//! **************************************************************************
// Written by: Map O.87xd on Fri Sep 22 12:37:18 2017
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "mcbx_dram_udqs_n" LOCATE = SITE "P1" LEVEL 1;
COMP "axi_ac97_0_Sync_pin" LOCATE = SITE "U17" LEVEL 1;
COMP "zio" LOCATE = SITE "C2" LEVEL 1;
COMP "rzq" LOCATE = SITE "L6" LEVEL 1;
COMP "GCLK" LOCATE = SITE "L15" LEVEL 1;
COMP "mcbx_dram_cke" LOCATE = SITE "H7" LEVEL 1;
COMP "mcbx_dram_clk" LOCATE = SITE "G3" LEVEL 1;
COMP "mcbx_dram_ldm" LOCATE = SITE "K3" LEVEL 1;
COMP "mcbx_dram_dqs" LOCATE = SITE "L4" LEVEL 1;
COMP "mcbx_dram_odt" LOCATE = SITE "K6" LEVEL 1;
COMP "mcbx_dram_udm" LOCATE = SITE "K4" LEVEL 1;
COMP "axi_ac97_0_SData_In_pin" LOCATE = SITE "T18" LEVEL 1;
COMP "RESET" LOCATE = SITE "T15" LEVEL 1;
COMP "mcbx_dram_we_n" LOCATE = SITE "E3" LEVEL 1;
COMP "mcbx_dram_udqs" LOCATE = SITE "P2" LEVEL 1;
COMP "axi_ac97_0_AC97Reset_n_pin" LOCATE = SITE "T17" LEVEL 1;
COMP "Digilent_QuadSPI_Cntlr_DQ<0>" LOCATE = SITE "T13" LEVEL 1;
COMP "Digilent_QuadSPI_Cntlr_DQ<1>" LOCATE = SITE "R13" LEVEL 1;
COMP "Digilent_QuadSPI_Cntlr_DQ<2>" LOCATE = SITE "T14" LEVEL 1;
COMP "Digilent_QuadSPI_Cntlr_DQ<3>" LOCATE = SITE "V14" LEVEL 1;
COMP "Digilent_QuadSPI_Cntlr_C_pin" LOCATE = SITE "R15" LEVEL 1;
COMP "Digilent_QuadSPI_Cntlr_S_pin" LOCATE = SITE "V3" LEVEL 1;
COMP "axi_hdmi_0_TMDS_TX_CLK_N_pin" LOCATE = SITE "A6" LEVEL 1;
COMP "axi_hdmi_0_TMDS_TX_CLK_P_pin" LOCATE = SITE "B6" LEVEL 1;
COMP "mcbx_dram_ba<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "mcbx_dram_ba<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "mcbx_dram_ba<2>" LOCATE = SITE "E1" LEVEL 1;
COMP "mcbx_dram_dq<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "mcbx_dram_dq<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "mcbx_dram_dq<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "mcbx_dram_dq<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "mcbx_dram_dq<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "mcbx_dram_dq<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "mcbx_dram_dq<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "mcbx_dram_dq<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "mcbx_dram_dq<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "mcbx_dram_dq<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "RS232_Uart_1_sout" LOCATE = SITE "B16" LEVEL 1;
COMP "mcbx_dram_cas_n" LOCATE = SITE "K5" LEVEL 1;
COMP "mcbx_dram_clk_n" LOCATE = SITE "G1" LEVEL 1;
COMP "mcbx_dram_dqs_n" LOCATE = SITE "L3" LEVEL 1;
COMP "mcbx_dram_ras_n" LOCATE = SITE "L5" LEVEL 1;
COMP "axi_ac97_0_SData_Out_pin" LOCATE = SITE "N16" LEVEL 1;
COMP "RS232_Uart_1_sin" LOCATE = SITE "A16" LEVEL 1;
COMP "mcbx_dram_addr<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "mcbx_dram_addr<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "mcbx_dram_addr<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "axi_ac97_0_Bit_Clk_pin" LOCATE = SITE "L13" LEVEL 1;
COMP "mcbx_dram_addr<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "mcbx_dram_addr<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "mcbx_dram_addr<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "mcbx_dram_addr<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "mcbx_dram_addr<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "mcbx_dram_addr<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "mcbx_dram_addr<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "mcbx_dram_addr<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "mcbx_dram_addr<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "mcbx_dram_addr<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "mcbx_dram_dq<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "mcbx_dram_dq<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "mcbx_dram_dq<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "mcbx_dram_dq<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "mcbx_dram_dq<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "mcbx_dram_dq<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "axi_hdmi_0_TMDS_TX_0_N_pin" LOCATE = SITE "C8" LEVEL 1;
COMP "axi_hdmi_0_TMDS_TX_0_P_pin" LOCATE = SITE "D8" LEVEL 1;
COMP "axi_hdmi_0_TMDS_TX_1_N_pin" LOCATE = SITE "A7" LEVEL 1;
COMP "axi_hdmi_0_TMDS_TX_1_P_pin" LOCATE = SITE "C7" LEVEL 1;
COMP "axi_hdmi_0_TMDS_TX_2_N_pin" LOCATE = SITE "A8" LEVEL 1;
COMP "axi_hdmi_0_TMDS_RX_SDA_pin" LOCATE = SITE "M18" LEVEL 1;
COMP "axi_hdmi_0_TMDS_TX_2_P_pin" LOCATE = SITE "B8" LEVEL 1;
COMP "axi_hdmi_0_TMDS_RX_SCL_pin" LOCATE = SITE "M16" LEVEL 1;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15"
        PINNAME CLKB;
PIN
        axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<18>
        = BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1"
        PINNAME CLKA;
PIN
        axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<19>
        = BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1"
        PINNAME CLKB;
PIN
        axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<18>
        = BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1"
        PINNAME CLKA;
PIN
        axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<19>
        = BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1"
        PINNAME CLKB;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109> = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0" PINNAME
        P0CMDCLK;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130> = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0" PINNAME
        P0RDCLK;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169> = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0" PINNAME
        P0WRCLK;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632> = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0" PINNAME
        UICLK;
PIN
        axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1"
        PINNAME CLKA;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<20>
        = BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<21>
        = BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<20>
        = BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<21>
        = BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem"
        PINNAME CLKBRDCLK;
TIMEGRP m_axi_mm2s_aclk = PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<29>"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_8"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/enable_interrupts" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/running" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_9" BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data<0>_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/clr_Status" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_96"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SDA_O"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/Ack"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/Rnw"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_97"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_98"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_99"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/BUF_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/BUF_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/TVALID_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/TVALID_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/READY_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/READY_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/SRL16_inst/SRL16E"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<18>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<19>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<18>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<19>"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_0_P_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_0_C_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_1_P_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_1_C_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_2_P_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_2_C_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_3_P_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_3_C_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_4_P_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_4_C_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_5_P_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_5_C_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_6_P_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_6_C_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_7_P_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_7_C_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_8_P_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_8_C_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_9_P_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_9_C_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_0_P_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_0_C_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_1_P_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_1_C_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_2_P_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_2_C_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_3_P_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_3_C_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_4_P_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_4_C_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_5_P_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_5_C_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_6_P_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_6_C_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_7_P_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_7_C_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_8_P_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_8_C_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9_P_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9_C_9"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_access_S"
        BEL "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_reset_i"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/out_FIFO_Overrun"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/in_FIFO_Underrun"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/out_fifo_interrupt_en"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_read"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_15"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_14"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_13"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_12"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_11"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_10"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/in_fifo_interrupt_en"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_codec_rdy"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_busy"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_record_valid_St_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_record_valid_St_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_error"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_playback_accept_St_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_playback_accept_St_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_register_access_sm_FSM_FFd2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_register_access_sm_FSM_FFd1"
        BEL "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/opb_RNW_1" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_2" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_3" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_1_DFF" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[8].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[9].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[10].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[11].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[12].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[13].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[14].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[15].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[16].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[17].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[18].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[19].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[20].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[21].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[22].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[23].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[24].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[25].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[26].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[27].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[28].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[29].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[30].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[31].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I" BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/empty_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/empty_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/subburst_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bvalid_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/normal_operation_window"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/s_ready_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/m_valid_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_is_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.wr_cmd_en_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rd_cmd_en_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rnw_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_0_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/next_pending_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_18"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_22"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_23"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_24"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_25"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_26"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_27"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_28"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_29"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_32"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_33"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_34"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_35"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_36"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_37"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_38"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_39"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_40"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_41"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_42"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_43"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_44"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_45"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_46"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_47"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_48"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_49"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_50"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_51"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_52"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_53"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_54"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_55"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_56"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_62"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_63"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_2_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_0_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_3_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_4_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_5_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_6_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_7_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wready_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/reset"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axburst_d1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        BEL "MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0" BEL
        "MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d2_0" BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d2_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_wready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_24"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_25"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_26"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_27"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/last_rr_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/any_grant"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/any_grant"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/qual_reg_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_37"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_38"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_39"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_40"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_41"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_55"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_3"
        BEL "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/reset" BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset"
        BEL
        "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_37"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_38"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_39"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_40"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_41"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_42"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_43"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_44"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_45"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_46"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_47"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_48"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_49"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_50"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_51"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_52"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_53"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_54"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_55"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_56"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_62"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_63"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_37"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_38"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_39"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_40"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_41"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_42"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_43"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_44"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_45"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_46"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_47"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_48"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_49"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_50"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_51"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_52"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_53"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_54"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_55"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_56"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        PIN
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CMP_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Unsigned_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_alu_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Req_XX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_nodelay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_exception_from_ex"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_shift_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Pattern_Cmp_Sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CLZ_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_sext_shift_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_set_bip"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_move_to_MSR_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_XX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_miss_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/if_debug_ready_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_keep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Use_XX_Accesses.xx_wait_for_data_postponed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_left_shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_missed_fetch_on_branch_ended_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_reservation"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ext_nm_brk_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_in_progress"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch_already_tested"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_sel_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Ext_BRK_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[0]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARVALID_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.first_word"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARVALID_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_access_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_Write_Allowed_on_miss_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_hit_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_req_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_req_done_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/use_cacheline_copy_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[0]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.first_word"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/icache_miss_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Use_XX_Accesses.xx_wait_for_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_state_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_AWVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[24].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[26].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[28].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[29].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[30].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_of_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[2].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[6].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[8].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[9].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[10].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[11].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[12].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[15].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[16].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[18].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[19].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[20].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[21].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[22].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_void_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq_n"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val2_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[33].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[34].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[36].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[37].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[38].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[39].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[41].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[42].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Last_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.OF_Valid_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_41_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_42_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_38_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_40_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_39_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_35_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_37_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_36_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_32_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_34_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_33_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_write_icache_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_msr_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_load_store_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_PC_Valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_NM_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_atomic_Instruction_Pair"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Dbg_Clean_Stop"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_branch_with_delayslot"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_not_mul_op_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_instr2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_bs_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_set_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_div_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Write_ICache_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Write_DCache_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_byte_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_doublet_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_Write_DCache"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_delayslot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Byte_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Doublet_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_DelaySlot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_Write_DCache_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Arith_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_clear_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mfsmsr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_load_store_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_load_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_byte_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_doublet_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Resp_Received"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/M_AXI_ARBURST_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[1]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[2]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[3]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.need_to_stall_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[4]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[5]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[6]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[7]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[8]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[9]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[10]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[11]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[12]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[13]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[14]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[15]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.read_data_counter_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.read_data_counter_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[0].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[1].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[2].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[3].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.return_data_burst_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_return_data_start_cnt_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_return_data_start_cnt_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/xx_valid_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_req_with_update"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cache_updated_allowed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_cache_hit_pending_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/M_AXI_ARBURST_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[1]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[2]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[3]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[4]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[5]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[6]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[7]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[8]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[9]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[10]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[11]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[12]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[13]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[14]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[15]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.read_data_counter_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.read_data_counter_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_return_data_start_cnt_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_Read_Data_ID_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_return_data_start_cnt_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_addr_strobe_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cacheline_cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cacheline_cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/new_dbg_instr_shifting_CLK"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Force_Stop_Handle.force_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_0"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/Mshreg_mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_first_dbeat"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_parent_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_eq_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_cnt_en" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_reset"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_first_xfer_im0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2data_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_ld_xfer_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2addr_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2dre_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_ld_new_cmd_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s_h_mm2s_rddata_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/mstrfrm_tstsync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_ioc_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/addr_data_cap_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wren"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.mask_fsync_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/datamover_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/axis_data_available"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/error_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/cmnd_pending"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_updated"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/initial_frame"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_interr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/error_frmstore_set"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_slverr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_decerr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dly_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/err_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_1"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_6" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sready_stop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_mvalid_stop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/write_in_progress"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/read_in_progress"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/bvalid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rst_rvalid_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/frame_sync_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/all_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_hsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_vsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_wr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/slverr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/decerr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/interr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_65"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d1"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/stop" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqthresh_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqdelay_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/error_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/reg_index_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_4"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_incr" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_1" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/assert_sftrst_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_is_seq_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_calc_err_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_pop_input_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_no_btt_residue_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rden"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_11"
        BEL "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delay_rden" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_mm2s_axi2ip_wren_d1"
        BEL "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_rden" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_wren" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/ip2axi_wrack" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n"
        BEL "axi_vdma_0/axi_vdma_0/I_RST_MODULE/hrd_resetn_i" PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/Sl_Ready_i" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Ready_i" BEL
        "debug_module/debug_module/MDM_Core_I1/enable_interrupts" BEL
        "debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Ext_BRK_FDRSE"
        BEL "debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO" BEL
        "debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/fifo_Write"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/fifo_Read"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute_1"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<20>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<21>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<20>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<21>"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_t_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/c"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_clk_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/write_one_byte_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/wr_en_s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/read_one_byte_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start_same_state"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/full"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/empty"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/full"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/empty"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/start_mode2_div_rate2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_dly2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_for_wr"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/s_delayed"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/signal_start"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/cstate_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/stare_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/stare_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/cstate_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/Mshreg_dq_t_delayed_0_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_r"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/wr_en_r"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/cycle_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start_session_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/write_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/read_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/mode_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/mode_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_8"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_1" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_p1_1"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_p2_1"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_d1_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL "axi_intc_0/axi_intc_0/ip2bus_wrack" BEL
        "axi_intc_0/axi_intc_0/ip2bus_wrack_int_d1" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack_int_d1" BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_1"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy61/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy61/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy62/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy62/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD";
TIMEGRP s_axi_lite_aclk = PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<29>"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_8"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/enable_interrupts" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/running" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_9" BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data<0>_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/clr_Status" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_96"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SDA_O"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/Ack"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/Rnw"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_97"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_98"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_99"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/BUF_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/BUF_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/TVALID_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/TVALID_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/READY_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/READY_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/SRL16_inst/SRL16E"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<18>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<19>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<18>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<19>"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_0_P_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_0_C_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_1_P_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_1_C_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_2_P_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_2_C_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_3_P_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_3_C_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_4_P_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_4_C_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_5_P_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_5_C_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_6_P_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_6_C_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_7_P_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_7_C_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_8_P_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_8_C_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_9_P_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_9_C_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_0_P_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_0_C_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_1_P_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_1_C_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_2_P_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_2_C_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_3_P_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_3_C_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_4_P_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_4_C_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_5_P_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_5_C_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_6_P_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_6_C_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_7_P_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_7_C_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_8_P_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_8_C_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9_P_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9_C_9"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_access_S"
        BEL "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_reset_i"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/out_FIFO_Overrun"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/in_FIFO_Underrun"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/out_fifo_interrupt_en"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_read"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_15"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_14"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_13"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_12"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_11"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_10"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/in_fifo_interrupt_en"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_codec_rdy"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_busy"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_record_valid_St_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_record_valid_St_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_error"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_playback_accept_St_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_playback_accept_St_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_register_access_sm_FSM_FFd2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_register_access_sm_FSM_FFd1"
        BEL "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/opb_RNW_1" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_2" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_3" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_1_DFF" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[8].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[9].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[10].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[11].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[12].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[13].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[14].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[15].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[16].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[17].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[18].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[19].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[20].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[21].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[22].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[23].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[24].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[25].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[26].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[27].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[28].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[29].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[30].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[31].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I" BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/empty_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/empty_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/subburst_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bvalid_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/normal_operation_window"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/s_ready_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/m_valid_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_is_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.wr_cmd_en_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rd_cmd_en_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rnw_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_0_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/next_pending_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_18"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_22"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_23"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_24"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_25"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_26"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_27"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_28"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_29"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_32"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_33"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_34"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_35"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_36"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_37"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_38"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_39"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_40"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_41"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_42"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_43"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_44"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_45"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_46"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_47"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_48"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_49"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_50"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_51"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_52"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_53"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_54"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_55"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_56"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_62"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_63"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_2_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_0_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_3_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_4_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_5_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_6_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_7_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wready_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/reset"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axburst_d1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        BEL "MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0" BEL
        "MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d2_0" BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d2_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_wready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_24"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_25"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_26"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_27"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/last_rr_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/any_grant"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/any_grant"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/qual_reg_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_37"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_38"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_39"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_40"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_41"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_55"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_3"
        BEL "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/reset" BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset"
        BEL
        "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_37"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_38"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_39"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_40"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_41"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_42"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_43"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_44"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_45"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_46"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_47"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_48"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_49"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_50"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_51"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_52"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_53"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_54"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_55"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_56"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_62"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_63"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_37"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_38"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_39"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_40"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_41"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_42"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_43"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_44"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_45"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_46"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_47"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_48"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_49"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_50"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_51"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_52"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_53"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_54"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_55"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_56"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        PIN
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CMP_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Unsigned_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_alu_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Req_XX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_nodelay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_exception_from_ex"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_shift_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Pattern_Cmp_Sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CLZ_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_sext_shift_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_set_bip"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_move_to_MSR_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_XX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_miss_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/if_debug_ready_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_keep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Use_XX_Accesses.xx_wait_for_data_postponed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_left_shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_missed_fetch_on_branch_ended_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_reservation"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ext_nm_brk_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_in_progress"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch_already_tested"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_sel_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Ext_BRK_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[0]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARVALID_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.first_word"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARVALID_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_access_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_Write_Allowed_on_miss_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_hit_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_req_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_req_done_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/use_cacheline_copy_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[0]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.first_word"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/icache_miss_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Use_XX_Accesses.xx_wait_for_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_state_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_AWVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[24].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[26].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[28].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[29].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[30].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_of_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[2].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[6].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[8].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[9].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[10].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[11].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[12].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[15].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[16].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[18].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[19].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[20].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[21].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[22].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_void_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq_n"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val2_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[33].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[34].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[36].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[37].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[38].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[39].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[41].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[42].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Last_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.OF_Valid_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_41_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_42_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_38_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_40_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_39_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_35_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_37_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_36_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_32_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_34_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_33_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_write_icache_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_msr_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_load_store_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_PC_Valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_NM_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_atomic_Instruction_Pair"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Dbg_Clean_Stop"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_branch_with_delayslot"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_not_mul_op_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_instr2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_bs_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_set_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_div_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Write_ICache_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Write_DCache_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_byte_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_doublet_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_Write_DCache"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_delayslot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Byte_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Doublet_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_DelaySlot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_Write_DCache_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Arith_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_clear_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mfsmsr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_load_store_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_load_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_byte_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_doublet_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Resp_Received"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/M_AXI_ARBURST_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[1]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[2]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[3]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.need_to_stall_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[4]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[5]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[6]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[7]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[8]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[9]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[10]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[11]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[12]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[13]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[14]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[15]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.read_data_counter_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.read_data_counter_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[0].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[1].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[2].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[3].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.return_data_burst_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_return_data_start_cnt_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_return_data_start_cnt_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/xx_valid_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_req_with_update"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cache_updated_allowed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_cache_hit_pending_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/M_AXI_ARBURST_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[1]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[2]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[3]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[4]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[5]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[6]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[7]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[8]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[9]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[10]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[11]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[12]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[13]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[14]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[15]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.read_data_counter_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.read_data_counter_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_return_data_start_cnt_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_Read_Data_ID_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_return_data_start_cnt_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_addr_strobe_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cacheline_cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cacheline_cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/new_dbg_instr_shifting_CLK"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Force_Stop_Handle.force_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_0"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/Mshreg_mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_first_dbeat"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_parent_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_eq_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_cnt_en" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_reset"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_first_xfer_im0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2data_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_ld_xfer_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2addr_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2dre_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_ld_new_cmd_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s_h_mm2s_rddata_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/mstrfrm_tstsync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_ioc_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/addr_data_cap_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wren"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.mask_fsync_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/datamover_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/axis_data_available"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/error_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/cmnd_pending"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_updated"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/initial_frame"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_interr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/error_frmstore_set"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_slverr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_decerr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dly_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/err_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_1"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_6" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sready_stop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_mvalid_stop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/write_in_progress"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/read_in_progress"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/bvalid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rst_rvalid_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/frame_sync_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/all_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_hsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_vsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_wr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/slverr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/decerr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/interr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_65"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d1"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/stop" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqthresh_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqdelay_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/error_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/reg_index_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_4"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_incr" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_1" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/assert_sftrst_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_is_seq_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_calc_err_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_pop_input_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_no_btt_residue_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rden"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_11"
        BEL "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delay_rden" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_mm2s_axi2ip_wren_d1"
        BEL "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_rden" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_wren" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/ip2axi_wrack" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n"
        BEL "axi_vdma_0/axi_vdma_0/I_RST_MODULE/hrd_resetn_i" PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/Sl_Ready_i" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Ready_i" BEL
        "debug_module/debug_module/MDM_Core_I1/enable_interrupts" BEL
        "debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Ext_BRK_FDRSE"
        BEL "debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO" BEL
        "debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/fifo_Write"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/fifo_Read"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute_1"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<20>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<21>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<20>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<21>"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_t_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/c"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_clk_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/write_one_byte_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/wr_en_s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/read_one_byte_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start_same_state"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/full"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/empty"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/full"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/empty"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/start_mode2_div_rate2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_dly2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_for_wr"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/s_delayed"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/signal_start"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/cstate_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/stare_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/stare_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/cstate_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/Mshreg_dq_t_delayed_0_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_r"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/wr_en_r"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/cycle_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start_session_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/write_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/read_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/mode_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/mode_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_8"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_1" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_p1_1"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_p2_1"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_d1_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL "axi_intc_0/axi_intc_0/ip2bus_wrack" BEL
        "axi_intc_0/axi_intc_0/ip2bus_wrack_int_d1" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack_int_d1" BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_1"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy61/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy61/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy62/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy62/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD";
TIMEGRP globclk = PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<29>"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_8"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/enable_interrupts" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/running" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_9" BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data<0>_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/clr_Status" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_96"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SDA_O"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/Ack"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/Rnw"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_97"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_98"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_99"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/BUF_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/BUF_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/TVALID_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/TVALID_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/READY_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/READY_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/SRL16_inst/SRL16E"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<18>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<19>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<18>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<19>"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_0_P_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_0_C_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_1_P_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_1_C_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_2_P_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_2_C_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_3_P_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_3_C_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_4_P_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_4_C_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_5_P_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_5_C_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_6_P_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_6_C_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_7_P_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_7_C_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_8_P_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_8_C_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_9_P_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_9_C_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_0_P_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_0_C_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_1_P_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_1_C_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_2_P_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_2_C_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_3_P_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_3_C_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_4_P_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_4_C_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_5_P_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_5_C_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_6_P_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_6_C_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_7_P_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_7_C_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_8_P_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_8_C_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9_P_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9_C_9"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_access_S"
        BEL "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_reset_i"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/out_FIFO_Overrun"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/in_FIFO_Underrun"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/out_fifo_interrupt_en"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_read"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_15"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_14"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_13"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_12"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_11"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_10"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/in_fifo_interrupt_en"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_codec_rdy"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_busy"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_record_valid_St_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_record_valid_St_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_error"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_playback_accept_St_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_playback_accept_St_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_register_access_sm_FSM_FFd2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_register_access_sm_FSM_FFd1"
        BEL "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/opb_RNW_1" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_2" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_3" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_1_DFF" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[8].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[9].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[10].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[11].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[12].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[13].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[14].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[15].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[16].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[17].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[18].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[19].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[20].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[21].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[22].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[23].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[24].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[25].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[26].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[27].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[28].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[29].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[30].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[31].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I" BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/empty_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/empty_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/subburst_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bvalid_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/normal_operation_window"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/s_ready_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/m_valid_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_is_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.wr_cmd_en_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rd_cmd_en_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rnw_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_0_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/next_pending_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_18"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_22"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_23"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_24"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_25"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_26"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_27"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_28"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_29"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_32"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_33"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_34"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_35"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_36"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_37"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_38"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_39"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_40"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_41"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_42"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_43"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_44"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_45"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_46"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_47"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_48"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_49"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_50"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_51"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_52"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_53"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_54"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_55"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_56"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_62"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_63"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_2_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_0_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_3_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_4_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_5_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_6_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_7_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wready_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/reset"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axburst_d1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        BEL "MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0" BEL
        "MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d2_0" BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d2_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_wready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_24"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_25"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_26"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_27"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/last_rr_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/any_grant"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/any_grant"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/qual_reg_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_37"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_38"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_39"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_40"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_41"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_55"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_3"
        BEL "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/reset" BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset"
        BEL
        "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_37"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_38"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_39"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_40"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_41"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_42"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_43"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_44"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_45"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_46"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_47"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_48"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_49"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_50"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_51"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_52"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_53"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_54"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_55"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_56"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_62"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_63"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_37"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_38"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_39"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_40"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_41"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_42"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_43"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_44"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_45"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_46"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_47"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_48"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_49"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_50"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_51"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_52"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_53"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_54"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_55"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_56"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        PIN
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CMP_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Unsigned_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_alu_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Req_XX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_nodelay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_exception_from_ex"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_shift_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Pattern_Cmp_Sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CLZ_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_sext_shift_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_set_bip"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_move_to_MSR_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_XX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_miss_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/if_debug_ready_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_keep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Use_XX_Accesses.xx_wait_for_data_postponed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_left_shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_missed_fetch_on_branch_ended_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_reservation"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ext_nm_brk_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_in_progress"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch_already_tested"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_sel_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Ext_BRK_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[0]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARVALID_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.first_word"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARVALID_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_access_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_Write_Allowed_on_miss_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_hit_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_req_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_req_done_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/use_cacheline_copy_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[0]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.first_word"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/icache_miss_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Use_XX_Accesses.xx_wait_for_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_state_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_AWVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[24].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[26].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[28].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[29].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[30].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_of_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[2].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[6].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[8].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[9].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[10].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[11].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[12].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[15].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[16].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[18].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[19].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[20].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[21].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[22].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_void_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq_n"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val2_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[33].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[34].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[36].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[37].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[38].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[39].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[41].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[42].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Last_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.OF_Valid_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_41_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_42_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_38_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_40_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_39_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_35_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_37_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_36_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_32_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_34_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_33_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_write_icache_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_msr_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_load_store_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_PC_Valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_NM_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_atomic_Instruction_Pair"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Dbg_Clean_Stop"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_branch_with_delayslot"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_not_mul_op_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_instr2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_bs_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_set_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_div_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Write_ICache_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Write_DCache_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_byte_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_doublet_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_Write_DCache"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_delayslot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Byte_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Doublet_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_DelaySlot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_Write_DCache_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Arith_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_clear_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mfsmsr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_load_store_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_load_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_byte_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_doublet_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Resp_Received"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/M_AXI_ARBURST_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[1]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[2]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[3]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.need_to_stall_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[4]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[5]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[6]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[7]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[8]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[9]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[10]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[11]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[12]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[13]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[14]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[15]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.read_data_counter_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.read_data_counter_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[0].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[1].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[2].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[3].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.return_data_burst_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_return_data_start_cnt_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_return_data_start_cnt_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/xx_valid_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_req_with_update"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cache_updated_allowed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_cache_hit_pending_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/M_AXI_ARBURST_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[1]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[2]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[3]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[4]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[5]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[6]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[7]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[8]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[9]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[10]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[11]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[12]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[13]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[14]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[15]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.read_data_counter_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.read_data_counter_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_return_data_start_cnt_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_Read_Data_ID_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_return_data_start_cnt_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_addr_strobe_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cacheline_cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cacheline_cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/new_dbg_instr_shifting_CLK"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Force_Stop_Handle.force_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_0"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/Mshreg_mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_first_dbeat"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_parent_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_eq_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_cnt_en" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_reset"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_first_xfer_im0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2data_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_ld_xfer_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2addr_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2dre_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_ld_new_cmd_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s_h_mm2s_rddata_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/mstrfrm_tstsync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_ioc_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/addr_data_cap_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wren"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.mask_fsync_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/datamover_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/axis_data_available"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/error_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/cmnd_pending"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_updated"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/initial_frame"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_interr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/error_frmstore_set"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_slverr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_decerr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dly_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/err_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_1"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_6" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sready_stop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_mvalid_stop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/write_in_progress"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/read_in_progress"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/bvalid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rst_rvalid_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/frame_sync_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/all_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_hsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_vsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_wr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/slverr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/decerr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/interr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_65"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d1"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/stop" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqthresh_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqdelay_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/error_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/reg_index_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_4"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_incr" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_1" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/assert_sftrst_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_is_seq_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_calc_err_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_pop_input_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_no_btt_residue_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rden"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_11"
        BEL "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delay_rden" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_mm2s_axi2ip_wren_d1"
        BEL "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_rden" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_wren" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/ip2axi_wrack" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n"
        BEL "axi_vdma_0/axi_vdma_0/I_RST_MODULE/hrd_resetn_i" PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/Sl_Ready_i" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Ready_i" BEL
        "debug_module/debug_module/MDM_Core_I1/enable_interrupts" BEL
        "debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Ext_BRK_FDRSE"
        BEL "debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO" BEL
        "debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/fifo_Write"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/fifo_Read"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute_1"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<20>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<21>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<20>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<21>"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_t_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/c"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_clk_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/write_one_byte_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/wr_en_s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/read_one_byte_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start_same_state"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/full"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/empty"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/full"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/empty"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/start_mode2_div_rate2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_dly2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_for_wr"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/s_delayed"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/signal_start"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/cstate_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/stare_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/stare_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/cstate_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/Mshreg_dq_t_delayed_0_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_r"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/wr_en_r"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/cycle_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start_session_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/write_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/read_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/mode_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/mode_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_8"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_1" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_p1_1"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_p2_1"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_d1_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL "axi_intc_0/axi_intc_0/ip2bus_wrack" BEL
        "axi_intc_0/axi_intc_0/ip2bus_wrack_int_d1" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack_int_d1" BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_1"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy61/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy61/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy62/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy62/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD";
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst_pins<1>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst"
        PINNAME CLKIN;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst_pins<4>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst"
        PINNAME PROGCLK;
TIMEGRP clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15_pins<29>"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_8"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_0" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/enable_interrupts" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/running" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_9" BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data<0>_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/clr_Status" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_96"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/Mshreg_RstQ_96_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/bitCount_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SDA_O"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/Ack"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/Rnw"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleSda_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/SampleScl_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempIn_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/TempOut_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntRead_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiSlave/CntSend_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_97"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_98"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstQ_99"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/prevRes_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DcmProgReg_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/RstDbncQ_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/CState_FSM_FFd4"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst_pins<1>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst_pins<4>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst_pins<1>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst_pins<4>"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/BUF_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/BUF_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/TVALID_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/TVALID_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/READY_SYNC_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/READY_SYNC_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/CState_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/CState_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_IN_RESOLUTION_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/Inst_AxiHDMIReg/DISP_OUT_RESOLUTION_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_REGS.Inst_AxiHDMISoftReg/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_DDC.Inst_AxiHDMIDdc/Inst_TwiTxRom/RdPtr_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/SRL16_inst/SRL16E"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<18>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1_pins<19>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<18>"
        PIN
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1_pins<19>"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_0_P_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_0_C_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_1_P_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_1_C_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_2_P_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_2_C_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_3_P_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_3_C_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_4_P_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_4_C_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_5_P_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_5_C_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_6_P_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_6_C_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_7_P_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_7_C_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_8_P_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_8_C_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_9_P_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_9_C_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_0_P_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_0_C_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_1_P_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_1_C_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_2_P_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_2_C_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_3_P_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_3_C_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_4_P_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_4_C_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_5_P_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_5_C_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_6_P_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_6_C_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_7_P_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_7_C_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_8_P_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_8_C_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9_P_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9_C_9"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_access_S"
        BEL "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_reset_i"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/out_FIFO_Overrun"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/in_FIFO_Underrun"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/out_fifo_interrupt_en"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_addr_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_read"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_15"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_14"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_13"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_12"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_11"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_10"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_9"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_8"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_7"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_6"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_5"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_4"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_3"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/in_fifo_interrupt_en"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_codec_rdy"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_busy"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_record_valid_St_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_record_valid_St_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_ac97_reg_error"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_playback_accept_St_0"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/IpClk_playback_accept_St_1"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_register_access_sm_FSM_FFd2"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/AC97_FIFO_I/ac97_register_access_sm_FSM_FFd1"
        BEL "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/opb_RNW_1" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_2" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_3" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/ac97_CS_1_DFF" BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[8].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[9].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[10].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[11].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[12].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[13].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[14].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[15].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[16].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[17].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[18].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[19].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[20].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[21].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[22].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[23].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[24].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[25].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[26].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[27].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[28].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[29].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[30].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/USER_LOGIC_I/AC97_CONTROLLER/OPB_rdDBus_DFF[31].OPB_rdBus_FDRE"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_ac97_0/axi_ac97_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I" BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/empty_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/empty_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/sel_first"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/subburst_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bvalid_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/normal_operation_window"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/s_ready_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/m_valid_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_is_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_full_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.wr_cmd_en_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rd_cmd_en_last"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARBITER.axi_mcb_cmd_arbiter_0/READ_PRIORITY_REG.rnw_i"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/cnt_read_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_0_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_b_channel_0/bid_fifo_0/Mshreg_dout_1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/next_pending_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECOND.cmd_bl_second_r_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_not_zero"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axlen_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axi_mcb_incr_cmd_0/axaddr_cnt_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/aw_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_aw_channel_0/w_trans_cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/areset_d_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_18"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_22"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_23"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_24"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_25"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_26"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_27"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_28"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_29"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_32"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_33"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_34"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_35"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_36"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_37"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_38"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_39"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_40"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_41"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_42"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_43"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_44"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_45"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_46"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_47"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_48"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_49"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_50"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_51"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_52"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_53"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_54"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_55"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_56"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_62"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/ar_pipe/storage_data1_63"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/cnt_read_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_2_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_0_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_3_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_4_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_5_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_6_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/transaction_fifo_0/Mshreg_dout_7_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_r_channel_0/cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_4"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_5"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wr_count_d1_6"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/PL_WR_FULL.wready_r"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_2"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDLE.axi_mcb_w_channel_0/cnt_3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/axi_register_slice_d3/reset"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axburst_d1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd1"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd3"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.axi_mcb_ar_channel_0/ar_axi_mcb_cmd_fsm_0/state_FSM_FFd2"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<632>"
        BEL "MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0" BEL
        "MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d2_0" BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d1_0"
        BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d2_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_wready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_24"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_25"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_26"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_27"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_grant_enc_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/last_rr_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/grant_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/last_rr_hot_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/s_ready_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/any_grant"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/any_grant"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/qual_reg_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/qual_reg_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_37"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_38"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_39"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_40"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_41"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_55"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/fifoaddr_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1_3"
        BEL "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/reset" BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_0"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_1"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/r_issuing_cnt_2"
        BEL
        "axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset"
        BEL
        "axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/b_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data2_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_3"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_4"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_5"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_6"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_7"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_8"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_9"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_10"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_11"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_12"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_13"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_14"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_15"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_16"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_17"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_19"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_20"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_21"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_30"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_31"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/w_pipe/state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_18"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_22"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_23"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_24"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_25"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_26"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_27"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_28"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_29"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_37"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_38"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_39"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_40"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_41"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_42"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_43"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_44"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_45"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_46"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_47"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_48"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_49"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_50"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_51"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_52"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_53"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_54"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_55"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_56"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_62"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_63"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_0"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/areset_d_1"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_32"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_33"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_34"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_35"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_36"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_37"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_38"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_39"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_40"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_41"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_42"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_43"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_44"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_45"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_46"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_47"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_48"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_49"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_50"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_51"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_52"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_53"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_54"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_55"
        BEL
        "axi4_0/axi4_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/aw_pipe/storage_data1_56"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        PIN
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<28>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_S36_Spartan3A.The_BRAMs[0].RAMB16BWE_I1_pins<29>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[3].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[2].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[1].RAMB16_S9_1_pins<23>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<22>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S9.The_BRAMs[0].RAMB16_S9_1_pins<23>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CMP_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Unsigned_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_alu_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Req_XX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_nodelay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_exception_from_ex"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_shift_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Pattern_Cmp_Sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CLZ_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_sext_shift_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_set_bip"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_move_to_MSR_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_XX"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_miss_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/if_debug_ready_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_keep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Use_XX_Accesses.xx_wait_for_data_postponed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_left_shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_missed_fetch_on_branch_ended_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_reservation"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ext_nm_brk_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_in_progress"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch_already_tested"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_sel_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Ext_BRK_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[0]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARVALID_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.first_word"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_exist"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARVALID_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_access_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_Write_Allowed_on_miss_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_hit_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_req_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_req_done_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_data_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/use_cacheline_copy_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[0]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.first_word"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/icache_miss_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Use_XX_Accesses.xx_wait_for_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_pc_hit_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_state_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_AWVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[24].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[26].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[28].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[29].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[30].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_of_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[2].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[6].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[8].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[9].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[10].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[11].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[12].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[15].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[16].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[18].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[19].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[20].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[21].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[22].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_void_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq_n"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val2_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[33].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[34].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[36].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[37].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[38].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[39].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[41].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[42].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Last_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.OF_Valid_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_41_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_42_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_38_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_40_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_39_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_35_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_37_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_36_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_32_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_34_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_33_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_write_icache_done"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_msr_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_load_store_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_PC_Valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_NM_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_atomic_Instruction_Pair"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Dbg_Clean_Stop"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_branch_with_delayslot"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_not_mul_op_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_instr2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_bs_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_set_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_div_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Write_ICache_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Write_DCache_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_byte_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_doublet_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_Write_DCache"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_delayslot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Byte_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Doublet_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_DelaySlot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_Write_DCache_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Arith_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_clear_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mfsmsr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_load_store_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_load_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_byte_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_doublet_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Resp_Received"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/M_AXI_ARBURST_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[1]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[2]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[3]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.need_to_stall_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[4]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[5]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[6]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[7]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[8]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[9]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[10]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[11]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[12]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[13]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[14]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem[15]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.read_data_counter_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.read_data_counter_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[0].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[1].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[2].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.Addr_bit[3].Addr_bit_FDSE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_read_fifo_addr_LUT6.exist_bit_FDRE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.return_data_burst_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_M_AXI_AWADDR_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_strobe_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_return_data_start_cnt_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_Using_AXI.Use_AXI_Write.write_data_word_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Mshreg_return_data_start_cnt_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/xx_valid_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.write_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/delay_update_idle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_write_req"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses.xx_req_with_update"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Req_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cache_updated_allowed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/new_cacheline_addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_cache_hit_pending_delayed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_6LUT_WB_DCache_Valid_Read_data.WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/M_AXI_ARBURST_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[1]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[2]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[3]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[4]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[5]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[6]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[7]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[8]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[9]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[10]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[11]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[12]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[13]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[14]_Kind"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem[15]_Burst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.read_data_counter_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.read_data_counter_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_return_data_start_cnt_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_Read_Data_ID_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Mshreg_return_data_start_cnt_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_addr_strobe_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_valid_data"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/valid_Bits_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/instr_Addr_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/req_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/new_tag_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/addr_Tag_Bits_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/xx_data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cacheline_cnt_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cacheline_cnt_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/new_dbg_instr_shifting_CLK"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Force_Stop_Handle.force_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_0"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/Mshreg_mm2s_hrd_resetn" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/frame_number_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_first_dbeat"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_parent_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_lt_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_eq_b2mbaa_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_delay_cnt_en" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_reset"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_burst_type_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_first_xfer_im0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2data_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_ld_xfer_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2addr_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_cmd2dre_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_ld_new_cmd_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/s_h_mm2s_rddata_valid"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/mstrfrm_tstsync_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_ioc_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/addr_data_cap_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wren"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.mask_fsync_out_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/datamover_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/axis_data_available"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/error_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/cmnd_pending"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_updated"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_prmtrs_valid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/initial_frame"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_interr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/reset_counts"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/error_frmstore_set"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_slverr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dma_decerr"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dly_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/err_irq"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_1"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_6" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_sready_stop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_mvalid_stop_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_empty"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_dbeat"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/write_in_progress"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/read_in_progress"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/bvalid_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rst_rvalid_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/s_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/frame_sync_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.all_idle_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/halted_set_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_STS_MNGR/all_idle"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_hsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/zero_vsize_err"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/horz_count_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/extend_crnt_stride_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_wr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/frame_sync_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnd_data_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dmacntrl_cs_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/vert_count_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/slverr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/decerr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/interr_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_32"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_33"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_34"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_35"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_36"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_37"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_38"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_39"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_40"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_41"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_42"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_43"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_44"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_45"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_46"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_47"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_48"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_49"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_50"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_51"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_52"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_53"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_54"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_55"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_56"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_57"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_58"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_65"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.REGDIR_REGBLOCK_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/vsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/hsize_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/stride_vid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_0_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDREGISTER_I/start_address_vid_1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.VIDADDR_MUX_I/crnt_start_address_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/tstvect_fsync_d1"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/stop" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/num_fstore_minus1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/run_stop_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_frmdly_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_strid_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqthresh_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/irqdelay_wren_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/error_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/reg_index_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frm_store_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/num_frame_store_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_4"
        BEL "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_incr" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_irq_set_i" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_1" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_2" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_3" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_4" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_5" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_6" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_thresh_count_7" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_0" BEL
        "axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/ch1_dly_fast_cnt_1" BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/assert_sftrst_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_skid_reg_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_27"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_28"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_29"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_30"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_31"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_strb_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_posted_to_axi"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_is_seq_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_calc_err_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_pop_input_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_eq_0_ireg3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_ireg1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_no_btt_residue_ireg1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_addr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_24"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_25"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_addr_reg_26"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_len_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_end_strb_ireg3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_pcc_sm_state_FSM_FFd2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_4"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_5"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_6"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_7"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_8"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_9"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_10"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_11"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_12"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_13"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_14"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_15"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_slverr_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_eof_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_cmd_cmplt_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_sequential_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_dly3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[5].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[1].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_RDDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.MM2S_TO_LITE_WRDELAY/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_PTR_CDC/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_FRAME_STORE_CDC/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/p_vect_in_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/s_vect_out_d2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDDATA_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/s_vect_in_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d1_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_WRDATA_CDC_I/p_vect_out_d2_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/s_vect_in_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.MM2S_RDADDR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awaddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_rdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rden"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_i_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_8"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_9"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_11"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_12"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_13"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_14"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_15"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_16"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_17"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_18"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_19"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_20"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_21"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_22"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_23"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_24"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_25"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_26"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_27"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_28"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_29"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_30"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrdata_31"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_0"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_1"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_2"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_3"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_4"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_5"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_6"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_7"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_10"
        BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdce_11"
        BEL "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delay_rden" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_mm2s_axi2ip_wren_d1"
        BEL "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_rden" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/delayed_wren" BEL
        "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/ip2axi_wrack" BEL
        "axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int_reg_n"
        BEL "axi_vdma_0/axi_vdma_0/I_RST_MODULE/hrd_resetn_i" PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/Sl_Ready_i" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Ready_i" BEL
        "debug_module/debug_module/MDM_Core_I1/enable_interrupts" BEL
        "debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Ext_BRK_FDRSE"
        BEL "debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO" BEL
        "debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/fifo_Write"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/fifo_Read"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute_1"
        BEL "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<20>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/Mram_mem_pins<21>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<20>"
        PIN
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/Mram_mem_pins<21>"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dload_in_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dreg_out_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_read_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_t_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/c"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_clk_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/write_one_byte_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/wr_en_s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/read_one_byte_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start_same_state"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/full"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/empty"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/full"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/empty"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/start_mode2_div_rate2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_dly2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/done_for_wr"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/s"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_delayed_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/s_delayed"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dout_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/signal_start"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/dq_o_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/cstate_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/stare_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/stare_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/cstate_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_c_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/count_dummy_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi1/Mshreg_dq_t_delayed_0_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/rd_en_r"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/wr_en_r"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/cycle_done"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_CYCLE_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/DATA_IN_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/CONTROL_FIFO_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/MODES_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_9"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_10"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_11"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_12"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_13"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_14"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_15"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_16"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_17"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_18"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_19"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_20"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_21"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_22"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_23"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_24"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_25"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_26"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_27"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_28"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_29"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/RESET_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/start_session_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/write_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/read_dly"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_send_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_RXFIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/OCCUPANCY_TXFIFO_REG_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/rd_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/wr_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_30"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/STATUS_REG_31"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/rd_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/wr_ptr_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/mode_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/mode_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/data_in_buff_receive_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi3/count_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/spi2/count_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/state_FSM_FFd2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_read_8"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_0"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_1"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_2"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_3"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_4"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_5"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_6"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_7"
        BEL
        "Digilent_QuadSPI_Cntlr/Digilent_QuadSPI_Cntlr/USER_LOGIC_I/spi_sf_instance/count_nr_bytes_send_8"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_1" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_p1_1"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_p2_1"
        BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_d1_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL "axi_intc_0/axi_intc_0/ip2bus_wrack" BEL
        "axi_intc_0/axi_intc_0/ip2bus_wrack_int_d1" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack_int_d1" BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_1"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy61/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy61/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy62/DP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy62/SP"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD";
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
TIMEGRP m_axis_mm2s_aclk = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/gear"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/fsync_int2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/vs"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/hs"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/vde"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/VDE_dly"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/HS_dly"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/VS_dly"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_skid_reset"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/all_lines_xfred"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/hold_sof" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/hold_ff_q"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_reset_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tready_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_almost_empty_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tlast_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_d1"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1";
TIMEGRP hdmipclk = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/gear"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/fsync_int2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/vs"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/hs"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/vde"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/BUFG_inst_x1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/VDE_dly"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/HS_dly"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/VS_dly"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_skid_reset"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/all_lines_xfred"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/hold_sof" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/hold_ff_q"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_reset_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tready_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_almost_empty_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tlast_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_d1"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1";
TIMEGRP
        axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOut_x1
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/gear"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/fsync_int2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/vs"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/hs"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/vde"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/HCnt_10"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_VideoTimingCtl/VCnt_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_7"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_8"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/BUFG_inst_x1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/VDE_dly"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/HS_dly"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/VS_dly"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/SYNC_FSYNC_1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_assert_sftrst"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_skid_reset"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/all_lines_xfred"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_in_s_h"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/hold_sof" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/hold_ff_q"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid" BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_reset_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_m_valid_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_last_skid_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_13"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_14"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_15"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_16"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_17"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_18"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_19"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_20"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_21"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_22"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_23"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_last_reg_out"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/GENERATE_LEVEL_CDC.p_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d1_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.VERT_CNT_CDC_I/p_vect_out_d2_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tready_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_almost_empty_reg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tlast_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_tvalid_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_9"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_10"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_11"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/vsize_counter_12"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_CDC.p_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_CDC.s_level_in_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_CDC.s_level_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_s_h_d1"
        BEL "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_d1"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1";
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<1>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m"
        PINNAME CLKDIV;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<1>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s"
        PINNAME CLKDIV;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<1>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m"
        PINNAME CLKDIV;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<1>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s"
        PINNAME CLKDIV;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<1>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m"
        PINNAME CLKDIV;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<1>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s"
        PINNAME CLKDIV;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<1>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m"
        PINNAME CLKDIV;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<1>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s"
        PINNAME CLKDIV;
TIMEGRP
        axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOut_x2
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<1>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<1>"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<1>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<1>"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<1>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<1>"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<1>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<1>"
        BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/BUFG_inst_x2";
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<0>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m"
        PINNAME CLK0;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<0>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s"
        PINNAME CLK0;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<0>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m"
        PINNAME CLK0;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<0>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s"
        PINNAME CLK0;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<0>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m"
        PINNAME CLK0;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<0>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s"
        PINNAME CLK0;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<0>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m"
        PINNAME CLK0;
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<0>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s"
        PINNAME CLK0;
TIMEGRP
        axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOut_x10
        = PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m_pins<0>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s_pins<0>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_m_pins<0>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s_pins<0>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m_pins<0>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s_pins<0>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m_pins<0>"
        PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s_pins<0>";
PIN
        axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/PLL_ADV_pins<2>
        = BEL
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/PLL_ADV"
        PINNAME CLKIN1;
TIMEGRP
        axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_DcmClkO
        = PIN
        "axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/PLL_BASE_inst/PLL_ADV_pins<2>";
TIMEGRP microblaze_0_ilmb_POR_FF_I_dst = BEL
        "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I";
TIMEGRP microblaze_0_dlmb_POR_FF_I_dst = BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I";
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<614> = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0" PINNAME
        PLLCLK1;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_udm_0_pins<0> =
        BEL "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_udm_0"
        PINNAME CLK0;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0> =
        BEL "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ldm_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
TIMEGRP clk_600_0000MHz180PLL0_nobuf = PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<614>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>";
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<613> = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0" PINNAME
        PLLCLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0"
        PINNAME CLK0;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_cas_0_pins<0> =
        BEL "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_cas_0"
        PINNAME CLK0;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_cke_0_pins<0> =
        BEL "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_cke_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0"
        PINNAME CLK0;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ras_0_pins<0> =
        BEL "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ras_0"
        PINNAME CLK0;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_we_0_pins<0> = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_we_0" PINNAME
        CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_udqsp_0"
        PINNAME CLK0;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0> =
        BEL "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ck_0/N"
        PINNAME CLK0;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ck_0_pins<0> = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ck_0" PINNAME
        CLK0;
TIMEGRP clk_600_0000MHzPLL0_nobuf = PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<613>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
TIMEGRP TNM_TIG_MCB_DDR2_SYS_RST_SYNCH = BEL
        "MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0";
TIMEGRP TNM_TIG_MCB_DDR2_CALIB_DONE_SYNCH = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/P0_UI_AXI.axi_mcb_synch/synch_d1_0";
TIMEGRP axi4lite_0_reset_resync = BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2";
TIMEGRP axi4_0_reset_resync = BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2";
TIMEGRP microblaze_0_Reset_dst = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4" PINNAME DIVCLK;
PIN
        clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>
        = BEL
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst"
        PINNAME CLKIN1;
TIMEGRP sys_clk_pin = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4_pins<0>" PIN
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>";
TIMEGRP axi4lite_0_reset_source = FFS(*) PADS(*);
TIMEGRP axi4_0_reset_source = FFS(*) PADS(*);
PATH TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk_path = FROM TIMEGRP
        "s_axi_lite_aclk" TO TIMEGRP "m_axi_mm2s_aclk";
PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk_path" TIG;
PATH TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk_path = FROM TIMEGRP
        "m_axi_mm2s_aclk" TO TIMEGRP "s_axi_lite_aclk";
PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk_path" TIG;
PATH TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk_path = FROM
        TIMEGRP "s_axi_lite_aclk" TO TIMEGRP "m_axis_mm2s_aclk";
PATH "TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk_path" TIG;
PATH TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk_path = FROM
        TIMEGRP "m_axis_mm2s_aclk" TO TIMEGRP "s_axi_lite_aclk";
PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk_path" TIG;
PATH TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk_path = FROM
        TIMEGRP "m_axi_mm2s_aclk" TO TIMEGRP "m_axis_mm2s_aclk";
PATH "TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk_path" TIG;
PATH TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk_path = FROM
        TIMEGRP "m_axis_mm2s_aclk" TO TIMEGRP "m_axi_mm2s_aclk";
PATH "TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk_path" TIG;
TIMEGRP "FFS" = FFS(*);
PATH TS_TIG_microblaze_0_Reset_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_Reset_dst";
PATH "TS_TIG_microblaze_0_Reset_path" TIG;
PATH TS_axi4_0_reset_resync_path = FROM TIMEGRP "axi4_0_reset_source" TO
        TIMEGRP "axi4_0_reset_resync";
PATH "TS_axi4_0_reset_resync_path" TIG;
PATH TS_axi4lite_0_reset_resync_path = FROM TIMEGRP "axi4lite_0_reset_source"
        TO TIMEGRP "axi4lite_0_reset_resync";
PATH "TS_axi4lite_0_reset_resync_path" TIG;
PATH TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "TNM_TIG_MCB_DDR2_CALIB_DONE_SYNCH";
PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG;
PATH TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "TNM_TIG_MCB_DDR2_SYS_RST_SYNCH";
PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;
PATH TS_TIG_microblaze_0_dlmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_dlmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
PATH TS_TIG_microblaze_0_ilmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_ilmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
TS_path1 = MAXDELAY FROM TIMEGRP "globclk" TO TIMEGRP "hdmipclk" 14 ns;
TS_path2 = MAXDELAY FROM TIMEGRP "hdmipclk" TO TIMEGRP "globclk" 10 ns;
TS_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns
        HIGH 50%;
TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP "clk_600_0000MHzPLL0_nobuf"
        TS_sys_clk_pin * 6 HIGH 50%;
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
        HIGH 50%;
        TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_DcmClkO
        = PERIOD TIMEGRP
        "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_DcmClkO"
        TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 0.744 HIGH
        50%;
        TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOut_x2
        = PERIOD TIMEGRP
        "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOut_x2"
        TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_DcmClkO
        * 2 HIGH 50%;
        TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOut_x1
        = PERIOD TIMEGRP
        "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOut_x1"
        TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_DcmClkO
        HIGH 50%;
        TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOut_x10
        = PERIOD TIMEGRP
        "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOut_x10"
        TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_DcmClkO
        * 10 HIGH 50%;
PIN RESET_pins<0> = BEL "RESET" PINNAME PAD;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_pins<2>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        PINNAME Q;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot_pins<2>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot"
        PINNAME O6;
PIN
        MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<2>
        = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        PINNAME Q;
PIN MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<619> = BEL
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0" PINNAME
        SELFREFRESHMODE;
PIN "RESET_pins<0>" TIG;
PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_pins<2>"
        TIG;
PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_rstpot_pins<2>"
        TIG;
PIN
        "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<2>"
        TIG;
PIN "MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0_pins<619>"
        TIG;
SCHEMATIC END;

