#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n683.Q[0] (.latch clocked by pclk)
Endpoint  : n806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
n683.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n782.in[2] (.names)                                              1.014     2.070
n782.out[0] (.names)                                             0.261     2.331
n785.in[0] (.names)                                              1.014     3.344
n785.out[0] (.names)                                             0.261     3.605
n786.in[0] (.names)                                              1.014     4.619
n786.out[0] (.names)                                             0.261     4.880
n788.in[2] (.names)                                              1.014     5.894
n788.out[0] (.names)                                             0.261     6.155
n781.in[1] (.names)                                              1.014     7.169
n781.out[0] (.names)                                             0.261     7.430
n520.in[0] (.names)                                              1.014     8.444
n520.out[0] (.names)                                             0.261     8.705
n694.in[2] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n745.in[2] (.names)                                              1.014    10.993
n745.out[0] (.names)                                             0.261    11.254
n746.in[0] (.names)                                              1.014    12.268
n746.out[0] (.names)                                             0.261    12.529
n748.in[0] (.names)                                              1.014    13.543
n748.out[0] (.names)                                             0.261    13.804
n749.in[2] (.names)                                              1.014    14.818
n749.out[0] (.names)                                             0.261    15.079
n750.in[1] (.names)                                              1.014    16.093
n750.out[0] (.names)                                             0.261    16.354
n751.in[0] (.names)                                              1.014    17.367
n751.out[0] (.names)                                             0.261    17.628
n753.in[0] (.names)                                              1.014    18.642
n753.out[0] (.names)                                             0.261    18.903
n754.in[1] (.names)                                              1.014    19.917
n754.out[0] (.names)                                             0.261    20.178
n755.in[0] (.names)                                              1.014    21.192
n755.out[0] (.names)                                             0.261    21.453
n756.in[0] (.names)                                              1.014    22.467
n756.out[0] (.names)                                             0.261    22.728
n757.in[1] (.names)                                              1.014    23.742
n757.out[0] (.names)                                             0.261    24.003
n759.in[2] (.names)                                              1.014    25.016
n759.out[0] (.names)                                             0.261    25.277
n761.in[1] (.names)                                              1.014    26.291
n761.out[0] (.names)                                             0.261    26.552
n763.in[1] (.names)                                              1.014    27.566
n763.out[0] (.names)                                             0.261    27.827
n765.in[0] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n789.in[3] (.names)                                              1.014    31.390
n789.out[0] (.names)                                             0.261    31.651
n824.in[0] (.names)                                              1.014    32.665
n824.out[0] (.names)                                             0.261    32.926
n825.in[1] (.names)                                              1.014    33.940
n825.out[0] (.names)                                             0.261    34.201
n828.in[2] (.names)                                              1.014    35.215
n828.out[0] (.names)                                             0.261    35.476
n826.in[1] (.names)                                              1.014    36.490
n826.out[0] (.names)                                             0.261    36.751
n827.in[0] (.names)                                              1.014    37.765
n827.out[0] (.names)                                             0.261    38.026
n771.in[1] (.names)                                              1.014    39.039
n771.out[0] (.names)                                             0.261    39.300
n800.in[0] (.names)                                              1.014    40.314
n800.out[0] (.names)                                             0.261    40.575
n801.in[2] (.names)                                              1.014    41.589
n801.out[0] (.names)                                             0.261    41.850
n689.in[2] (.names)                                              1.014    42.864
n689.out[0] (.names)                                             0.261    43.125
n802.in[2] (.names)                                              1.014    44.139
n802.out[0] (.names)                                             0.261    44.400
n805.in[1] (.names)                                              1.014    45.413
n805.out[0] (.names)                                             0.261    45.674
n807.in[2] (.names)                                              1.014    46.688
n807.out[0] (.names)                                             0.261    46.949
n686.in[0] (.names)                                              1.014    47.963
n686.out[0] (.names)                                             0.261    48.224
n691.in[0] (.names)                                              1.014    49.238
n691.out[0] (.names)                                             0.261    49.499
n803.in[0] (.names)                                              1.014    50.513
n803.out[0] (.names)                                             0.261    50.774
n804.in[0] (.names)                                              1.014    51.787
n804.out[0] (.names)                                             0.261    52.048
n806.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n806.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n570.Q[0] (.latch clocked by pclk)
Endpoint  : n534.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n570.clk[0] (.latch)                                             1.014     1.014
n570.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n536.in[0] (.names)                                              1.014     2.070
n536.out[0] (.names)                                             0.261     2.331
n566.in[0] (.names)                                              1.014     3.344
n566.out[0] (.names)                                             0.261     3.605
n567.in[0] (.names)                                              1.014     4.619
n567.out[0] (.names)                                             0.261     4.880
n571.in[0] (.names)                                              1.014     5.894
n571.out[0] (.names)                                             0.261     6.155
n541.in[0] (.names)                                              1.014     7.169
n541.out[0] (.names)                                             0.261     7.430
n596.in[1] (.names)                                              1.014     8.444
n596.out[0] (.names)                                             0.261     8.705
n610.in[2] (.names)                                              1.014     9.719
n610.out[0] (.names)                                             0.261     9.980
n611.in[0] (.names)                                              1.014    10.993
n611.out[0] (.names)                                             0.261    11.254
n594.in[0] (.names)                                              1.014    12.268
n594.out[0] (.names)                                             0.261    12.529
n612.in[0] (.names)                                              1.014    13.543
n612.out[0] (.names)                                             0.261    13.804
n593.in[1] (.names)                                              1.014    14.818
n593.out[0] (.names)                                             0.261    15.079
n600.in[0] (.names)                                              1.014    16.093
n600.out[0] (.names)                                             0.261    16.354
n602.in[1] (.names)                                              1.014    17.367
n602.out[0] (.names)                                             0.261    17.628
n615.in[0] (.names)                                              1.014    18.642
n615.out[0] (.names)                                             0.261    18.903
n616.in[1] (.names)                                              1.014    19.917
n616.out[0] (.names)                                             0.261    20.178
n618.in[1] (.names)                                              1.014    21.192
n618.out[0] (.names)                                             0.261    21.453
n619.in[1] (.names)                                              1.014    22.467
n619.out[0] (.names)                                             0.261    22.728
n620.in[0] (.names)                                              1.014    23.742
n620.out[0] (.names)                                             0.261    24.003
n621.in[1] (.names)                                              1.014    25.016
n621.out[0] (.names)                                             0.261    25.277
n657.in[2] (.names)                                              1.014    26.291
n657.out[0] (.names)                                             0.261    26.552
n660.in[2] (.names)                                              1.014    27.566
n660.out[0] (.names)                                             0.261    27.827
n539.in[0] (.names)                                              1.014    28.841
n539.out[0] (.names)                                             0.261    29.102
n664.in[1] (.names)                                              1.014    30.116
n664.out[0] (.names)                                             0.261    30.377
n667.in[0] (.names)                                              1.014    31.390
n667.out[0] (.names)                                             0.261    31.651
n668.in[1] (.names)                                              1.014    32.665
n668.out[0] (.names)                                             0.261    32.926
n669.in[0] (.names)                                              1.014    33.940
n669.out[0] (.names)                                             0.261    34.201
n670.in[0] (.names)                                              1.014    35.215
n670.out[0] (.names)                                             0.261    35.476
n671.in[0] (.names)                                              1.014    36.490
n671.out[0] (.names)                                             0.261    36.751
n674.in[0] (.names)                                              1.014    37.765
n674.out[0] (.names)                                             0.261    38.026
n676.in[0] (.names)                                              1.014    39.039
n676.out[0] (.names)                                             0.261    39.300
n677.in[0] (.names)                                              1.014    40.314
n677.out[0] (.names)                                             0.261    40.575
n537.in[0] (.names)                                              1.014    41.589
n537.out[0] (.names)                                             0.261    41.850
n529.in[2] (.names)                                              1.014    42.864
n529.out[0] (.names)                                             0.261    43.125
n556.in[1] (.names)                                              1.014    44.139
n556.out[0] (.names)                                             0.261    44.400
n560.in[1] (.names)                                              1.014    45.413
n560.out[0] (.names)                                             0.261    45.674
n564.in[0] (.names)                                              1.014    46.688
n564.out[0] (.names)                                             0.261    46.949
n518.in[1] (.names)                                              1.014    47.963
n518.out[0] (.names)                                             0.261    48.224
n565.in[0] (.names)                                              1.014    49.238
n565.out[0] (.names)                                             0.261    49.499
n575.in[1] (.names)                                              1.014    50.513
n575.out[0] (.names)                                             0.261    50.774
n533.in[1] (.names)                                              1.014    51.787
n533.out[0] (.names)                                             0.261    52.048
n534.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n534.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n969.in[3] (.names)                                              1.014     3.344
n969.out[0] (.names)                                             0.261     3.605
n972.in[1] (.names)                                              1.014     4.619
n972.out[0] (.names)                                             0.261     4.880
n978.in[1] (.names)                                              1.014     5.894
n978.out[0] (.names)                                             0.261     6.155
n970.in[1] (.names)                                              1.014     7.169
n970.out[0] (.names)                                             0.261     7.430
n979.in[0] (.names)                                              1.014     8.444
n979.out[0] (.names)                                             0.261     8.705
n980.in[0] (.names)                                              1.014     9.719
n980.out[0] (.names)                                             0.261     9.980
n981.in[1] (.names)                                              1.014    10.993
n981.out[0] (.names)                                             0.261    11.254
n983.in[1] (.names)                                              1.014    12.268
n983.out[0] (.names)                                             0.261    12.529
n984.in[1] (.names)                                              1.014    13.543
n984.out[0] (.names)                                             0.261    13.804
n956.in[0] (.names)                                              1.014    14.818
n956.out[0] (.names)                                             0.261    15.079
n957.in[3] (.names)                                              1.014    16.093
n957.out[0] (.names)                                             0.261    16.354
n958.in[0] (.names)                                              1.014    17.367
n958.out[0] (.names)                                             0.261    17.628
n959.in[0] (.names)                                              1.014    18.642
n959.out[0] (.names)                                             0.261    18.903
n960.in[1] (.names)                                              1.014    19.917
n960.out[0] (.names)                                             0.261    20.178
n961.in[2] (.names)                                              1.014    21.192
n961.out[0] (.names)                                             0.261    21.453
n964.in[2] (.names)                                              1.014    22.467
n964.out[0] (.names)                                             0.261    22.728
n965.in[0] (.names)                                              1.014    23.742
n965.out[0] (.names)                                             0.261    24.003
n966.in[0] (.names)                                              1.014    25.016
n966.out[0] (.names)                                             0.261    25.277
n967.in[0] (.names)                                              1.014    26.291
n967.out[0] (.names)                                             0.261    26.552
n968.in[0] (.names)                                              1.014    27.566
n968.out[0] (.names)                                             0.261    27.827
n986.in[0] (.names)                                              1.014    28.841
n986.out[0] (.names)                                             0.261    29.102
n987.in[2] (.names)                                              1.014    30.116
n987.out[0] (.names)                                             0.261    30.377
n988.in[0] (.names)                                              1.014    31.390
n988.out[0] (.names)                                             0.261    31.651
n989.in[0] (.names)                                              1.014    32.665
n989.out[0] (.names)                                             0.261    32.926
n990.in[0] (.names)                                              1.014    33.940
n990.out[0] (.names)                                             0.261    34.201
n927.in[0] (.names)                                              1.014    35.215
n927.out[0] (.names)                                             0.261    35.476
n928.in[2] (.names)                                              1.014    36.490
n928.out[0] (.names)                                             0.261    36.751
n929.in[3] (.names)                                              1.014    37.765
n929.out[0] (.names)                                             0.261    38.026
n930.in[2] (.names)                                              1.014    39.039
n930.out[0] (.names)                                             0.261    39.300
n934.in[2] (.names)                                              1.014    40.314
n934.out[0] (.names)                                             0.261    40.575
n937.in[2] (.names)                                              1.014    41.589
n937.out[0] (.names)                                             0.261    41.850
n940.in[1] (.names)                                              1.014    42.864
n940.out[0] (.names)                                             0.261    43.125
n941.in[0] (.names)                                              1.014    44.139
n941.out[0] (.names)                                             0.261    44.400
n931.in[0] (.names)                                              1.014    45.413
n931.out[0] (.names)                                             0.261    45.674
n830.in[1] (.names)                                              1.014    46.688
n830.out[0] (.names)                                             0.261    46.949
n949.in[1] (.names)                                              1.014    47.963
n949.out[0] (.names)                                             0.261    48.224
n951.in[1] (.names)                                              1.014    49.238
n951.out[0] (.names)                                             0.261    49.499
n947.in[1] (.names)                                              1.014    50.513
n947.out[0] (.names)                                             0.261    50.774
n507.in[1] (.names)                                              1.014    51.787
n507.out[0] (.names)                                             0.261    52.048
n489.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n489.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n945.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n969.in[3] (.names)                                              1.014     3.344
n969.out[0] (.names)                                             0.261     3.605
n972.in[1] (.names)                                              1.014     4.619
n972.out[0] (.names)                                             0.261     4.880
n978.in[1] (.names)                                              1.014     5.894
n978.out[0] (.names)                                             0.261     6.155
n970.in[1] (.names)                                              1.014     7.169
n970.out[0] (.names)                                             0.261     7.430
n979.in[0] (.names)                                              1.014     8.444
n979.out[0] (.names)                                             0.261     8.705
n980.in[0] (.names)                                              1.014     9.719
n980.out[0] (.names)                                             0.261     9.980
n981.in[1] (.names)                                              1.014    10.993
n981.out[0] (.names)                                             0.261    11.254
n983.in[1] (.names)                                              1.014    12.268
n983.out[0] (.names)                                             0.261    12.529
n984.in[1] (.names)                                              1.014    13.543
n984.out[0] (.names)                                             0.261    13.804
n956.in[0] (.names)                                              1.014    14.818
n956.out[0] (.names)                                             0.261    15.079
n957.in[3] (.names)                                              1.014    16.093
n957.out[0] (.names)                                             0.261    16.354
n958.in[0] (.names)                                              1.014    17.367
n958.out[0] (.names)                                             0.261    17.628
n959.in[0] (.names)                                              1.014    18.642
n959.out[0] (.names)                                             0.261    18.903
n960.in[1] (.names)                                              1.014    19.917
n960.out[0] (.names)                                             0.261    20.178
n961.in[2] (.names)                                              1.014    21.192
n961.out[0] (.names)                                             0.261    21.453
n964.in[2] (.names)                                              1.014    22.467
n964.out[0] (.names)                                             0.261    22.728
n965.in[0] (.names)                                              1.014    23.742
n965.out[0] (.names)                                             0.261    24.003
n966.in[0] (.names)                                              1.014    25.016
n966.out[0] (.names)                                             0.261    25.277
n967.in[0] (.names)                                              1.014    26.291
n967.out[0] (.names)                                             0.261    26.552
n968.in[0] (.names)                                              1.014    27.566
n968.out[0] (.names)                                             0.261    27.827
n986.in[0] (.names)                                              1.014    28.841
n986.out[0] (.names)                                             0.261    29.102
n987.in[2] (.names)                                              1.014    30.116
n987.out[0] (.names)                                             0.261    30.377
n988.in[0] (.names)                                              1.014    31.390
n988.out[0] (.names)                                             0.261    31.651
n989.in[0] (.names)                                              1.014    32.665
n989.out[0] (.names)                                             0.261    32.926
n990.in[0] (.names)                                              1.014    33.940
n990.out[0] (.names)                                             0.261    34.201
n927.in[0] (.names)                                              1.014    35.215
n927.out[0] (.names)                                             0.261    35.476
n928.in[2] (.names)                                              1.014    36.490
n928.out[0] (.names)                                             0.261    36.751
n929.in[3] (.names)                                              1.014    37.765
n929.out[0] (.names)                                             0.261    38.026
n930.in[2] (.names)                                              1.014    39.039
n930.out[0] (.names)                                             0.261    39.300
n934.in[2] (.names)                                              1.014    40.314
n934.out[0] (.names)                                             0.261    40.575
n937.in[2] (.names)                                              1.014    41.589
n937.out[0] (.names)                                             0.261    41.850
n940.in[1] (.names)                                              1.014    42.864
n940.out[0] (.names)                                             0.261    43.125
n941.in[0] (.names)                                              1.014    44.139
n941.out[0] (.names)                                             0.261    44.400
n931.in[0] (.names)                                              1.014    45.413
n931.out[0] (.names)                                             0.261    45.674
n830.in[1] (.names)                                              1.014    46.688
n830.out[0] (.names)                                             0.261    46.949
n949.in[1] (.names)                                              1.014    47.963
n949.out[0] (.names)                                             0.261    48.224
n951.in[1] (.names)                                              1.014    49.238
n951.out[0] (.names)                                             0.261    49.499
n947.in[1] (.names)                                              1.014    50.513
n947.out[0] (.names)                                             0.261    50.774
n948.in[1] (.names)                                              1.014    51.787
n948.out[0] (.names)                                             0.261    52.048
n945.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n945.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n921.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n969.in[3] (.names)                                              1.014     3.344
n969.out[0] (.names)                                             0.261     3.605
n972.in[1] (.names)                                              1.014     4.619
n972.out[0] (.names)                                             0.261     4.880
n978.in[1] (.names)                                              1.014     5.894
n978.out[0] (.names)                                             0.261     6.155
n970.in[1] (.names)                                              1.014     7.169
n970.out[0] (.names)                                             0.261     7.430
n979.in[0] (.names)                                              1.014     8.444
n979.out[0] (.names)                                             0.261     8.705
n980.in[0] (.names)                                              1.014     9.719
n980.out[0] (.names)                                             0.261     9.980
n981.in[1] (.names)                                              1.014    10.993
n981.out[0] (.names)                                             0.261    11.254
n983.in[1] (.names)                                              1.014    12.268
n983.out[0] (.names)                                             0.261    12.529
n984.in[1] (.names)                                              1.014    13.543
n984.out[0] (.names)                                             0.261    13.804
n956.in[0] (.names)                                              1.014    14.818
n956.out[0] (.names)                                             0.261    15.079
n957.in[3] (.names)                                              1.014    16.093
n957.out[0] (.names)                                             0.261    16.354
n958.in[0] (.names)                                              1.014    17.367
n958.out[0] (.names)                                             0.261    17.628
n959.in[0] (.names)                                              1.014    18.642
n959.out[0] (.names)                                             0.261    18.903
n960.in[1] (.names)                                              1.014    19.917
n960.out[0] (.names)                                             0.261    20.178
n961.in[2] (.names)                                              1.014    21.192
n961.out[0] (.names)                                             0.261    21.453
n964.in[2] (.names)                                              1.014    22.467
n964.out[0] (.names)                                             0.261    22.728
n965.in[0] (.names)                                              1.014    23.742
n965.out[0] (.names)                                             0.261    24.003
n966.in[0] (.names)                                              1.014    25.016
n966.out[0] (.names)                                             0.261    25.277
n967.in[0] (.names)                                              1.014    26.291
n967.out[0] (.names)                                             0.261    26.552
n968.in[0] (.names)                                              1.014    27.566
n968.out[0] (.names)                                             0.261    27.827
n986.in[0] (.names)                                              1.014    28.841
n986.out[0] (.names)                                             0.261    29.102
n987.in[2] (.names)                                              1.014    30.116
n987.out[0] (.names)                                             0.261    30.377
n988.in[0] (.names)                                              1.014    31.390
n988.out[0] (.names)                                             0.261    31.651
n989.in[0] (.names)                                              1.014    32.665
n989.out[0] (.names)                                             0.261    32.926
n990.in[0] (.names)                                              1.014    33.940
n990.out[0] (.names)                                             0.261    34.201
n927.in[0] (.names)                                              1.014    35.215
n927.out[0] (.names)                                             0.261    35.476
n928.in[2] (.names)                                              1.014    36.490
n928.out[0] (.names)                                             0.261    36.751
n929.in[3] (.names)                                              1.014    37.765
n929.out[0] (.names)                                             0.261    38.026
n930.in[2] (.names)                                              1.014    39.039
n930.out[0] (.names)                                             0.261    39.300
n934.in[2] (.names)                                              1.014    40.314
n934.out[0] (.names)                                             0.261    40.575
n937.in[2] (.names)                                              1.014    41.589
n937.out[0] (.names)                                             0.261    41.850
n940.in[1] (.names)                                              1.014    42.864
n940.out[0] (.names)                                             0.261    43.125
n941.in[0] (.names)                                              1.014    44.139
n941.out[0] (.names)                                             0.261    44.400
n931.in[0] (.names)                                              1.014    45.413
n931.out[0] (.names)                                             0.261    45.674
n830.in[1] (.names)                                              1.014    46.688
n830.out[0] (.names)                                             0.261    46.949
n932.in[0] (.names)                                              1.014    47.963
n932.out[0] (.names)                                             0.261    48.224
n919.in[1] (.names)                                              1.014    49.238
n919.out[0] (.names)                                             0.261    49.499
n920.in[1] (.names)                                              1.014    50.513
n920.out[0] (.names)                                             0.261    50.774
n921.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 6
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n44.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n345.in[0] (.names)                                              1.014     2.070
n345.out[0] (.names)                                             0.261     2.331
n346.in[2] (.names)                                              1.014     3.344
n346.out[0] (.names)                                             0.261     3.605
n349.in[2] (.names)                                              1.014     4.619
n349.out[0] (.names)                                             0.261     4.880
n350.in[0] (.names)                                              1.014     5.894
n350.out[0] (.names)                                             0.261     6.155
n351.in[1] (.names)                                              1.014     7.169
n351.out[0] (.names)                                             0.261     7.430
n313.in[0] (.names)                                              1.014     8.444
n313.out[0] (.names)                                             0.261     8.705
n327.in[2] (.names)                                              1.014     9.719
n327.out[0] (.names)                                             0.261     9.980
n328.in[0] (.names)                                              1.014    10.993
n328.out[0] (.names)                                             0.261    11.254
n329.in[0] (.names)                                              1.014    12.268
n329.out[0] (.names)                                             0.261    12.529
n331.in[0] (.names)                                              1.014    13.543
n331.out[0] (.names)                                             0.261    13.804
n332.in[0] (.names)                                              1.014    14.818
n332.out[0] (.names)                                             0.261    15.079
n333.in[0] (.names)                                              1.014    16.093
n333.out[0] (.names)                                             0.261    16.354
n335.in[1] (.names)                                              1.014    17.367
n335.out[0] (.names)                                             0.261    17.628
n336.in[0] (.names)                                              1.014    18.642
n336.out[0] (.names)                                             0.261    18.903
n337.in[3] (.names)                                              1.014    19.917
n337.out[0] (.names)                                             0.261    20.178
n338.in[1] (.names)                                              1.014    21.192
n338.out[0] (.names)                                             0.261    21.453
n339.in[0] (.names)                                              1.014    22.467
n339.out[0] (.names)                                             0.261    22.728
n342.in[0] (.names)                                              1.014    23.742
n342.out[0] (.names)                                             0.261    24.003
n344.in[0] (.names)                                              1.014    25.016
n344.out[0] (.names)                                             0.261    25.277
n355.in[2] (.names)                                              1.014    26.291
n355.out[0] (.names)                                             0.261    26.552
n356.in[1] (.names)                                              1.014    27.566
n356.out[0] (.names)                                             0.261    27.827
n357.in[1] (.names)                                              1.014    28.841
n357.out[0] (.names)                                             0.261    29.102
n358.in[1] (.names)                                              1.014    30.116
n358.out[0] (.names)                                             0.261    30.377
n361.in[1] (.names)                                              1.014    31.390
n361.out[0] (.names)                                             0.261    31.651
n364.in[1] (.names)                                              1.014    32.665
n364.out[0] (.names)                                             0.261    32.926
n365.in[3] (.names)                                              1.014    33.940
n365.out[0] (.names)                                             0.261    34.201
n366.in[0] (.names)                                              1.014    35.215
n366.out[0] (.names)                                             0.261    35.476
n367.in[1] (.names)                                              1.014    36.490
n367.out[0] (.names)                                             0.261    36.751
n368.in[0] (.names)                                              1.014    37.765
n368.out[0] (.names)                                             0.261    38.026
n369.in[0] (.names)                                              1.014    39.039
n369.out[0] (.names)                                             0.261    39.300
n370.in[1] (.names)                                              1.014    40.314
n370.out[0] (.names)                                             0.261    40.575
n371.in[1] (.names)                                              1.014    41.589
n371.out[0] (.names)                                             0.261    41.850
n372.in[1] (.names)                                              1.014    42.864
n372.out[0] (.names)                                             0.261    43.125
n379.in[0] (.names)                                              1.014    44.139
n379.out[0] (.names)                                             0.261    44.400
n376.in[1] (.names)                                              1.014    45.413
n376.out[0] (.names)                                             0.261    45.674
n377.in[0] (.names)                                              1.014    46.688
n377.out[0] (.names)                                             0.261    46.949
n378.in[0] (.names)                                              1.014    47.963
n378.out[0] (.names)                                             0.261    48.224
n380.in[1] (.names)                                              1.014    49.238
n380.out[0] (.names)                                             0.261    49.499
n49.in[1] (.names)                                               1.014    50.513
n49.out[0] (.names)                                              0.261    50.774
n44.D[0] (.latch)                                                1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n44.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 7
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n57.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n345.in[0] (.names)                                              1.014     2.070
n345.out[0] (.names)                                             0.261     2.331
n346.in[2] (.names)                                              1.014     3.344
n346.out[0] (.names)                                             0.261     3.605
n349.in[2] (.names)                                              1.014     4.619
n349.out[0] (.names)                                             0.261     4.880
n350.in[0] (.names)                                              1.014     5.894
n350.out[0] (.names)                                             0.261     6.155
n351.in[1] (.names)                                              1.014     7.169
n351.out[0] (.names)                                             0.261     7.430
n313.in[0] (.names)                                              1.014     8.444
n313.out[0] (.names)                                             0.261     8.705
n327.in[2] (.names)                                              1.014     9.719
n327.out[0] (.names)                                             0.261     9.980
n328.in[0] (.names)                                              1.014    10.993
n328.out[0] (.names)                                             0.261    11.254
n329.in[0] (.names)                                              1.014    12.268
n329.out[0] (.names)                                             0.261    12.529
n331.in[0] (.names)                                              1.014    13.543
n331.out[0] (.names)                                             0.261    13.804
n332.in[0] (.names)                                              1.014    14.818
n332.out[0] (.names)                                             0.261    15.079
n333.in[0] (.names)                                              1.014    16.093
n333.out[0] (.names)                                             0.261    16.354
n335.in[1] (.names)                                              1.014    17.367
n335.out[0] (.names)                                             0.261    17.628
n336.in[0] (.names)                                              1.014    18.642
n336.out[0] (.names)                                             0.261    18.903
n337.in[3] (.names)                                              1.014    19.917
n337.out[0] (.names)                                             0.261    20.178
n338.in[1] (.names)                                              1.014    21.192
n338.out[0] (.names)                                             0.261    21.453
n339.in[0] (.names)                                              1.014    22.467
n339.out[0] (.names)                                             0.261    22.728
n342.in[0] (.names)                                              1.014    23.742
n342.out[0] (.names)                                             0.261    24.003
n344.in[0] (.names)                                              1.014    25.016
n344.out[0] (.names)                                             0.261    25.277
n355.in[2] (.names)                                              1.014    26.291
n355.out[0] (.names)                                             0.261    26.552
n356.in[1] (.names)                                              1.014    27.566
n356.out[0] (.names)                                             0.261    27.827
n357.in[1] (.names)                                              1.014    28.841
n357.out[0] (.names)                                             0.261    29.102
n358.in[1] (.names)                                              1.014    30.116
n358.out[0] (.names)                                             0.261    30.377
n361.in[1] (.names)                                              1.014    31.390
n361.out[0] (.names)                                             0.261    31.651
n364.in[1] (.names)                                              1.014    32.665
n364.out[0] (.names)                                             0.261    32.926
n365.in[3] (.names)                                              1.014    33.940
n365.out[0] (.names)                                             0.261    34.201
n366.in[0] (.names)                                              1.014    35.215
n366.out[0] (.names)                                             0.261    35.476
n367.in[1] (.names)                                              1.014    36.490
n367.out[0] (.names)                                             0.261    36.751
n368.in[0] (.names)                                              1.014    37.765
n368.out[0] (.names)                                             0.261    38.026
n369.in[0] (.names)                                              1.014    39.039
n369.out[0] (.names)                                             0.261    39.300
n370.in[1] (.names)                                              1.014    40.314
n370.out[0] (.names)                                             0.261    40.575
n371.in[1] (.names)                                              1.014    41.589
n371.out[0] (.names)                                             0.261    41.850
n372.in[1] (.names)                                              1.014    42.864
n372.out[0] (.names)                                             0.261    43.125
n379.in[0] (.names)                                              1.014    44.139
n379.out[0] (.names)                                             0.261    44.400
n376.in[1] (.names)                                              1.014    45.413
n376.out[0] (.names)                                             0.261    45.674
n377.in[0] (.names)                                              1.014    46.688
n377.out[0] (.names)                                             0.261    46.949
n381.in[0] (.names)                                              1.014    47.963
n381.out[0] (.names)                                             0.261    48.224
n301.in[0] (.names)                                              1.014    49.238
n301.out[0] (.names)                                             0.261    49.499
n56.in[0] (.names)                                               1.014    50.513
n56.out[0] (.names)                                              0.261    50.774
n57.D[0] (.latch)                                                1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n57.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 8
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n527.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n576.in[2] (.names)                                              1.014     2.070
n576.out[0] (.names)                                             0.261     2.331
n577.in[0] (.names)                                              1.014     3.344
n577.out[0] (.names)                                             0.261     3.605
n578.in[1] (.names)                                              1.014     4.619
n578.out[0] (.names)                                             0.261     4.880
n579.in[0] (.names)                                              1.014     5.894
n579.out[0] (.names)                                             0.261     6.155
n580.in[1] (.names)                                              1.014     7.169
n580.out[0] (.names)                                             0.261     7.430
n581.in[1] (.names)                                              1.014     8.444
n581.out[0] (.names)                                             0.261     8.705
n583.in[0] (.names)                                              1.014     9.719
n583.out[0] (.names)                                             0.261     9.980
n587.in[1] (.names)                                              1.014    10.993
n587.out[0] (.names)                                             0.261    11.254
n589.in[0] (.names)                                              1.014    12.268
n589.out[0] (.names)                                             0.261    12.529
n582.in[0] (.names)                                              1.014    13.543
n582.out[0] (.names)                                             0.261    13.804
n591.in[0] (.names)                                              1.014    14.818
n591.out[0] (.names)                                             0.261    15.079
n628.in[1] (.names)                                              1.014    16.093
n628.out[0] (.names)                                             0.261    16.354
n630.in[1] (.names)                                              1.014    17.367
n630.out[0] (.names)                                             0.261    17.628
n632.in[1] (.names)                                              1.014    18.642
n632.out[0] (.names)                                             0.261    18.903
n633.in[0] (.names)                                              1.014    19.917
n633.out[0] (.names)                                             0.261    20.178
n625.in[0] (.names)                                              1.014    21.192
n625.out[0] (.names)                                             0.261    21.453
n626.in[0] (.names)                                              1.014    22.467
n626.out[0] (.names)                                             0.261    22.728
n634.in[1] (.names)                                              1.014    23.742
n634.out[0] (.names)                                             0.261    24.003
n636.in[0] (.names)                                              1.014    25.016
n636.out[0] (.names)                                             0.261    25.277
n637.in[0] (.names)                                              1.014    26.291
n637.out[0] (.names)                                             0.261    26.552
n638.in[2] (.names)                                              1.014    27.566
n638.out[0] (.names)                                             0.261    27.827
n639.in[0] (.names)                                              1.014    28.841
n639.out[0] (.names)                                             0.261    29.102
n640.in[0] (.names)                                              1.014    30.116
n640.out[0] (.names)                                             0.261    30.377
n642.in[0] (.names)                                              1.014    31.390
n642.out[0] (.names)                                             0.261    31.651
n643.in[0] (.names)                                              1.014    32.665
n643.out[0] (.names)                                             0.261    32.926
n644.in[0] (.names)                                              1.014    33.940
n644.out[0] (.names)                                             0.261    34.201
n645.in[0] (.names)                                              1.014    35.215
n645.out[0] (.names)                                             0.261    35.476
n624.in[1] (.names)                                              1.014    36.490
n624.out[0] (.names)                                             0.261    36.751
n646.in[1] (.names)                                              1.014    37.765
n646.out[0] (.names)                                             0.261    38.026
n647.in[0] (.names)                                              1.014    39.039
n647.out[0] (.names)                                             0.261    39.300
n650.in[0] (.names)                                              1.014    40.314
n650.out[0] (.names)                                             0.261    40.575
n652.in[0] (.names)                                              1.014    41.589
n652.out[0] (.names)                                             0.261    41.850
n654.in[1] (.names)                                              1.014    42.864
n654.out[0] (.names)                                             0.261    43.125
n655.in[1] (.names)                                              1.014    44.139
n655.out[0] (.names)                                             0.261    44.400
n623.in[0] (.names)                                              1.014    45.413
n623.out[0] (.names)                                             0.261    45.674
n656.in[1] (.names)                                              1.014    46.688
n656.out[0] (.names)                                             0.261    46.949
n597.in[0] (.names)                                              1.014    47.963
n597.out[0] (.names)                                             0.261    48.224
n517.in[1] (.names)                                              1.014    49.238
n517.out[0] (.names)                                             0.261    49.499
n531.in[2] (.names)                                              1.014    50.513
n531.out[0] (.names)                                             0.261    50.774
n527.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n527.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 9
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n648.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n576.in[2] (.names)                                              1.014     2.070
n576.out[0] (.names)                                             0.261     2.331
n577.in[0] (.names)                                              1.014     3.344
n577.out[0] (.names)                                             0.261     3.605
n578.in[1] (.names)                                              1.014     4.619
n578.out[0] (.names)                                             0.261     4.880
n579.in[0] (.names)                                              1.014     5.894
n579.out[0] (.names)                                             0.261     6.155
n580.in[1] (.names)                                              1.014     7.169
n580.out[0] (.names)                                             0.261     7.430
n581.in[1] (.names)                                              1.014     8.444
n581.out[0] (.names)                                             0.261     8.705
n583.in[0] (.names)                                              1.014     9.719
n583.out[0] (.names)                                             0.261     9.980
n587.in[1] (.names)                                              1.014    10.993
n587.out[0] (.names)                                             0.261    11.254
n589.in[0] (.names)                                              1.014    12.268
n589.out[0] (.names)                                             0.261    12.529
n582.in[0] (.names)                                              1.014    13.543
n582.out[0] (.names)                                             0.261    13.804
n591.in[0] (.names)                                              1.014    14.818
n591.out[0] (.names)                                             0.261    15.079
n628.in[1] (.names)                                              1.014    16.093
n628.out[0] (.names)                                             0.261    16.354
n630.in[1] (.names)                                              1.014    17.367
n630.out[0] (.names)                                             0.261    17.628
n632.in[1] (.names)                                              1.014    18.642
n632.out[0] (.names)                                             0.261    18.903
n633.in[0] (.names)                                              1.014    19.917
n633.out[0] (.names)                                             0.261    20.178
n625.in[0] (.names)                                              1.014    21.192
n625.out[0] (.names)                                             0.261    21.453
n626.in[0] (.names)                                              1.014    22.467
n626.out[0] (.names)                                             0.261    22.728
n634.in[1] (.names)                                              1.014    23.742
n634.out[0] (.names)                                             0.261    24.003
n636.in[0] (.names)                                              1.014    25.016
n636.out[0] (.names)                                             0.261    25.277
n637.in[0] (.names)                                              1.014    26.291
n637.out[0] (.names)                                             0.261    26.552
n638.in[2] (.names)                                              1.014    27.566
n638.out[0] (.names)                                             0.261    27.827
n639.in[0] (.names)                                              1.014    28.841
n639.out[0] (.names)                                             0.261    29.102
n640.in[0] (.names)                                              1.014    30.116
n640.out[0] (.names)                                             0.261    30.377
n642.in[0] (.names)                                              1.014    31.390
n642.out[0] (.names)                                             0.261    31.651
n643.in[0] (.names)                                              1.014    32.665
n643.out[0] (.names)                                             0.261    32.926
n644.in[0] (.names)                                              1.014    33.940
n644.out[0] (.names)                                             0.261    34.201
n645.in[0] (.names)                                              1.014    35.215
n645.out[0] (.names)                                             0.261    35.476
n624.in[1] (.names)                                              1.014    36.490
n624.out[0] (.names)                                             0.261    36.751
n646.in[1] (.names)                                              1.014    37.765
n646.out[0] (.names)                                             0.261    38.026
n647.in[0] (.names)                                              1.014    39.039
n647.out[0] (.names)                                             0.261    39.300
n650.in[0] (.names)                                              1.014    40.314
n650.out[0] (.names)                                             0.261    40.575
n652.in[0] (.names)                                              1.014    41.589
n652.out[0] (.names)                                             0.261    41.850
n654.in[1] (.names)                                              1.014    42.864
n654.out[0] (.names)                                             0.261    43.125
n655.in[1] (.names)                                              1.014    44.139
n655.out[0] (.names)                                             0.261    44.400
n623.in[0] (.names)                                              1.014    45.413
n623.out[0] (.names)                                             0.261    45.674
n656.in[1] (.names)                                              1.014    46.688
n656.out[0] (.names)                                             0.261    46.949
n597.in[0] (.names)                                              1.014    47.963
n597.out[0] (.names)                                             0.261    48.224
n517.in[1] (.names)                                              1.014    49.238
n517.out[0] (.names)                                             0.261    49.499
n531.in[2] (.names)                                              1.014    50.513
n531.out[0] (.names)                                             0.261    50.774
n648.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n648.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n80.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n220.in[2] (.names)                                              1.014    16.093
n220.out[0] (.names)                                             0.261    16.354
n222.in[1] (.names)                                              1.014    17.367
n222.out[0] (.names)                                             0.261    17.628
n223.in[0] (.names)                                              1.014    18.642
n223.out[0] (.names)                                             0.261    18.903
n226.in[1] (.names)                                              1.014    19.917
n226.out[0] (.names)                                             0.261    20.178
n227.in[1] (.names)                                              1.014    21.192
n227.out[0] (.names)                                             0.261    21.453
n228.in[0] (.names)                                              1.014    22.467
n228.out[0] (.names)                                             0.261    22.728
n229.in[0] (.names)                                              1.014    23.742
n229.out[0] (.names)                                             0.261    24.003
n230.in[0] (.names)                                              1.014    25.016
n230.out[0] (.names)                                             0.261    25.277
n233.in[1] (.names)                                              1.014    26.291
n233.out[0] (.names)                                             0.261    26.552
n238.in[0] (.names)                                              1.014    27.566
n238.out[0] (.names)                                             0.261    27.827
n239.in[0] (.names)                                              1.014    28.841
n239.out[0] (.names)                                             0.261    29.102
n236.in[0] (.names)                                              1.014    30.116
n236.out[0] (.names)                                             0.261    30.377
n240.in[0] (.names)                                              1.014    31.390
n240.out[0] (.names)                                             0.261    31.651
n241.in[1] (.names)                                              1.014    32.665
n241.out[0] (.names)                                             0.261    32.926
n244.in[0] (.names)                                              1.014    33.940
n244.out[0] (.names)                                             0.261    34.201
n245.in[0] (.names)                                              1.014    35.215
n245.out[0] (.names)                                             0.261    35.476
n246.in[0] (.names)                                              1.014    36.490
n246.out[0] (.names)                                             0.261    36.751
n247.in[0] (.names)                                              1.014    37.765
n247.out[0] (.names)                                             0.261    38.026
n249.in[0] (.names)                                              1.014    39.039
n249.out[0] (.names)                                             0.261    39.300
n235.in[0] (.names)                                              1.014    40.314
n235.out[0] (.names)                                             0.261    40.575
n237.in[0] (.names)                                              1.014    41.589
n237.out[0] (.names)                                             0.261    41.850
n250.in[0] (.names)                                              1.014    42.864
n250.out[0] (.names)                                             0.261    43.125
n251.in[0] (.names)                                              1.014    44.139
n251.out[0] (.names)                                             0.261    44.400
n252.in[0] (.names)                                              1.014    45.413
n252.out[0] (.names)                                             0.261    45.674
n253.in[0] (.names)                                              1.014    46.688
n253.out[0] (.names)                                             0.261    46.949
n254.in[0] (.names)                                              1.014    47.963
n254.out[0] (.names)                                             0.261    48.224
n75.in[1] (.names)                                               1.014    49.238
n75.out[0] (.names)                                              0.261    49.499
n79.in[0] (.names)                                               1.014    50.513
n79.out[0] (.names)                                              0.261    50.774
n80.D[0] (.latch)                                                1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n80.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n936.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n969.in[3] (.names)                                              1.014     3.344
n969.out[0] (.names)                                             0.261     3.605
n972.in[1] (.names)                                              1.014     4.619
n972.out[0] (.names)                                             0.261     4.880
n978.in[1] (.names)                                              1.014     5.894
n978.out[0] (.names)                                             0.261     6.155
n970.in[1] (.names)                                              1.014     7.169
n970.out[0] (.names)                                             0.261     7.430
n979.in[0] (.names)                                              1.014     8.444
n979.out[0] (.names)                                             0.261     8.705
n980.in[0] (.names)                                              1.014     9.719
n980.out[0] (.names)                                             0.261     9.980
n981.in[1] (.names)                                              1.014    10.993
n981.out[0] (.names)                                             0.261    11.254
n983.in[1] (.names)                                              1.014    12.268
n983.out[0] (.names)                                             0.261    12.529
n984.in[1] (.names)                                              1.014    13.543
n984.out[0] (.names)                                             0.261    13.804
n956.in[0] (.names)                                              1.014    14.818
n956.out[0] (.names)                                             0.261    15.079
n957.in[3] (.names)                                              1.014    16.093
n957.out[0] (.names)                                             0.261    16.354
n958.in[0] (.names)                                              1.014    17.367
n958.out[0] (.names)                                             0.261    17.628
n959.in[0] (.names)                                              1.014    18.642
n959.out[0] (.names)                                             0.261    18.903
n960.in[1] (.names)                                              1.014    19.917
n960.out[0] (.names)                                             0.261    20.178
n961.in[2] (.names)                                              1.014    21.192
n961.out[0] (.names)                                             0.261    21.453
n964.in[2] (.names)                                              1.014    22.467
n964.out[0] (.names)                                             0.261    22.728
n965.in[0] (.names)                                              1.014    23.742
n965.out[0] (.names)                                             0.261    24.003
n966.in[0] (.names)                                              1.014    25.016
n966.out[0] (.names)                                             0.261    25.277
n967.in[0] (.names)                                              1.014    26.291
n967.out[0] (.names)                                             0.261    26.552
n968.in[0] (.names)                                              1.014    27.566
n968.out[0] (.names)                                             0.261    27.827
n986.in[0] (.names)                                              1.014    28.841
n986.out[0] (.names)                                             0.261    29.102
n987.in[2] (.names)                                              1.014    30.116
n987.out[0] (.names)                                             0.261    30.377
n988.in[0] (.names)                                              1.014    31.390
n988.out[0] (.names)                                             0.261    31.651
n989.in[0] (.names)                                              1.014    32.665
n989.out[0] (.names)                                             0.261    32.926
n990.in[0] (.names)                                              1.014    33.940
n990.out[0] (.names)                                             0.261    34.201
n927.in[0] (.names)                                              1.014    35.215
n927.out[0] (.names)                                             0.261    35.476
n928.in[2] (.names)                                              1.014    36.490
n928.out[0] (.names)                                             0.261    36.751
n929.in[3] (.names)                                              1.014    37.765
n929.out[0] (.names)                                             0.261    38.026
n930.in[2] (.names)                                              1.014    39.039
n930.out[0] (.names)                                             0.261    39.300
n934.in[2] (.names)                                              1.014    40.314
n934.out[0] (.names)                                             0.261    40.575
n937.in[2] (.names)                                              1.014    41.589
n937.out[0] (.names)                                             0.261    41.850
n940.in[1] (.names)                                              1.014    42.864
n940.out[0] (.names)                                             0.261    43.125
n941.in[0] (.names)                                              1.014    44.139
n941.out[0] (.names)                                             0.261    44.400
n931.in[0] (.names)                                              1.014    45.413
n931.out[0] (.names)                                             0.261    45.674
n830.in[1] (.names)                                              1.014    46.688
n830.out[0] (.names)                                             0.261    46.949
n932.in[0] (.names)                                              1.014    47.963
n932.out[0] (.names)                                             0.261    48.224
n919.in[1] (.names)                                              1.014    49.238
n919.out[0] (.names)                                             0.261    49.499
n935.in[0] (.names)                                              1.014    50.513
n935.out[0] (.names)                                             0.261    50.774
n936.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n936.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n683.Q[0] (.latch clocked by pclk)
Endpoint  : n523.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
n683.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n782.in[2] (.names)                                              1.014     2.070
n782.out[0] (.names)                                             0.261     2.331
n785.in[0] (.names)                                              1.014     3.344
n785.out[0] (.names)                                             0.261     3.605
n786.in[0] (.names)                                              1.014     4.619
n786.out[0] (.names)                                             0.261     4.880
n788.in[2] (.names)                                              1.014     5.894
n788.out[0] (.names)                                             0.261     6.155
n781.in[1] (.names)                                              1.014     7.169
n781.out[0] (.names)                                             0.261     7.430
n520.in[0] (.names)                                              1.014     8.444
n520.out[0] (.names)                                             0.261     8.705
n694.in[2] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n745.in[2] (.names)                                              1.014    10.993
n745.out[0] (.names)                                             0.261    11.254
n746.in[0] (.names)                                              1.014    12.268
n746.out[0] (.names)                                             0.261    12.529
n748.in[0] (.names)                                              1.014    13.543
n748.out[0] (.names)                                             0.261    13.804
n749.in[2] (.names)                                              1.014    14.818
n749.out[0] (.names)                                             0.261    15.079
n750.in[1] (.names)                                              1.014    16.093
n750.out[0] (.names)                                             0.261    16.354
n751.in[0] (.names)                                              1.014    17.367
n751.out[0] (.names)                                             0.261    17.628
n753.in[0] (.names)                                              1.014    18.642
n753.out[0] (.names)                                             0.261    18.903
n754.in[1] (.names)                                              1.014    19.917
n754.out[0] (.names)                                             0.261    20.178
n755.in[0] (.names)                                              1.014    21.192
n755.out[0] (.names)                                             0.261    21.453
n756.in[0] (.names)                                              1.014    22.467
n756.out[0] (.names)                                             0.261    22.728
n757.in[1] (.names)                                              1.014    23.742
n757.out[0] (.names)                                             0.261    24.003
n759.in[2] (.names)                                              1.014    25.016
n759.out[0] (.names)                                             0.261    25.277
n761.in[1] (.names)                                              1.014    26.291
n761.out[0] (.names)                                             0.261    26.552
n763.in[1] (.names)                                              1.014    27.566
n763.out[0] (.names)                                             0.261    27.827
n765.in[0] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n789.in[3] (.names)                                              1.014    31.390
n789.out[0] (.names)                                             0.261    31.651
n824.in[0] (.names)                                              1.014    32.665
n824.out[0] (.names)                                             0.261    32.926
n825.in[1] (.names)                                              1.014    33.940
n825.out[0] (.names)                                             0.261    34.201
n828.in[2] (.names)                                              1.014    35.215
n828.out[0] (.names)                                             0.261    35.476
n826.in[1] (.names)                                              1.014    36.490
n826.out[0] (.names)                                             0.261    36.751
n827.in[0] (.names)                                              1.014    37.765
n827.out[0] (.names)                                             0.261    38.026
n771.in[1] (.names)                                              1.014    39.039
n771.out[0] (.names)                                             0.261    39.300
n772.in[1] (.names)                                              1.014    40.314
n772.out[0] (.names)                                             0.261    40.575
n774.in[1] (.names)                                              1.014    41.589
n774.out[0] (.names)                                             0.261    41.850
n512.in[0] (.names)                                              1.014    42.864
n512.out[0] (.names)                                             0.261    43.125
n775.in[0] (.names)                                              1.014    44.139
n775.out[0] (.names)                                             0.261    44.400
n776.in[0] (.names)                                              1.014    45.413
n776.out[0] (.names)                                             0.261    45.674
n777.in[0] (.names)                                              1.014    46.688
n777.out[0] (.names)                                             0.261    46.949
n779.in[1] (.names)                                              1.014    47.963
n779.out[0] (.names)                                             0.261    48.224
n780.in[1] (.names)                                              1.014    49.238
n780.out[0] (.names)                                             0.261    49.499
n522.in[1] (.names)                                              1.014    50.513
n522.out[0] (.names)                                             0.261    50.774
n523.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n523.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n683.Q[0] (.latch clocked by pclk)
Endpoint  : n778.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
n683.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n782.in[2] (.names)                                              1.014     2.070
n782.out[0] (.names)                                             0.261     2.331
n785.in[0] (.names)                                              1.014     3.344
n785.out[0] (.names)                                             0.261     3.605
n786.in[0] (.names)                                              1.014     4.619
n786.out[0] (.names)                                             0.261     4.880
n788.in[2] (.names)                                              1.014     5.894
n788.out[0] (.names)                                             0.261     6.155
n781.in[1] (.names)                                              1.014     7.169
n781.out[0] (.names)                                             0.261     7.430
n520.in[0] (.names)                                              1.014     8.444
n520.out[0] (.names)                                             0.261     8.705
n694.in[2] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n745.in[2] (.names)                                              1.014    10.993
n745.out[0] (.names)                                             0.261    11.254
n746.in[0] (.names)                                              1.014    12.268
n746.out[0] (.names)                                             0.261    12.529
n748.in[0] (.names)                                              1.014    13.543
n748.out[0] (.names)                                             0.261    13.804
n749.in[2] (.names)                                              1.014    14.818
n749.out[0] (.names)                                             0.261    15.079
n750.in[1] (.names)                                              1.014    16.093
n750.out[0] (.names)                                             0.261    16.354
n751.in[0] (.names)                                              1.014    17.367
n751.out[0] (.names)                                             0.261    17.628
n753.in[0] (.names)                                              1.014    18.642
n753.out[0] (.names)                                             0.261    18.903
n754.in[1] (.names)                                              1.014    19.917
n754.out[0] (.names)                                             0.261    20.178
n755.in[0] (.names)                                              1.014    21.192
n755.out[0] (.names)                                             0.261    21.453
n756.in[0] (.names)                                              1.014    22.467
n756.out[0] (.names)                                             0.261    22.728
n757.in[1] (.names)                                              1.014    23.742
n757.out[0] (.names)                                             0.261    24.003
n759.in[2] (.names)                                              1.014    25.016
n759.out[0] (.names)                                             0.261    25.277
n761.in[1] (.names)                                              1.014    26.291
n761.out[0] (.names)                                             0.261    26.552
n763.in[1] (.names)                                              1.014    27.566
n763.out[0] (.names)                                             0.261    27.827
n765.in[0] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n789.in[3] (.names)                                              1.014    31.390
n789.out[0] (.names)                                             0.261    31.651
n824.in[0] (.names)                                              1.014    32.665
n824.out[0] (.names)                                             0.261    32.926
n825.in[1] (.names)                                              1.014    33.940
n825.out[0] (.names)                                             0.261    34.201
n828.in[2] (.names)                                              1.014    35.215
n828.out[0] (.names)                                             0.261    35.476
n826.in[1] (.names)                                              1.014    36.490
n826.out[0] (.names)                                             0.261    36.751
n827.in[0] (.names)                                              1.014    37.765
n827.out[0] (.names)                                             0.261    38.026
n771.in[1] (.names)                                              1.014    39.039
n771.out[0] (.names)                                             0.261    39.300
n772.in[1] (.names)                                              1.014    40.314
n772.out[0] (.names)                                             0.261    40.575
n774.in[1] (.names)                                              1.014    41.589
n774.out[0] (.names)                                             0.261    41.850
n512.in[0] (.names)                                              1.014    42.864
n512.out[0] (.names)                                             0.261    43.125
n775.in[0] (.names)                                              1.014    44.139
n775.out[0] (.names)                                             0.261    44.400
n776.in[0] (.names)                                              1.014    45.413
n776.out[0] (.names)                                             0.261    45.674
n777.in[0] (.names)                                              1.014    46.688
n777.out[0] (.names)                                             0.261    46.949
n779.in[1] (.names)                                              1.014    47.963
n779.out[0] (.names)                                             0.261    48.224
n780.in[1] (.names)                                              1.014    49.238
n780.out[0] (.names)                                             0.261    49.499
n522.in[1] (.names)                                              1.014    50.513
n522.out[0] (.names)                                             0.261    50.774
n778.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n778.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n907.in[2] (.names)                                              1.014    17.367
n907.out[0] (.names)                                             0.261    17.628
n918.in[0] (.names)                                              1.014    18.642
n918.out[0] (.names)                                             0.261    18.903
n857.in[0] (.names)                                              1.014    19.917
n857.out[0] (.names)                                             0.261    20.178
n1003.in[2] (.names)                                             1.014    21.192
n1003.out[0] (.names)                                            0.261    21.453
n1004.in[1] (.names)                                             1.014    22.467
n1004.out[0] (.names)                                            0.261    22.728
n1007.in[1] (.names)                                             1.014    23.742
n1007.out[0] (.names)                                            0.261    24.003
n1009.in[1] (.names)                                             1.014    25.016
n1009.out[0] (.names)                                            0.261    25.277
n1010.in[1] (.names)                                             1.014    26.291
n1010.out[0] (.names)                                            0.261    26.552
n1012.in[0] (.names)                                             1.014    27.566
n1012.out[0] (.names)                                            0.261    27.827
n1013.in[0] (.names)                                             1.014    28.841
n1013.out[0] (.names)                                            0.261    29.102
n1014.in[1] (.names)                                             1.014    30.116
n1014.out[0] (.names)                                            0.261    30.377
n1016.in[0] (.names)                                             1.014    31.390
n1016.out[0] (.names)                                            0.261    31.651
n1017.in[0] (.names)                                             1.014    32.665
n1017.out[0] (.names)                                            0.261    32.926
n1018.in[0] (.names)                                             1.014    33.940
n1018.out[0] (.names)                                            0.261    34.201
n1020.in[0] (.names)                                             1.014    35.215
n1020.out[0] (.names)                                            0.261    35.476
n1021.in[0] (.names)                                             1.014    36.490
n1021.out[0] (.names)                                            0.261    36.751
n1022.in[0] (.names)                                             1.014    37.765
n1022.out[0] (.names)                                            0.261    38.026
n904.in[0] (.names)                                              1.014    39.039
n904.out[0] (.names)                                             0.261    39.300
n1023.in[1] (.names)                                             1.014    40.314
n1023.out[0] (.names)                                            0.261    40.575
n1024.in[0] (.names)                                             1.014    41.589
n1024.out[0] (.names)                                            0.261    41.850
n1025.in[1] (.names)                                             1.014    42.864
n1025.out[0] (.names)                                            0.261    43.125
n1026.in[0] (.names)                                             1.014    44.139
n1026.out[0] (.names)                                            0.261    44.400
n1027.in[0] (.names)                                             1.014    45.413
n1027.out[0] (.names)                                            0.261    45.674
n1028.in[1] (.names)                                             1.014    46.688
n1028.out[0] (.names)                                            0.261    46.949
n1029.in[0] (.names)                                             1.014    47.963
n1029.out[0] (.names)                                            0.261    48.224
n902.in[0] (.names)                                              1.014    49.238
n902.out[0] (.names)                                             0.261    49.499
n515.in[0] (.names)                                              1.014    50.513
n515.out[0] (.names)                                             0.261    50.774
n516.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n516.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n509.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n576.in[2] (.names)                                              1.014     2.070
n576.out[0] (.names)                                             0.261     2.331
n577.in[0] (.names)                                              1.014     3.344
n577.out[0] (.names)                                             0.261     3.605
n578.in[1] (.names)                                              1.014     4.619
n578.out[0] (.names)                                             0.261     4.880
n579.in[0] (.names)                                              1.014     5.894
n579.out[0] (.names)                                             0.261     6.155
n580.in[1] (.names)                                              1.014     7.169
n580.out[0] (.names)                                             0.261     7.430
n581.in[1] (.names)                                              1.014     8.444
n581.out[0] (.names)                                             0.261     8.705
n583.in[0] (.names)                                              1.014     9.719
n583.out[0] (.names)                                             0.261     9.980
n587.in[1] (.names)                                              1.014    10.993
n587.out[0] (.names)                                             0.261    11.254
n589.in[0] (.names)                                              1.014    12.268
n589.out[0] (.names)                                             0.261    12.529
n582.in[0] (.names)                                              1.014    13.543
n582.out[0] (.names)                                             0.261    13.804
n591.in[0] (.names)                                              1.014    14.818
n591.out[0] (.names)                                             0.261    15.079
n628.in[1] (.names)                                              1.014    16.093
n628.out[0] (.names)                                             0.261    16.354
n630.in[1] (.names)                                              1.014    17.367
n630.out[0] (.names)                                             0.261    17.628
n632.in[1] (.names)                                              1.014    18.642
n632.out[0] (.names)                                             0.261    18.903
n633.in[0] (.names)                                              1.014    19.917
n633.out[0] (.names)                                             0.261    20.178
n625.in[0] (.names)                                              1.014    21.192
n625.out[0] (.names)                                             0.261    21.453
n626.in[0] (.names)                                              1.014    22.467
n626.out[0] (.names)                                             0.261    22.728
n634.in[1] (.names)                                              1.014    23.742
n634.out[0] (.names)                                             0.261    24.003
n636.in[0] (.names)                                              1.014    25.016
n636.out[0] (.names)                                             0.261    25.277
n637.in[0] (.names)                                              1.014    26.291
n637.out[0] (.names)                                             0.261    26.552
n638.in[2] (.names)                                              1.014    27.566
n638.out[0] (.names)                                             0.261    27.827
n639.in[0] (.names)                                              1.014    28.841
n639.out[0] (.names)                                             0.261    29.102
n640.in[0] (.names)                                              1.014    30.116
n640.out[0] (.names)                                             0.261    30.377
n642.in[0] (.names)                                              1.014    31.390
n642.out[0] (.names)                                             0.261    31.651
n643.in[0] (.names)                                              1.014    32.665
n643.out[0] (.names)                                             0.261    32.926
n644.in[0] (.names)                                              1.014    33.940
n644.out[0] (.names)                                             0.261    34.201
n645.in[0] (.names)                                              1.014    35.215
n645.out[0] (.names)                                             0.261    35.476
n624.in[1] (.names)                                              1.014    36.490
n624.out[0] (.names)                                             0.261    36.751
n646.in[1] (.names)                                              1.014    37.765
n646.out[0] (.names)                                             0.261    38.026
n647.in[0] (.names)                                              1.014    39.039
n647.out[0] (.names)                                             0.261    39.300
n650.in[0] (.names)                                              1.014    40.314
n650.out[0] (.names)                                             0.261    40.575
n652.in[0] (.names)                                              1.014    41.589
n652.out[0] (.names)                                             0.261    41.850
n654.in[1] (.names)                                              1.014    42.864
n654.out[0] (.names)                                             0.261    43.125
n655.in[1] (.names)                                              1.014    44.139
n655.out[0] (.names)                                             0.261    44.400
n623.in[0] (.names)                                              1.014    45.413
n623.out[0] (.names)                                             0.261    45.674
n656.in[1] (.names)                                              1.014    46.688
n656.out[0] (.names)                                             0.261    46.949
n597.in[0] (.names)                                              1.014    47.963
n597.out[0] (.names)                                             0.261    48.224
n508.in[0] (.names)                                              1.014    49.238
n508.out[0] (.names)                                             0.261    49.499
n509.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n509.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 16
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n153.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n345.in[0] (.names)                                              1.014     2.070
n345.out[0] (.names)                                             0.261     2.331
n346.in[2] (.names)                                              1.014     3.344
n346.out[0] (.names)                                             0.261     3.605
n349.in[2] (.names)                                              1.014     4.619
n349.out[0] (.names)                                             0.261     4.880
n350.in[0] (.names)                                              1.014     5.894
n350.out[0] (.names)                                             0.261     6.155
n351.in[1] (.names)                                              1.014     7.169
n351.out[0] (.names)                                             0.261     7.430
n313.in[0] (.names)                                              1.014     8.444
n313.out[0] (.names)                                             0.261     8.705
n327.in[2] (.names)                                              1.014     9.719
n327.out[0] (.names)                                             0.261     9.980
n328.in[0] (.names)                                              1.014    10.993
n328.out[0] (.names)                                             0.261    11.254
n329.in[0] (.names)                                              1.014    12.268
n329.out[0] (.names)                                             0.261    12.529
n331.in[0] (.names)                                              1.014    13.543
n331.out[0] (.names)                                             0.261    13.804
n332.in[0] (.names)                                              1.014    14.818
n332.out[0] (.names)                                             0.261    15.079
n333.in[0] (.names)                                              1.014    16.093
n333.out[0] (.names)                                             0.261    16.354
n335.in[1] (.names)                                              1.014    17.367
n335.out[0] (.names)                                             0.261    17.628
n336.in[0] (.names)                                              1.014    18.642
n336.out[0] (.names)                                             0.261    18.903
n337.in[3] (.names)                                              1.014    19.917
n337.out[0] (.names)                                             0.261    20.178
n338.in[1] (.names)                                              1.014    21.192
n338.out[0] (.names)                                             0.261    21.453
n339.in[0] (.names)                                              1.014    22.467
n339.out[0] (.names)                                             0.261    22.728
n342.in[0] (.names)                                              1.014    23.742
n342.out[0] (.names)                                             0.261    24.003
n344.in[0] (.names)                                              1.014    25.016
n344.out[0] (.names)                                             0.261    25.277
n355.in[2] (.names)                                              1.014    26.291
n355.out[0] (.names)                                             0.261    26.552
n356.in[1] (.names)                                              1.014    27.566
n356.out[0] (.names)                                             0.261    27.827
n357.in[1] (.names)                                              1.014    28.841
n357.out[0] (.names)                                             0.261    29.102
n358.in[1] (.names)                                              1.014    30.116
n358.out[0] (.names)                                             0.261    30.377
n361.in[1] (.names)                                              1.014    31.390
n361.out[0] (.names)                                             0.261    31.651
n364.in[1] (.names)                                              1.014    32.665
n364.out[0] (.names)                                             0.261    32.926
n365.in[3] (.names)                                              1.014    33.940
n365.out[0] (.names)                                             0.261    34.201
n366.in[0] (.names)                                              1.014    35.215
n366.out[0] (.names)                                             0.261    35.476
n367.in[1] (.names)                                              1.014    36.490
n367.out[0] (.names)                                             0.261    36.751
n368.in[0] (.names)                                              1.014    37.765
n368.out[0] (.names)                                             0.261    38.026
n369.in[0] (.names)                                              1.014    39.039
n369.out[0] (.names)                                             0.261    39.300
n370.in[1] (.names)                                              1.014    40.314
n370.out[0] (.names)                                             0.261    40.575
n371.in[1] (.names)                                              1.014    41.589
n371.out[0] (.names)                                             0.261    41.850
n372.in[1] (.names)                                              1.014    42.864
n372.out[0] (.names)                                             0.261    43.125
n379.in[0] (.names)                                              1.014    44.139
n379.out[0] (.names)                                             0.261    44.400
n376.in[1] (.names)                                              1.014    45.413
n376.out[0] (.names)                                             0.261    45.674
n377.in[0] (.names)                                              1.014    46.688
n377.out[0] (.names)                                             0.261    46.949
n381.in[0] (.names)                                              1.014    47.963
n381.out[0] (.names)                                             0.261    48.224
n301.in[0] (.names)                                              1.014    49.238
n301.out[0] (.names)                                             0.261    49.499
n153.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n153.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 17
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n216.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n576.in[2] (.names)                                              1.014     2.070
n576.out[0] (.names)                                             0.261     2.331
n577.in[0] (.names)                                              1.014     3.344
n577.out[0] (.names)                                             0.261     3.605
n578.in[1] (.names)                                              1.014     4.619
n578.out[0] (.names)                                             0.261     4.880
n579.in[0] (.names)                                              1.014     5.894
n579.out[0] (.names)                                             0.261     6.155
n580.in[1] (.names)                                              1.014     7.169
n580.out[0] (.names)                                             0.261     7.430
n581.in[1] (.names)                                              1.014     8.444
n581.out[0] (.names)                                             0.261     8.705
n583.in[0] (.names)                                              1.014     9.719
n583.out[0] (.names)                                             0.261     9.980
n587.in[1] (.names)                                              1.014    10.993
n587.out[0] (.names)                                             0.261    11.254
n589.in[0] (.names)                                              1.014    12.268
n589.out[0] (.names)                                             0.261    12.529
n582.in[0] (.names)                                              1.014    13.543
n582.out[0] (.names)                                             0.261    13.804
n591.in[0] (.names)                                              1.014    14.818
n591.out[0] (.names)                                             0.261    15.079
n628.in[1] (.names)                                              1.014    16.093
n628.out[0] (.names)                                             0.261    16.354
n630.in[1] (.names)                                              1.014    17.367
n630.out[0] (.names)                                             0.261    17.628
n632.in[1] (.names)                                              1.014    18.642
n632.out[0] (.names)                                             0.261    18.903
n633.in[0] (.names)                                              1.014    19.917
n633.out[0] (.names)                                             0.261    20.178
n625.in[0] (.names)                                              1.014    21.192
n625.out[0] (.names)                                             0.261    21.453
n626.in[0] (.names)                                              1.014    22.467
n626.out[0] (.names)                                             0.261    22.728
n634.in[1] (.names)                                              1.014    23.742
n634.out[0] (.names)                                             0.261    24.003
n636.in[0] (.names)                                              1.014    25.016
n636.out[0] (.names)                                             0.261    25.277
n637.in[0] (.names)                                              1.014    26.291
n637.out[0] (.names)                                             0.261    26.552
n638.in[2] (.names)                                              1.014    27.566
n638.out[0] (.names)                                             0.261    27.827
n639.in[0] (.names)                                              1.014    28.841
n639.out[0] (.names)                                             0.261    29.102
n640.in[0] (.names)                                              1.014    30.116
n640.out[0] (.names)                                             0.261    30.377
n642.in[0] (.names)                                              1.014    31.390
n642.out[0] (.names)                                             0.261    31.651
n643.in[0] (.names)                                              1.014    32.665
n643.out[0] (.names)                                             0.261    32.926
n644.in[0] (.names)                                              1.014    33.940
n644.out[0] (.names)                                             0.261    34.201
n645.in[0] (.names)                                              1.014    35.215
n645.out[0] (.names)                                             0.261    35.476
n624.in[1] (.names)                                              1.014    36.490
n624.out[0] (.names)                                             0.261    36.751
n646.in[1] (.names)                                              1.014    37.765
n646.out[0] (.names)                                             0.261    38.026
n647.in[0] (.names)                                              1.014    39.039
n647.out[0] (.names)                                             0.261    39.300
n650.in[0] (.names)                                              1.014    40.314
n650.out[0] (.names)                                             0.261    40.575
n652.in[0] (.names)                                              1.014    41.589
n652.out[0] (.names)                                             0.261    41.850
n654.in[1] (.names)                                              1.014    42.864
n654.out[0] (.names)                                             0.261    43.125
n655.in[1] (.names)                                              1.014    44.139
n655.out[0] (.names)                                             0.261    44.400
n623.in[0] (.names)                                              1.014    45.413
n623.out[0] (.names)                                             0.261    45.674
n656.in[1] (.names)                                              1.014    46.688
n656.out[0] (.names)                                             0.261    46.949
n597.in[0] (.names)                                              1.014    47.963
n597.out[0] (.names)                                             0.261    48.224
n517.in[1] (.names)                                              1.014    49.238
n517.out[0] (.names)                                             0.261    49.499
n216.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n216.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 18
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n76.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n220.in[2] (.names)                                              1.014    16.093
n220.out[0] (.names)                                             0.261    16.354
n222.in[1] (.names)                                              1.014    17.367
n222.out[0] (.names)                                             0.261    17.628
n223.in[0] (.names)                                              1.014    18.642
n223.out[0] (.names)                                             0.261    18.903
n226.in[1] (.names)                                              1.014    19.917
n226.out[0] (.names)                                             0.261    20.178
n227.in[1] (.names)                                              1.014    21.192
n227.out[0] (.names)                                             0.261    21.453
n228.in[0] (.names)                                              1.014    22.467
n228.out[0] (.names)                                             0.261    22.728
n229.in[0] (.names)                                              1.014    23.742
n229.out[0] (.names)                                             0.261    24.003
n230.in[0] (.names)                                              1.014    25.016
n230.out[0] (.names)                                             0.261    25.277
n233.in[1] (.names)                                              1.014    26.291
n233.out[0] (.names)                                             0.261    26.552
n238.in[0] (.names)                                              1.014    27.566
n238.out[0] (.names)                                             0.261    27.827
n239.in[0] (.names)                                              1.014    28.841
n239.out[0] (.names)                                             0.261    29.102
n236.in[0] (.names)                                              1.014    30.116
n236.out[0] (.names)                                             0.261    30.377
n240.in[0] (.names)                                              1.014    31.390
n240.out[0] (.names)                                             0.261    31.651
n241.in[1] (.names)                                              1.014    32.665
n241.out[0] (.names)                                             0.261    32.926
n244.in[0] (.names)                                              1.014    33.940
n244.out[0] (.names)                                             0.261    34.201
n245.in[0] (.names)                                              1.014    35.215
n245.out[0] (.names)                                             0.261    35.476
n246.in[0] (.names)                                              1.014    36.490
n246.out[0] (.names)                                             0.261    36.751
n247.in[0] (.names)                                              1.014    37.765
n247.out[0] (.names)                                             0.261    38.026
n249.in[0] (.names)                                              1.014    39.039
n249.out[0] (.names)                                             0.261    39.300
n235.in[0] (.names)                                              1.014    40.314
n235.out[0] (.names)                                             0.261    40.575
n237.in[0] (.names)                                              1.014    41.589
n237.out[0] (.names)                                             0.261    41.850
n250.in[0] (.names)                                              1.014    42.864
n250.out[0] (.names)                                             0.261    43.125
n251.in[0] (.names)                                              1.014    44.139
n251.out[0] (.names)                                             0.261    44.400
n252.in[0] (.names)                                              1.014    45.413
n252.out[0] (.names)                                             0.261    45.674
n253.in[0] (.names)                                              1.014    46.688
n253.out[0] (.names)                                             0.261    46.949
n254.in[0] (.names)                                              1.014    47.963
n254.out[0] (.names)                                             0.261    48.224
n75.in[1] (.names)                                               1.014    49.238
n75.out[0] (.names)                                              0.261    49.499
n76.D[0] (.latch)                                                1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n76.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 19
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n84.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n220.in[2] (.names)                                              1.014    16.093
n220.out[0] (.names)                                             0.261    16.354
n222.in[1] (.names)                                              1.014    17.367
n222.out[0] (.names)                                             0.261    17.628
n223.in[0] (.names)                                              1.014    18.642
n223.out[0] (.names)                                             0.261    18.903
n226.in[1] (.names)                                              1.014    19.917
n226.out[0] (.names)                                             0.261    20.178
n227.in[1] (.names)                                              1.014    21.192
n227.out[0] (.names)                                             0.261    21.453
n228.in[0] (.names)                                              1.014    22.467
n228.out[0] (.names)                                             0.261    22.728
n229.in[0] (.names)                                              1.014    23.742
n229.out[0] (.names)                                             0.261    24.003
n230.in[0] (.names)                                              1.014    25.016
n230.out[0] (.names)                                             0.261    25.277
n233.in[1] (.names)                                              1.014    26.291
n233.out[0] (.names)                                             0.261    26.552
n238.in[0] (.names)                                              1.014    27.566
n238.out[0] (.names)                                             0.261    27.827
n239.in[0] (.names)                                              1.014    28.841
n239.out[0] (.names)                                             0.261    29.102
n236.in[0] (.names)                                              1.014    30.116
n236.out[0] (.names)                                             0.261    30.377
n240.in[0] (.names)                                              1.014    31.390
n240.out[0] (.names)                                             0.261    31.651
n241.in[1] (.names)                                              1.014    32.665
n241.out[0] (.names)                                             0.261    32.926
n244.in[0] (.names)                                              1.014    33.940
n244.out[0] (.names)                                             0.261    34.201
n245.in[0] (.names)                                              1.014    35.215
n245.out[0] (.names)                                             0.261    35.476
n246.in[0] (.names)                                              1.014    36.490
n246.out[0] (.names)                                             0.261    36.751
n247.in[0] (.names)                                              1.014    37.765
n247.out[0] (.names)                                             0.261    38.026
n249.in[0] (.names)                                              1.014    39.039
n249.out[0] (.names)                                             0.261    39.300
n235.in[0] (.names)                                              1.014    40.314
n235.out[0] (.names)                                             0.261    40.575
n237.in[0] (.names)                                              1.014    41.589
n237.out[0] (.names)                                             0.261    41.850
n250.in[0] (.names)                                              1.014    42.864
n250.out[0] (.names)                                             0.261    43.125
n251.in[0] (.names)                                              1.014    44.139
n251.out[0] (.names)                                             0.261    44.400
n252.in[0] (.names)                                              1.014    45.413
n252.out[0] (.names)                                             0.261    45.674
n253.in[0] (.names)                                              1.014    46.688
n253.out[0] (.names)                                             0.261    46.949
n61.in[0] (.names)                                               1.014    47.963
n61.out[0] (.names)                                              0.261    48.224
n83.in[0] (.names)                                               1.014    49.238
n83.out[0] (.names)                                              0.261    49.499
n84.D[0] (.latch)                                                1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n84.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 20
Startpoint: n570.Q[0] (.latch clocked by pclk)
Endpoint  : n526.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n570.clk[0] (.latch)                                             1.014     1.014
n570.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n536.in[0] (.names)                                              1.014     2.070
n536.out[0] (.names)                                             0.261     2.331
n566.in[0] (.names)                                              1.014     3.344
n566.out[0] (.names)                                             0.261     3.605
n567.in[0] (.names)                                              1.014     4.619
n567.out[0] (.names)                                             0.261     4.880
n571.in[0] (.names)                                              1.014     5.894
n571.out[0] (.names)                                             0.261     6.155
n541.in[0] (.names)                                              1.014     7.169
n541.out[0] (.names)                                             0.261     7.430
n596.in[1] (.names)                                              1.014     8.444
n596.out[0] (.names)                                             0.261     8.705
n610.in[2] (.names)                                              1.014     9.719
n610.out[0] (.names)                                             0.261     9.980
n611.in[0] (.names)                                              1.014    10.993
n611.out[0] (.names)                                             0.261    11.254
n594.in[0] (.names)                                              1.014    12.268
n594.out[0] (.names)                                             0.261    12.529
n612.in[0] (.names)                                              1.014    13.543
n612.out[0] (.names)                                             0.261    13.804
n593.in[1] (.names)                                              1.014    14.818
n593.out[0] (.names)                                             0.261    15.079
n600.in[0] (.names)                                              1.014    16.093
n600.out[0] (.names)                                             0.261    16.354
n602.in[1] (.names)                                              1.014    17.367
n602.out[0] (.names)                                             0.261    17.628
n615.in[0] (.names)                                              1.014    18.642
n615.out[0] (.names)                                             0.261    18.903
n616.in[1] (.names)                                              1.014    19.917
n616.out[0] (.names)                                             0.261    20.178
n618.in[1] (.names)                                              1.014    21.192
n618.out[0] (.names)                                             0.261    21.453
n619.in[1] (.names)                                              1.014    22.467
n619.out[0] (.names)                                             0.261    22.728
n620.in[0] (.names)                                              1.014    23.742
n620.out[0] (.names)                                             0.261    24.003
n621.in[1] (.names)                                              1.014    25.016
n621.out[0] (.names)                                             0.261    25.277
n657.in[2] (.names)                                              1.014    26.291
n657.out[0] (.names)                                             0.261    26.552
n660.in[2] (.names)                                              1.014    27.566
n660.out[0] (.names)                                             0.261    27.827
n539.in[0] (.names)                                              1.014    28.841
n539.out[0] (.names)                                             0.261    29.102
n664.in[1] (.names)                                              1.014    30.116
n664.out[0] (.names)                                             0.261    30.377
n667.in[0] (.names)                                              1.014    31.390
n667.out[0] (.names)                                             0.261    31.651
n668.in[1] (.names)                                              1.014    32.665
n668.out[0] (.names)                                             0.261    32.926
n669.in[0] (.names)                                              1.014    33.940
n669.out[0] (.names)                                             0.261    34.201
n670.in[0] (.names)                                              1.014    35.215
n670.out[0] (.names)                                             0.261    35.476
n671.in[0] (.names)                                              1.014    36.490
n671.out[0] (.names)                                             0.261    36.751
n674.in[0] (.names)                                              1.014    37.765
n674.out[0] (.names)                                             0.261    38.026
n672.in[0] (.names)                                              1.014    39.039
n672.out[0] (.names)                                             0.261    39.300
n673.in[0] (.names)                                              1.014    40.314
n673.out[0] (.names)                                             0.261    40.575
n675.in[1] (.names)                                              1.014    41.589
n675.out[0] (.names)                                             0.261    41.850
n678.in[1] (.names)                                              1.014    42.864
n678.out[0] (.names)                                             0.261    43.125
n680.in[1] (.names)                                              1.014    44.139
n680.out[0] (.names)                                             0.261    44.400
n662.in[0] (.names)                                              1.014    45.413
n662.out[0] (.names)                                             0.261    45.674
n681.in[0] (.names)                                              1.014    46.688
n681.out[0] (.names)                                             0.261    46.949
n524.in[0] (.names)                                              1.014    47.963
n524.out[0] (.names)                                             0.261    48.224
n532.in[0] (.names)                                              1.014    49.238
n532.out[0] (.names)                                             0.261    49.499
n526.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n526.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 21
Startpoint: n683.Q[0] (.latch clocked by pclk)
Endpoint  : n692.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
n683.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n782.in[2] (.names)                                              1.014     2.070
n782.out[0] (.names)                                             0.261     2.331
n785.in[0] (.names)                                              1.014     3.344
n785.out[0] (.names)                                             0.261     3.605
n786.in[0] (.names)                                              1.014     4.619
n786.out[0] (.names)                                             0.261     4.880
n788.in[2] (.names)                                              1.014     5.894
n788.out[0] (.names)                                             0.261     6.155
n781.in[1] (.names)                                              1.014     7.169
n781.out[0] (.names)                                             0.261     7.430
n520.in[0] (.names)                                              1.014     8.444
n520.out[0] (.names)                                             0.261     8.705
n694.in[2] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n745.in[2] (.names)                                              1.014    10.993
n745.out[0] (.names)                                             0.261    11.254
n746.in[0] (.names)                                              1.014    12.268
n746.out[0] (.names)                                             0.261    12.529
n748.in[0] (.names)                                              1.014    13.543
n748.out[0] (.names)                                             0.261    13.804
n749.in[2] (.names)                                              1.014    14.818
n749.out[0] (.names)                                             0.261    15.079
n750.in[1] (.names)                                              1.014    16.093
n750.out[0] (.names)                                             0.261    16.354
n751.in[0] (.names)                                              1.014    17.367
n751.out[0] (.names)                                             0.261    17.628
n753.in[0] (.names)                                              1.014    18.642
n753.out[0] (.names)                                             0.261    18.903
n754.in[1] (.names)                                              1.014    19.917
n754.out[0] (.names)                                             0.261    20.178
n755.in[0] (.names)                                              1.014    21.192
n755.out[0] (.names)                                             0.261    21.453
n756.in[0] (.names)                                              1.014    22.467
n756.out[0] (.names)                                             0.261    22.728
n757.in[1] (.names)                                              1.014    23.742
n757.out[0] (.names)                                             0.261    24.003
n759.in[2] (.names)                                              1.014    25.016
n759.out[0] (.names)                                             0.261    25.277
n761.in[1] (.names)                                              1.014    26.291
n761.out[0] (.names)                                             0.261    26.552
n763.in[1] (.names)                                              1.014    27.566
n763.out[0] (.names)                                             0.261    27.827
n765.in[0] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n789.in[3] (.names)                                              1.014    31.390
n789.out[0] (.names)                                             0.261    31.651
n824.in[0] (.names)                                              1.014    32.665
n824.out[0] (.names)                                             0.261    32.926
n825.in[1] (.names)                                              1.014    33.940
n825.out[0] (.names)                                             0.261    34.201
n828.in[2] (.names)                                              1.014    35.215
n828.out[0] (.names)                                             0.261    35.476
n826.in[1] (.names)                                              1.014    36.490
n826.out[0] (.names)                                             0.261    36.751
n827.in[0] (.names)                                              1.014    37.765
n827.out[0] (.names)                                             0.261    38.026
n771.in[1] (.names)                                              1.014    39.039
n771.out[0] (.names)                                             0.261    39.300
n800.in[0] (.names)                                              1.014    40.314
n800.out[0] (.names)                                             0.261    40.575
n801.in[2] (.names)                                              1.014    41.589
n801.out[0] (.names)                                             0.261    41.850
n689.in[2] (.names)                                              1.014    42.864
n689.out[0] (.names)                                             0.261    43.125
n802.in[2] (.names)                                              1.014    44.139
n802.out[0] (.names)                                             0.261    44.400
n805.in[1] (.names)                                              1.014    45.413
n805.out[0] (.names)                                             0.261    45.674
n807.in[2] (.names)                                              1.014    46.688
n807.out[0] (.names)                                             0.261    46.949
n686.in[0] (.names)                                              1.014    47.963
n686.out[0] (.names)                                             0.261    48.224
n691.in[0] (.names)                                              1.014    49.238
n691.out[0] (.names)                                             0.261    49.499
n692.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n692.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 22
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n66.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n265.in[0] (.names)                                              1.014    16.093
n265.out[0] (.names)                                             0.261    16.354
n259.in[3] (.names)                                              1.014    17.367
n259.out[0] (.names)                                             0.261    17.628
n266.in[1] (.names)                                              1.014    18.642
n266.out[0] (.names)                                             0.261    18.903
n267.in[0] (.names)                                              1.014    19.917
n267.out[0] (.names)                                             0.261    20.178
n269.in[0] (.names)                                              1.014    21.192
n269.out[0] (.names)                                             0.261    21.453
n270.in[0] (.names)                                              1.014    22.467
n270.out[0] (.names)                                             0.261    22.728
n272.in[2] (.names)                                              1.014    23.742
n272.out[0] (.names)                                             0.261    24.003
n273.in[0] (.names)                                              1.014    25.016
n273.out[0] (.names)                                             0.261    25.277
n260.in[0] (.names)                                              1.014    26.291
n260.out[0] (.names)                                             0.261    26.552
n274.in[0] (.names)                                              1.014    27.566
n274.out[0] (.names)                                             0.261    27.827
n277.in[0] (.names)                                              1.014    28.841
n277.out[0] (.names)                                             0.261    29.102
n278.in[2] (.names)                                              1.014    30.116
n278.out[0] (.names)                                             0.261    30.377
n279.in[0] (.names)                                              1.014    31.390
n279.out[0] (.names)                                             0.261    31.651
n281.in[0] (.names)                                              1.014    32.665
n281.out[0] (.names)                                             0.261    32.926
n68.in[0] (.names)                                               1.014    33.940
n68.out[0] (.names)                                              0.261    34.201
n287.in[0] (.names)                                              1.014    35.215
n287.out[0] (.names)                                             0.261    35.476
n288.in[0] (.names)                                              1.014    36.490
n288.out[0] (.names)                                             0.261    36.751
n58.in[2] (.names)                                               1.014    37.765
n58.out[0] (.names)                                              0.261    38.026
n289.in[0] (.names)                                              1.014    39.039
n289.out[0] (.names)                                             0.261    39.300
n290.in[0] (.names)                                              1.014    40.314
n290.out[0] (.names)                                             0.261    40.575
n291.in[0] (.names)                                              1.014    41.589
n291.out[0] (.names)                                             0.261    41.850
n292.in[0] (.names)                                              1.014    42.864
n292.out[0] (.names)                                             0.261    43.125
n293.in[0] (.names)                                              1.014    44.139
n293.out[0] (.names)                                             0.261    44.400
n295.in[0] (.names)                                              1.014    45.413
n295.out[0] (.names)                                             0.261    45.674
n296.in[0] (.names)                                              1.014    46.688
n296.out[0] (.names)                                             0.261    46.949
n55.in[0] (.names)                                               1.014    47.963
n55.out[0] (.names)                                              0.261    48.224
n65.in[0] (.names)                                               1.014    49.238
n65.out[0] (.names)                                              0.261    49.499
n66.D[0] (.latch)                                                1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n66.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 23
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n629.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n706.in[1] (.names)                                              1.014    17.367
n706.out[0] (.names)                                             0.261    17.628
n707.in[0] (.names)                                              1.014    18.642
n707.out[0] (.names)                                             0.261    18.903
n709.in[0] (.names)                                              1.014    19.917
n709.out[0] (.names)                                             0.261    20.178
n714.in[1] (.names)                                              1.014    21.192
n714.out[0] (.names)                                             0.261    21.453
n715.in[0] (.names)                                              1.014    22.467
n715.out[0] (.names)                                             0.261    22.728
n716.in[1] (.names)                                              1.014    23.742
n716.out[0] (.names)                                             0.261    24.003
n717.in[0] (.names)                                              1.014    25.016
n717.out[0] (.names)                                             0.261    25.277
n718.in[0] (.names)                                              1.014    26.291
n718.out[0] (.names)                                             0.261    26.552
n719.in[0] (.names)                                              1.014    27.566
n719.out[0] (.names)                                             0.261    27.827
n721.in[1] (.names)                                              1.014    28.841
n721.out[0] (.names)                                             0.261    29.102
n722.in[0] (.names)                                              1.014    30.116
n722.out[0] (.names)                                             0.261    30.377
n726.in[1] (.names)                                              1.014    31.390
n726.out[0] (.names)                                             0.261    31.651
n727.in[0] (.names)                                              1.014    32.665
n727.out[0] (.names)                                             0.261    32.926
n728.in[0] (.names)                                              1.014    33.940
n728.out[0] (.names)                                             0.261    34.201
n731.in[0] (.names)                                              1.014    35.215
n731.out[0] (.names)                                             0.261    35.476
n733.in[1] (.names)                                              1.014    36.490
n733.out[0] (.names)                                             0.261    36.751
n734.in[0] (.names)                                              1.014    37.765
n734.out[0] (.names)                                             0.261    38.026
n735.in[1] (.names)                                              1.014    39.039
n735.out[0] (.names)                                             0.261    39.300
n737.in[3] (.names)                                              1.014    40.314
n737.out[0] (.names)                                             0.261    40.575
n740.in[2] (.names)                                              1.014    41.589
n740.out[0] (.names)                                             0.261    41.850
n741.in[0] (.names)                                              1.014    42.864
n741.out[0] (.names)                                             0.261    43.125
n742.in[0] (.names)                                              1.014    44.139
n742.out[0] (.names)                                             0.261    44.400
n684.in[0] (.names)                                              1.014    45.413
n684.out[0] (.names)                                             0.261    45.674
n743.in[0] (.names)                                              1.014    46.688
n743.out[0] (.names)                                             0.261    46.949
n682.in[1] (.names)                                              1.014    47.963
n682.out[0] (.names)                                             0.261    48.224
n688.in[0] (.names)                                              1.014    49.238
n688.out[0] (.names)                                             0.261    49.499
n629.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n629.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 24
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n903.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n907.in[2] (.names)                                              1.014    17.367
n907.out[0] (.names)                                             0.261    17.628
n918.in[0] (.names)                                              1.014    18.642
n918.out[0] (.names)                                             0.261    18.903
n857.in[0] (.names)                                              1.014    19.917
n857.out[0] (.names)                                             0.261    20.178
n1003.in[2] (.names)                                             1.014    21.192
n1003.out[0] (.names)                                            0.261    21.453
n1004.in[1] (.names)                                             1.014    22.467
n1004.out[0] (.names)                                            0.261    22.728
n1007.in[1] (.names)                                             1.014    23.742
n1007.out[0] (.names)                                            0.261    24.003
n1009.in[1] (.names)                                             1.014    25.016
n1009.out[0] (.names)                                            0.261    25.277
n1010.in[1] (.names)                                             1.014    26.291
n1010.out[0] (.names)                                            0.261    26.552
n1012.in[0] (.names)                                             1.014    27.566
n1012.out[0] (.names)                                            0.261    27.827
n1013.in[0] (.names)                                             1.014    28.841
n1013.out[0] (.names)                                            0.261    29.102
n1014.in[1] (.names)                                             1.014    30.116
n1014.out[0] (.names)                                            0.261    30.377
n1016.in[0] (.names)                                             1.014    31.390
n1016.out[0] (.names)                                            0.261    31.651
n1017.in[0] (.names)                                             1.014    32.665
n1017.out[0] (.names)                                            0.261    32.926
n1018.in[0] (.names)                                             1.014    33.940
n1018.out[0] (.names)                                            0.261    34.201
n1020.in[0] (.names)                                             1.014    35.215
n1020.out[0] (.names)                                            0.261    35.476
n1021.in[0] (.names)                                             1.014    36.490
n1021.out[0] (.names)                                            0.261    36.751
n1022.in[0] (.names)                                             1.014    37.765
n1022.out[0] (.names)                                            0.261    38.026
n904.in[0] (.names)                                              1.014    39.039
n904.out[0] (.names)                                             0.261    39.300
n1023.in[1] (.names)                                             1.014    40.314
n1023.out[0] (.names)                                            0.261    40.575
n1024.in[0] (.names)                                             1.014    41.589
n1024.out[0] (.names)                                            0.261    41.850
n1025.in[1] (.names)                                             1.014    42.864
n1025.out[0] (.names)                                            0.261    43.125
n1026.in[0] (.names)                                             1.014    44.139
n1026.out[0] (.names)                                            0.261    44.400
n1027.in[0] (.names)                                             1.014    45.413
n1027.out[0] (.names)                                            0.261    45.674
n1028.in[1] (.names)                                             1.014    46.688
n1028.out[0] (.names)                                            0.261    46.949
n1029.in[0] (.names)                                             1.014    47.963
n1029.out[0] (.names)                                            0.261    48.224
n902.in[0] (.names)                                              1.014    49.238
n902.out[0] (.names)                                             0.261    49.499
n903.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n903.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 25
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n598.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n576.in[2] (.names)                                              1.014     2.070
n576.out[0] (.names)                                             0.261     2.331
n577.in[0] (.names)                                              1.014     3.344
n577.out[0] (.names)                                             0.261     3.605
n578.in[1] (.names)                                              1.014     4.619
n578.out[0] (.names)                                             0.261     4.880
n579.in[0] (.names)                                              1.014     5.894
n579.out[0] (.names)                                             0.261     6.155
n580.in[1] (.names)                                              1.014     7.169
n580.out[0] (.names)                                             0.261     7.430
n581.in[1] (.names)                                              1.014     8.444
n581.out[0] (.names)                                             0.261     8.705
n583.in[0] (.names)                                              1.014     9.719
n583.out[0] (.names)                                             0.261     9.980
n587.in[1] (.names)                                              1.014    10.993
n587.out[0] (.names)                                             0.261    11.254
n589.in[0] (.names)                                              1.014    12.268
n589.out[0] (.names)                                             0.261    12.529
n582.in[0] (.names)                                              1.014    13.543
n582.out[0] (.names)                                             0.261    13.804
n591.in[0] (.names)                                              1.014    14.818
n591.out[0] (.names)                                             0.261    15.079
n628.in[1] (.names)                                              1.014    16.093
n628.out[0] (.names)                                             0.261    16.354
n630.in[1] (.names)                                              1.014    17.367
n630.out[0] (.names)                                             0.261    17.628
n632.in[1] (.names)                                              1.014    18.642
n632.out[0] (.names)                                             0.261    18.903
n633.in[0] (.names)                                              1.014    19.917
n633.out[0] (.names)                                             0.261    20.178
n625.in[0] (.names)                                              1.014    21.192
n625.out[0] (.names)                                             0.261    21.453
n626.in[0] (.names)                                              1.014    22.467
n626.out[0] (.names)                                             0.261    22.728
n634.in[1] (.names)                                              1.014    23.742
n634.out[0] (.names)                                             0.261    24.003
n636.in[0] (.names)                                              1.014    25.016
n636.out[0] (.names)                                             0.261    25.277
n637.in[0] (.names)                                              1.014    26.291
n637.out[0] (.names)                                             0.261    26.552
n638.in[2] (.names)                                              1.014    27.566
n638.out[0] (.names)                                             0.261    27.827
n639.in[0] (.names)                                              1.014    28.841
n639.out[0] (.names)                                             0.261    29.102
n640.in[0] (.names)                                              1.014    30.116
n640.out[0] (.names)                                             0.261    30.377
n642.in[0] (.names)                                              1.014    31.390
n642.out[0] (.names)                                             0.261    31.651
n643.in[0] (.names)                                              1.014    32.665
n643.out[0] (.names)                                             0.261    32.926
n644.in[0] (.names)                                              1.014    33.940
n644.out[0] (.names)                                             0.261    34.201
n645.in[0] (.names)                                              1.014    35.215
n645.out[0] (.names)                                             0.261    35.476
n624.in[1] (.names)                                              1.014    36.490
n624.out[0] (.names)                                             0.261    36.751
n646.in[1] (.names)                                              1.014    37.765
n646.out[0] (.names)                                             0.261    38.026
n647.in[0] (.names)                                              1.014    39.039
n647.out[0] (.names)                                             0.261    39.300
n650.in[0] (.names)                                              1.014    40.314
n650.out[0] (.names)                                             0.261    40.575
n652.in[0] (.names)                                              1.014    41.589
n652.out[0] (.names)                                             0.261    41.850
n654.in[1] (.names)                                              1.014    42.864
n654.out[0] (.names)                                             0.261    43.125
n655.in[1] (.names)                                              1.014    44.139
n655.out[0] (.names)                                             0.261    44.400
n623.in[0] (.names)                                              1.014    45.413
n623.out[0] (.names)                                             0.261    45.674
n656.in[1] (.names)                                              1.014    46.688
n656.out[0] (.names)                                             0.261    46.949
n597.in[0] (.names)                                              1.014    47.963
n597.out[0] (.names)                                             0.261    48.224
n598.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n598.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 26
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n303.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n487.in[0] (.names)                                              1.014    27.566
n487.out[0] (.names)                                             0.261    27.827
n420.in[0] (.names)                                              1.014    28.841
n420.out[0] (.names)                                             0.261    29.102
n421.in[1] (.names)                                              1.014    30.116
n421.out[0] (.names)                                             0.261    30.377
n425.in[2] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n427.in[0] (.names)                                              1.014    32.665
n427.out[0] (.names)                                             0.261    32.926
n422.in[1] (.names)                                              1.014    33.940
n422.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n385.in[1] (.names)                                              1.014    36.490
n385.out[0] (.names)                                             0.261    36.751
n386.in[1] (.names)                                              1.014    37.765
n386.out[0] (.names)                                             0.261    38.026
n382.in[2] (.names)                                              1.014    39.039
n382.out[0] (.names)                                             0.261    39.300
n388.in[0] (.names)                                              1.014    40.314
n388.out[0] (.names)                                             0.261    40.575
n389.in[0] (.names)                                              1.014    41.589
n389.out[0] (.names)                                             0.261    41.850
n391.in[1] (.names)                                              1.014    42.864
n391.out[0] (.names)                                             0.261    43.125
n392.in[1] (.names)                                              1.014    44.139
n392.out[0] (.names)                                             0.261    44.400
n393.in[0] (.names)                                              1.014    45.413
n393.out[0] (.names)                                             0.261    45.674
n52.in[0] (.names)                                               1.014    46.688
n52.out[0] (.names)                                              0.261    46.949
n302.in[0] (.names)                                              1.014    47.963
n302.out[0] (.names)                                             0.261    48.224
n303.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n303.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 27
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n62.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n220.in[2] (.names)                                              1.014    16.093
n220.out[0] (.names)                                             0.261    16.354
n222.in[1] (.names)                                              1.014    17.367
n222.out[0] (.names)                                             0.261    17.628
n223.in[0] (.names)                                              1.014    18.642
n223.out[0] (.names)                                             0.261    18.903
n226.in[1] (.names)                                              1.014    19.917
n226.out[0] (.names)                                             0.261    20.178
n227.in[1] (.names)                                              1.014    21.192
n227.out[0] (.names)                                             0.261    21.453
n228.in[0] (.names)                                              1.014    22.467
n228.out[0] (.names)                                             0.261    22.728
n229.in[0] (.names)                                              1.014    23.742
n229.out[0] (.names)                                             0.261    24.003
n230.in[0] (.names)                                              1.014    25.016
n230.out[0] (.names)                                             0.261    25.277
n233.in[1] (.names)                                              1.014    26.291
n233.out[0] (.names)                                             0.261    26.552
n238.in[0] (.names)                                              1.014    27.566
n238.out[0] (.names)                                             0.261    27.827
n239.in[0] (.names)                                              1.014    28.841
n239.out[0] (.names)                                             0.261    29.102
n236.in[0] (.names)                                              1.014    30.116
n236.out[0] (.names)                                             0.261    30.377
n240.in[0] (.names)                                              1.014    31.390
n240.out[0] (.names)                                             0.261    31.651
n241.in[1] (.names)                                              1.014    32.665
n241.out[0] (.names)                                             0.261    32.926
n244.in[0] (.names)                                              1.014    33.940
n244.out[0] (.names)                                             0.261    34.201
n245.in[0] (.names)                                              1.014    35.215
n245.out[0] (.names)                                             0.261    35.476
n246.in[0] (.names)                                              1.014    36.490
n246.out[0] (.names)                                             0.261    36.751
n247.in[0] (.names)                                              1.014    37.765
n247.out[0] (.names)                                             0.261    38.026
n249.in[0] (.names)                                              1.014    39.039
n249.out[0] (.names)                                             0.261    39.300
n235.in[0] (.names)                                              1.014    40.314
n235.out[0] (.names)                                             0.261    40.575
n237.in[0] (.names)                                              1.014    41.589
n237.out[0] (.names)                                             0.261    41.850
n250.in[0] (.names)                                              1.014    42.864
n250.out[0] (.names)                                             0.261    43.125
n251.in[0] (.names)                                              1.014    44.139
n251.out[0] (.names)                                             0.261    44.400
n252.in[0] (.names)                                              1.014    45.413
n252.out[0] (.names)                                             0.261    45.674
n253.in[0] (.names)                                              1.014    46.688
n253.out[0] (.names)                                             0.261    46.949
n61.in[0] (.names)                                               1.014    47.963
n61.out[0] (.names)                                              0.261    48.224
n62.D[0] (.latch)                                                1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n62.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 28
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n37.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n265.in[0] (.names)                                              1.014    16.093
n265.out[0] (.names)                                             0.261    16.354
n259.in[3] (.names)                                              1.014    17.367
n259.out[0] (.names)                                             0.261    17.628
n266.in[1] (.names)                                              1.014    18.642
n266.out[0] (.names)                                             0.261    18.903
n267.in[0] (.names)                                              1.014    19.917
n267.out[0] (.names)                                             0.261    20.178
n269.in[0] (.names)                                              1.014    21.192
n269.out[0] (.names)                                             0.261    21.453
n270.in[0] (.names)                                              1.014    22.467
n270.out[0] (.names)                                             0.261    22.728
n272.in[2] (.names)                                              1.014    23.742
n272.out[0] (.names)                                             0.261    24.003
n273.in[0] (.names)                                              1.014    25.016
n273.out[0] (.names)                                             0.261    25.277
n260.in[0] (.names)                                              1.014    26.291
n260.out[0] (.names)                                             0.261    26.552
n274.in[0] (.names)                                              1.014    27.566
n274.out[0] (.names)                                             0.261    27.827
n277.in[0] (.names)                                              1.014    28.841
n277.out[0] (.names)                                             0.261    29.102
n278.in[2] (.names)                                              1.014    30.116
n278.out[0] (.names)                                             0.261    30.377
n279.in[0] (.names)                                              1.014    31.390
n279.out[0] (.names)                                             0.261    31.651
n281.in[0] (.names)                                              1.014    32.665
n281.out[0] (.names)                                             0.261    32.926
n68.in[0] (.names)                                               1.014    33.940
n68.out[0] (.names)                                              0.261    34.201
n287.in[0] (.names)                                              1.014    35.215
n287.out[0] (.names)                                             0.261    35.476
n288.in[0] (.names)                                              1.014    36.490
n288.out[0] (.names)                                             0.261    36.751
n58.in[2] (.names)                                               1.014    37.765
n58.out[0] (.names)                                              0.261    38.026
n289.in[0] (.names)                                              1.014    39.039
n289.out[0] (.names)                                             0.261    39.300
n290.in[0] (.names)                                              1.014    40.314
n290.out[0] (.names)                                             0.261    40.575
n291.in[0] (.names)                                              1.014    41.589
n291.out[0] (.names)                                             0.261    41.850
n292.in[0] (.names)                                              1.014    42.864
n292.out[0] (.names)                                             0.261    43.125
n293.in[0] (.names)                                              1.014    44.139
n293.out[0] (.names)                                             0.261    44.400
n295.in[0] (.names)                                              1.014    45.413
n295.out[0] (.names)                                             0.261    45.674
n296.in[0] (.names)                                              1.014    46.688
n296.out[0] (.names)                                             0.261    46.949
n55.in[0] (.names)                                               1.014    47.963
n55.out[0] (.names)                                              0.261    48.224
n37.D[0] (.latch)                                                1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n37.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 29
Startpoint: n570.Q[0] (.latch clocked by pclk)
Endpoint  : n519.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n570.clk[0] (.latch)                                             1.014     1.014
n570.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n536.in[0] (.names)                                              1.014     2.070
n536.out[0] (.names)                                             0.261     2.331
n566.in[0] (.names)                                              1.014     3.344
n566.out[0] (.names)                                             0.261     3.605
n567.in[0] (.names)                                              1.014     4.619
n567.out[0] (.names)                                             0.261     4.880
n571.in[0] (.names)                                              1.014     5.894
n571.out[0] (.names)                                             0.261     6.155
n541.in[0] (.names)                                              1.014     7.169
n541.out[0] (.names)                                             0.261     7.430
n596.in[1] (.names)                                              1.014     8.444
n596.out[0] (.names)                                             0.261     8.705
n610.in[2] (.names)                                              1.014     9.719
n610.out[0] (.names)                                             0.261     9.980
n611.in[0] (.names)                                              1.014    10.993
n611.out[0] (.names)                                             0.261    11.254
n594.in[0] (.names)                                              1.014    12.268
n594.out[0] (.names)                                             0.261    12.529
n612.in[0] (.names)                                              1.014    13.543
n612.out[0] (.names)                                             0.261    13.804
n593.in[1] (.names)                                              1.014    14.818
n593.out[0] (.names)                                             0.261    15.079
n600.in[0] (.names)                                              1.014    16.093
n600.out[0] (.names)                                             0.261    16.354
n602.in[1] (.names)                                              1.014    17.367
n602.out[0] (.names)                                             0.261    17.628
n615.in[0] (.names)                                              1.014    18.642
n615.out[0] (.names)                                             0.261    18.903
n616.in[1] (.names)                                              1.014    19.917
n616.out[0] (.names)                                             0.261    20.178
n618.in[1] (.names)                                              1.014    21.192
n618.out[0] (.names)                                             0.261    21.453
n619.in[1] (.names)                                              1.014    22.467
n619.out[0] (.names)                                             0.261    22.728
n620.in[0] (.names)                                              1.014    23.742
n620.out[0] (.names)                                             0.261    24.003
n621.in[1] (.names)                                              1.014    25.016
n621.out[0] (.names)                                             0.261    25.277
n657.in[2] (.names)                                              1.014    26.291
n657.out[0] (.names)                                             0.261    26.552
n660.in[2] (.names)                                              1.014    27.566
n660.out[0] (.names)                                             0.261    27.827
n539.in[0] (.names)                                              1.014    28.841
n539.out[0] (.names)                                             0.261    29.102
n664.in[1] (.names)                                              1.014    30.116
n664.out[0] (.names)                                             0.261    30.377
n667.in[0] (.names)                                              1.014    31.390
n667.out[0] (.names)                                             0.261    31.651
n668.in[1] (.names)                                              1.014    32.665
n668.out[0] (.names)                                             0.261    32.926
n669.in[0] (.names)                                              1.014    33.940
n669.out[0] (.names)                                             0.261    34.201
n670.in[0] (.names)                                              1.014    35.215
n670.out[0] (.names)                                             0.261    35.476
n671.in[0] (.names)                                              1.014    36.490
n671.out[0] (.names)                                             0.261    36.751
n674.in[0] (.names)                                              1.014    37.765
n674.out[0] (.names)                                             0.261    38.026
n676.in[0] (.names)                                              1.014    39.039
n676.out[0] (.names)                                             0.261    39.300
n677.in[0] (.names)                                              1.014    40.314
n677.out[0] (.names)                                             0.261    40.575
n537.in[0] (.names)                                              1.014    41.589
n537.out[0] (.names)                                             0.261    41.850
n529.in[2] (.names)                                              1.014    42.864
n529.out[0] (.names)                                             0.261    43.125
n556.in[1] (.names)                                              1.014    44.139
n556.out[0] (.names)                                             0.261    44.400
n560.in[1] (.names)                                              1.014    45.413
n560.out[0] (.names)                                             0.261    45.674
n564.in[0] (.names)                                              1.014    46.688
n564.out[0] (.names)                                             0.261    46.949
n518.in[1] (.names)                                              1.014    47.963
n518.out[0] (.names)                                             0.261    48.224
n519.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n519.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 30
Startpoint: n683.Q[0] (.latch clocked by pclk)
Endpoint  : n687.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
n683.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n782.in[2] (.names)                                              1.014     2.070
n782.out[0] (.names)                                             0.261     2.331
n785.in[0] (.names)                                              1.014     3.344
n785.out[0] (.names)                                             0.261     3.605
n786.in[0] (.names)                                              1.014     4.619
n786.out[0] (.names)                                             0.261     4.880
n788.in[2] (.names)                                              1.014     5.894
n788.out[0] (.names)                                             0.261     6.155
n781.in[1] (.names)                                              1.014     7.169
n781.out[0] (.names)                                             0.261     7.430
n520.in[0] (.names)                                              1.014     8.444
n520.out[0] (.names)                                             0.261     8.705
n694.in[2] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n745.in[2] (.names)                                              1.014    10.993
n745.out[0] (.names)                                             0.261    11.254
n746.in[0] (.names)                                              1.014    12.268
n746.out[0] (.names)                                             0.261    12.529
n748.in[0] (.names)                                              1.014    13.543
n748.out[0] (.names)                                             0.261    13.804
n749.in[2] (.names)                                              1.014    14.818
n749.out[0] (.names)                                             0.261    15.079
n750.in[1] (.names)                                              1.014    16.093
n750.out[0] (.names)                                             0.261    16.354
n751.in[0] (.names)                                              1.014    17.367
n751.out[0] (.names)                                             0.261    17.628
n753.in[0] (.names)                                              1.014    18.642
n753.out[0] (.names)                                             0.261    18.903
n754.in[1] (.names)                                              1.014    19.917
n754.out[0] (.names)                                             0.261    20.178
n755.in[0] (.names)                                              1.014    21.192
n755.out[0] (.names)                                             0.261    21.453
n756.in[0] (.names)                                              1.014    22.467
n756.out[0] (.names)                                             0.261    22.728
n757.in[1] (.names)                                              1.014    23.742
n757.out[0] (.names)                                             0.261    24.003
n759.in[2] (.names)                                              1.014    25.016
n759.out[0] (.names)                                             0.261    25.277
n761.in[1] (.names)                                              1.014    26.291
n761.out[0] (.names)                                             0.261    26.552
n763.in[1] (.names)                                              1.014    27.566
n763.out[0] (.names)                                             0.261    27.827
n765.in[0] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n789.in[3] (.names)                                              1.014    31.390
n789.out[0] (.names)                                             0.261    31.651
n824.in[0] (.names)                                              1.014    32.665
n824.out[0] (.names)                                             0.261    32.926
n825.in[1] (.names)                                              1.014    33.940
n825.out[0] (.names)                                             0.261    34.201
n828.in[2] (.names)                                              1.014    35.215
n828.out[0] (.names)                                             0.261    35.476
n826.in[1] (.names)                                              1.014    36.490
n826.out[0] (.names)                                             0.261    36.751
n827.in[0] (.names)                                              1.014    37.765
n827.out[0] (.names)                                             0.261    38.026
n771.in[1] (.names)                                              1.014    39.039
n771.out[0] (.names)                                             0.261    39.300
n800.in[0] (.names)                                              1.014    40.314
n800.out[0] (.names)                                             0.261    40.575
n801.in[2] (.names)                                              1.014    41.589
n801.out[0] (.names)                                             0.261    41.850
n689.in[2] (.names)                                              1.014    42.864
n689.out[0] (.names)                                             0.261    43.125
n802.in[2] (.names)                                              1.014    44.139
n802.out[0] (.names)                                             0.261    44.400
n805.in[1] (.names)                                              1.014    45.413
n805.out[0] (.names)                                             0.261    45.674
n807.in[2] (.names)                                              1.014    46.688
n807.out[0] (.names)                                             0.261    46.949
n686.in[0] (.names)                                              1.014    47.963
n686.out[0] (.names)                                             0.261    48.224
n687.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n687.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 31
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n683.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n706.in[1] (.names)                                              1.014    17.367
n706.out[0] (.names)                                             0.261    17.628
n707.in[0] (.names)                                              1.014    18.642
n707.out[0] (.names)                                             0.261    18.903
n709.in[0] (.names)                                              1.014    19.917
n709.out[0] (.names)                                             0.261    20.178
n714.in[1] (.names)                                              1.014    21.192
n714.out[0] (.names)                                             0.261    21.453
n715.in[0] (.names)                                              1.014    22.467
n715.out[0] (.names)                                             0.261    22.728
n716.in[1] (.names)                                              1.014    23.742
n716.out[0] (.names)                                             0.261    24.003
n717.in[0] (.names)                                              1.014    25.016
n717.out[0] (.names)                                             0.261    25.277
n718.in[0] (.names)                                              1.014    26.291
n718.out[0] (.names)                                             0.261    26.552
n719.in[0] (.names)                                              1.014    27.566
n719.out[0] (.names)                                             0.261    27.827
n721.in[1] (.names)                                              1.014    28.841
n721.out[0] (.names)                                             0.261    29.102
n722.in[0] (.names)                                              1.014    30.116
n722.out[0] (.names)                                             0.261    30.377
n726.in[1] (.names)                                              1.014    31.390
n726.out[0] (.names)                                             0.261    31.651
n727.in[0] (.names)                                              1.014    32.665
n727.out[0] (.names)                                             0.261    32.926
n728.in[0] (.names)                                              1.014    33.940
n728.out[0] (.names)                                             0.261    34.201
n731.in[0] (.names)                                              1.014    35.215
n731.out[0] (.names)                                             0.261    35.476
n733.in[1] (.names)                                              1.014    36.490
n733.out[0] (.names)                                             0.261    36.751
n734.in[0] (.names)                                              1.014    37.765
n734.out[0] (.names)                                             0.261    38.026
n735.in[1] (.names)                                              1.014    39.039
n735.out[0] (.names)                                             0.261    39.300
n737.in[3] (.names)                                              1.014    40.314
n737.out[0] (.names)                                             0.261    40.575
n740.in[2] (.names)                                              1.014    41.589
n740.out[0] (.names)                                             0.261    41.850
n741.in[0] (.names)                                              1.014    42.864
n741.out[0] (.names)                                             0.261    43.125
n742.in[0] (.names)                                              1.014    44.139
n742.out[0] (.names)                                             0.261    44.400
n684.in[0] (.names)                                              1.014    45.413
n684.out[0] (.names)                                             0.261    45.674
n743.in[0] (.names)                                              1.014    46.688
n743.out[0] (.names)                                             0.261    46.949
n682.in[1] (.names)                                              1.014    47.963
n682.out[0] (.names)                                             0.261    48.224
n683.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 32
Startpoint: n570.Q[0] (.latch clocked by pclk)
Endpoint  : n525.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n570.clk[0] (.latch)                                             1.014     1.014
n570.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n536.in[0] (.names)                                              1.014     2.070
n536.out[0] (.names)                                             0.261     2.331
n566.in[0] (.names)                                              1.014     3.344
n566.out[0] (.names)                                             0.261     3.605
n567.in[0] (.names)                                              1.014     4.619
n567.out[0] (.names)                                             0.261     4.880
n571.in[0] (.names)                                              1.014     5.894
n571.out[0] (.names)                                             0.261     6.155
n541.in[0] (.names)                                              1.014     7.169
n541.out[0] (.names)                                             0.261     7.430
n596.in[1] (.names)                                              1.014     8.444
n596.out[0] (.names)                                             0.261     8.705
n610.in[2] (.names)                                              1.014     9.719
n610.out[0] (.names)                                             0.261     9.980
n611.in[0] (.names)                                              1.014    10.993
n611.out[0] (.names)                                             0.261    11.254
n594.in[0] (.names)                                              1.014    12.268
n594.out[0] (.names)                                             0.261    12.529
n612.in[0] (.names)                                              1.014    13.543
n612.out[0] (.names)                                             0.261    13.804
n593.in[1] (.names)                                              1.014    14.818
n593.out[0] (.names)                                             0.261    15.079
n600.in[0] (.names)                                              1.014    16.093
n600.out[0] (.names)                                             0.261    16.354
n602.in[1] (.names)                                              1.014    17.367
n602.out[0] (.names)                                             0.261    17.628
n615.in[0] (.names)                                              1.014    18.642
n615.out[0] (.names)                                             0.261    18.903
n616.in[1] (.names)                                              1.014    19.917
n616.out[0] (.names)                                             0.261    20.178
n618.in[1] (.names)                                              1.014    21.192
n618.out[0] (.names)                                             0.261    21.453
n619.in[1] (.names)                                              1.014    22.467
n619.out[0] (.names)                                             0.261    22.728
n620.in[0] (.names)                                              1.014    23.742
n620.out[0] (.names)                                             0.261    24.003
n621.in[1] (.names)                                              1.014    25.016
n621.out[0] (.names)                                             0.261    25.277
n657.in[2] (.names)                                              1.014    26.291
n657.out[0] (.names)                                             0.261    26.552
n660.in[2] (.names)                                              1.014    27.566
n660.out[0] (.names)                                             0.261    27.827
n539.in[0] (.names)                                              1.014    28.841
n539.out[0] (.names)                                             0.261    29.102
n664.in[1] (.names)                                              1.014    30.116
n664.out[0] (.names)                                             0.261    30.377
n667.in[0] (.names)                                              1.014    31.390
n667.out[0] (.names)                                             0.261    31.651
n668.in[1] (.names)                                              1.014    32.665
n668.out[0] (.names)                                             0.261    32.926
n669.in[0] (.names)                                              1.014    33.940
n669.out[0] (.names)                                             0.261    34.201
n670.in[0] (.names)                                              1.014    35.215
n670.out[0] (.names)                                             0.261    35.476
n671.in[0] (.names)                                              1.014    36.490
n671.out[0] (.names)                                             0.261    36.751
n674.in[0] (.names)                                              1.014    37.765
n674.out[0] (.names)                                             0.261    38.026
n672.in[0] (.names)                                              1.014    39.039
n672.out[0] (.names)                                             0.261    39.300
n673.in[0] (.names)                                              1.014    40.314
n673.out[0] (.names)                                             0.261    40.575
n675.in[1] (.names)                                              1.014    41.589
n675.out[0] (.names)                                             0.261    41.850
n678.in[1] (.names)                                              1.014    42.864
n678.out[0] (.names)                                             0.261    43.125
n680.in[1] (.names)                                              1.014    44.139
n680.out[0] (.names)                                             0.261    44.400
n662.in[0] (.names)                                              1.014    45.413
n662.out[0] (.names)                                             0.261    45.674
n681.in[0] (.names)                                              1.014    46.688
n681.out[0] (.names)                                             0.261    46.949
n524.in[0] (.names)                                              1.014    47.963
n524.out[0] (.names)                                             0.261    48.224
n525.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n525.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 33
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n1043.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n881.in[1] (.names)                                              1.014     8.444
n881.out[0] (.names)                                             0.261     8.705
n884.in[0] (.names)                                              1.014     9.719
n884.out[0] (.names)                                             0.261     9.980
n885.in[1] (.names)                                              1.014    10.993
n885.out[0] (.names)                                             0.261    11.254
n887.in[1] (.names)                                              1.014    12.268
n887.out[0] (.names)                                             0.261    12.529
n888.in[0] (.names)                                              1.014    13.543
n888.out[0] (.names)                                             0.261    13.804
n867.in[0] (.names)                                              1.014    14.818
n867.out[0] (.names)                                             0.261    15.079
n891.in[1] (.names)                                              1.014    16.093
n891.out[0] (.names)                                             0.261    16.354
n889.in[0] (.names)                                              1.014    17.367
n889.out[0] (.names)                                             0.261    17.628
n890.in[0] (.names)                                              1.014    18.642
n890.out[0] (.names)                                             0.261    18.903
n893.in[1] (.names)                                              1.014    19.917
n893.out[0] (.names)                                             0.261    20.178
n894.in[0] (.names)                                              1.014    21.192
n894.out[0] (.names)                                             0.261    21.453
n898.in[1] (.names)                                              1.014    22.467
n898.out[0] (.names)                                             0.261    22.728
n896.in[0] (.names)                                              1.014    23.742
n896.out[0] (.names)                                             0.261    24.003
n897.in[0] (.names)                                              1.014    25.016
n897.out[0] (.names)                                             0.261    25.277
n899.in[1] (.names)                                              1.014    26.291
n899.out[0] (.names)                                             0.261    26.552
n835.in[0] (.names)                                              1.014    27.566
n835.out[0] (.names)                                             0.261    27.827
n859.in[1] (.names)                                              1.014    28.841
n859.out[0] (.names)                                             0.261    29.102
n860.in[0] (.names)                                              1.014    30.116
n860.out[0] (.names)                                             0.261    30.377
n863.in[0] (.names)                                              1.014    31.390
n863.out[0] (.names)                                             0.261    31.651
n842.in[1] (.names)                                              1.014    32.665
n842.out[0] (.names)                                             0.261    32.926
n844.in[0] (.names)                                              1.014    33.940
n844.out[0] (.names)                                             0.261    34.201
n845.in[0] (.names)                                              1.014    35.215
n845.out[0] (.names)                                             0.261    35.476
n846.in[0] (.names)                                              1.014    36.490
n846.out[0] (.names)                                             0.261    36.751
n847.in[0] (.names)                                              1.014    37.765
n847.out[0] (.names)                                             0.261    38.026
n848.in[1] (.names)                                              1.014    39.039
n848.out[0] (.names)                                             0.261    39.300
n849.in[1] (.names)                                              1.014    40.314
n849.out[0] (.names)                                             0.261    40.575
n851.in[1] (.names)                                              1.014    41.589
n851.out[0] (.names)                                             0.261    41.850
n852.in[0] (.names)                                              1.014    42.864
n852.out[0] (.names)                                             0.261    43.125
n853.in[0] (.names)                                              1.014    44.139
n853.out[0] (.names)                                             0.261    44.400
n514.in[1] (.names)                                              1.014    45.413
n514.out[0] (.names)                                             0.261    45.674
n855.in[0] (.names)                                              1.014    46.688
n855.out[0] (.names)                                             0.261    46.949
n1043.D[0] (.latch)                                              1.014    47.963
data arrival time                                                         47.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1043.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -47.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.015


#Path 34
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n41.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n487.in[0] (.names)                                              1.014    27.566
n487.out[0] (.names)                                             0.261    27.827
n420.in[0] (.names)                                              1.014    28.841
n420.out[0] (.names)                                             0.261    29.102
n421.in[1] (.names)                                              1.014    30.116
n421.out[0] (.names)                                             0.261    30.377
n425.in[2] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n427.in[0] (.names)                                              1.014    32.665
n427.out[0] (.names)                                             0.261    32.926
n422.in[1] (.names)                                              1.014    33.940
n422.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n385.in[1] (.names)                                              1.014    36.490
n385.out[0] (.names)                                             0.261    36.751
n386.in[1] (.names)                                              1.014    37.765
n386.out[0] (.names)                                             0.261    38.026
n382.in[2] (.names)                                              1.014    39.039
n382.out[0] (.names)                                             0.261    39.300
n388.in[0] (.names)                                              1.014    40.314
n388.out[0] (.names)                                             0.261    40.575
n389.in[0] (.names)                                              1.014    41.589
n389.out[0] (.names)                                             0.261    41.850
n391.in[1] (.names)                                              1.014    42.864
n391.out[0] (.names)                                             0.261    43.125
n392.in[1] (.names)                                              1.014    44.139
n392.out[0] (.names)                                             0.261    44.400
n393.in[0] (.names)                                              1.014    45.413
n393.out[0] (.names)                                             0.261    45.674
n52.in[0] (.names)                                               1.014    46.688
n52.out[0] (.names)                                              0.261    46.949
n41.D[0] (.latch)                                                1.014    47.963
data arrival time                                                         47.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n41.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -47.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.015


#Path 35
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n224.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n220.in[2] (.names)                                              1.014    16.093
n220.out[0] (.names)                                             0.261    16.354
n222.in[1] (.names)                                              1.014    17.367
n222.out[0] (.names)                                             0.261    17.628
n223.in[0] (.names)                                              1.014    18.642
n223.out[0] (.names)                                             0.261    18.903
n226.in[1] (.names)                                              1.014    19.917
n226.out[0] (.names)                                             0.261    20.178
n227.in[1] (.names)                                              1.014    21.192
n227.out[0] (.names)                                             0.261    21.453
n228.in[0] (.names)                                              1.014    22.467
n228.out[0] (.names)                                             0.261    22.728
n229.in[0] (.names)                                              1.014    23.742
n229.out[0] (.names)                                             0.261    24.003
n230.in[0] (.names)                                              1.014    25.016
n230.out[0] (.names)                                             0.261    25.277
n233.in[1] (.names)                                              1.014    26.291
n233.out[0] (.names)                                             0.261    26.552
n238.in[0] (.names)                                              1.014    27.566
n238.out[0] (.names)                                             0.261    27.827
n239.in[0] (.names)                                              1.014    28.841
n239.out[0] (.names)                                             0.261    29.102
n236.in[0] (.names)                                              1.014    30.116
n236.out[0] (.names)                                             0.261    30.377
n240.in[0] (.names)                                              1.014    31.390
n240.out[0] (.names)                                             0.261    31.651
n241.in[1] (.names)                                              1.014    32.665
n241.out[0] (.names)                                             0.261    32.926
n244.in[0] (.names)                                              1.014    33.940
n244.out[0] (.names)                                             0.261    34.201
n245.in[0] (.names)                                              1.014    35.215
n245.out[0] (.names)                                             0.261    35.476
n246.in[0] (.names)                                              1.014    36.490
n246.out[0] (.names)                                             0.261    36.751
n247.in[0] (.names)                                              1.014    37.765
n247.out[0] (.names)                                             0.261    38.026
n249.in[0] (.names)                                              1.014    39.039
n249.out[0] (.names)                                             0.261    39.300
n235.in[0] (.names)                                              1.014    40.314
n235.out[0] (.names)                                             0.261    40.575
n237.in[0] (.names)                                              1.014    41.589
n237.out[0] (.names)                                             0.261    41.850
n250.in[0] (.names)                                              1.014    42.864
n250.out[0] (.names)                                             0.261    43.125
n251.in[0] (.names)                                              1.014    44.139
n251.out[0] (.names)                                             0.261    44.400
n252.in[0] (.names)                                              1.014    45.413
n252.out[0] (.names)                                             0.261    45.674
n253.in[0] (.names)                                              1.014    46.688
n253.out[0] (.names)                                             0.261    46.949
n224.D[0] (.latch)                                               1.014    47.963
data arrival time                                                         47.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n224.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -47.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.015


#Path 36
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n255.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n220.in[2] (.names)                                              1.014    16.093
n220.out[0] (.names)                                             0.261    16.354
n222.in[1] (.names)                                              1.014    17.367
n222.out[0] (.names)                                             0.261    17.628
n223.in[0] (.names)                                              1.014    18.642
n223.out[0] (.names)                                             0.261    18.903
n226.in[1] (.names)                                              1.014    19.917
n226.out[0] (.names)                                             0.261    20.178
n227.in[1] (.names)                                              1.014    21.192
n227.out[0] (.names)                                             0.261    21.453
n228.in[0] (.names)                                              1.014    22.467
n228.out[0] (.names)                                             0.261    22.728
n229.in[0] (.names)                                              1.014    23.742
n229.out[0] (.names)                                             0.261    24.003
n230.in[0] (.names)                                              1.014    25.016
n230.out[0] (.names)                                             0.261    25.277
n233.in[1] (.names)                                              1.014    26.291
n233.out[0] (.names)                                             0.261    26.552
n238.in[0] (.names)                                              1.014    27.566
n238.out[0] (.names)                                             0.261    27.827
n239.in[0] (.names)                                              1.014    28.841
n239.out[0] (.names)                                             0.261    29.102
n236.in[0] (.names)                                              1.014    30.116
n236.out[0] (.names)                                             0.261    30.377
n240.in[0] (.names)                                              1.014    31.390
n240.out[0] (.names)                                             0.261    31.651
n241.in[1] (.names)                                              1.014    32.665
n241.out[0] (.names)                                             0.261    32.926
n244.in[0] (.names)                                              1.014    33.940
n244.out[0] (.names)                                             0.261    34.201
n245.in[0] (.names)                                              1.014    35.215
n245.out[0] (.names)                                             0.261    35.476
n246.in[0] (.names)                                              1.014    36.490
n246.out[0] (.names)                                             0.261    36.751
n247.in[0] (.names)                                              1.014    37.765
n247.out[0] (.names)                                             0.261    38.026
n249.in[0] (.names)                                              1.014    39.039
n249.out[0] (.names)                                             0.261    39.300
n235.in[0] (.names)                                              1.014    40.314
n235.out[0] (.names)                                             0.261    40.575
n237.in[0] (.names)                                              1.014    41.589
n237.out[0] (.names)                                             0.261    41.850
n250.in[0] (.names)                                              1.014    42.864
n250.out[0] (.names)                                             0.261    43.125
n251.in[0] (.names)                                              1.014    44.139
n251.out[0] (.names)                                             0.261    44.400
n252.in[0] (.names)                                              1.014    45.413
n252.out[0] (.names)                                             0.261    45.674
n253.in[0] (.names)                                              1.014    46.688
n253.out[0] (.names)                                             0.261    46.949
n255.D[0] (.latch)                                               1.014    47.963
data arrival time                                                         47.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n255.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -47.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.015


#Path 37
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n969.in[3] (.names)                                              1.014     3.344
n969.out[0] (.names)                                             0.261     3.605
n972.in[1] (.names)                                              1.014     4.619
n972.out[0] (.names)                                             0.261     4.880
n978.in[1] (.names)                                              1.014     5.894
n978.out[0] (.names)                                             0.261     6.155
n970.in[1] (.names)                                              1.014     7.169
n970.out[0] (.names)                                             0.261     7.430
n979.in[0] (.names)                                              1.014     8.444
n979.out[0] (.names)                                             0.261     8.705
n980.in[0] (.names)                                              1.014     9.719
n980.out[0] (.names)                                             0.261     9.980
n981.in[1] (.names)                                              1.014    10.993
n981.out[0] (.names)                                             0.261    11.254
n983.in[1] (.names)                                              1.014    12.268
n983.out[0] (.names)                                             0.261    12.529
n984.in[1] (.names)                                              1.014    13.543
n984.out[0] (.names)                                             0.261    13.804
n956.in[0] (.names)                                              1.014    14.818
n956.out[0] (.names)                                             0.261    15.079
n957.in[3] (.names)                                              1.014    16.093
n957.out[0] (.names)                                             0.261    16.354
n958.in[0] (.names)                                              1.014    17.367
n958.out[0] (.names)                                             0.261    17.628
n959.in[0] (.names)                                              1.014    18.642
n959.out[0] (.names)                                             0.261    18.903
n960.in[1] (.names)                                              1.014    19.917
n960.out[0] (.names)                                             0.261    20.178
n961.in[2] (.names)                                              1.014    21.192
n961.out[0] (.names)                                             0.261    21.453
n964.in[2] (.names)                                              1.014    22.467
n964.out[0] (.names)                                             0.261    22.728
n965.in[0] (.names)                                              1.014    23.742
n965.out[0] (.names)                                             0.261    24.003
n966.in[0] (.names)                                              1.014    25.016
n966.out[0] (.names)                                             0.261    25.277
n967.in[0] (.names)                                              1.014    26.291
n967.out[0] (.names)                                             0.261    26.552
n968.in[0] (.names)                                              1.014    27.566
n968.out[0] (.names)                                             0.261    27.827
n986.in[0] (.names)                                              1.014    28.841
n986.out[0] (.names)                                             0.261    29.102
n987.in[2] (.names)                                              1.014    30.116
n987.out[0] (.names)                                             0.261    30.377
n988.in[0] (.names)                                              1.014    31.390
n988.out[0] (.names)                                             0.261    31.651
n989.in[0] (.names)                                              1.014    32.665
n989.out[0] (.names)                                             0.261    32.926
n990.in[0] (.names)                                              1.014    33.940
n990.out[0] (.names)                                             0.261    34.201
n927.in[0] (.names)                                              1.014    35.215
n927.out[0] (.names)                                             0.261    35.476
n928.in[2] (.names)                                              1.014    36.490
n928.out[0] (.names)                                             0.261    36.751
n929.in[3] (.names)                                              1.014    37.765
n929.out[0] (.names)                                             0.261    38.026
n930.in[2] (.names)                                              1.014    39.039
n930.out[0] (.names)                                             0.261    39.300
n934.in[2] (.names)                                              1.014    40.314
n934.out[0] (.names)                                             0.261    40.575
n937.in[2] (.names)                                              1.014    41.589
n937.out[0] (.names)                                             0.261    41.850
n940.in[1] (.names)                                              1.014    42.864
n940.out[0] (.names)                                             0.261    43.125
n941.in[0] (.names)                                              1.014    44.139
n941.out[0] (.names)                                             0.261    44.400
n931.in[0] (.names)                                              1.014    45.413
n931.out[0] (.names)                                             0.261    45.674
n830.in[1] (.names)                                              1.014    46.688
n830.out[0] (.names)                                             0.261    46.949
n831.D[0] (.latch)                                               1.014    47.963
data arrival time                                                         47.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n831.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -47.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.015


#Path 38
Startpoint: n683.Q[0] (.latch clocked by pclk)
Endpoint  : n42.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
n683.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n782.in[2] (.names)                                              1.014     2.070
n782.out[0] (.names)                                             0.261     2.331
n785.in[0] (.names)                                              1.014     3.344
n785.out[0] (.names)                                             0.261     3.605
n786.in[0] (.names)                                              1.014     4.619
n786.out[0] (.names)                                             0.261     4.880
n788.in[2] (.names)                                              1.014     5.894
n788.out[0] (.names)                                             0.261     6.155
n781.in[1] (.names)                                              1.014     7.169
n781.out[0] (.names)                                             0.261     7.430
n520.in[0] (.names)                                              1.014     8.444
n520.out[0] (.names)                                             0.261     8.705
n694.in[2] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n745.in[2] (.names)                                              1.014    10.993
n745.out[0] (.names)                                             0.261    11.254
n746.in[0] (.names)                                              1.014    12.268
n746.out[0] (.names)                                             0.261    12.529
n748.in[0] (.names)                                              1.014    13.543
n748.out[0] (.names)                                             0.261    13.804
n749.in[2] (.names)                                              1.014    14.818
n749.out[0] (.names)                                             0.261    15.079
n750.in[1] (.names)                                              1.014    16.093
n750.out[0] (.names)                                             0.261    16.354
n751.in[0] (.names)                                              1.014    17.367
n751.out[0] (.names)                                             0.261    17.628
n753.in[0] (.names)                                              1.014    18.642
n753.out[0] (.names)                                             0.261    18.903
n754.in[1] (.names)                                              1.014    19.917
n754.out[0] (.names)                                             0.261    20.178
n755.in[0] (.names)                                              1.014    21.192
n755.out[0] (.names)                                             0.261    21.453
n756.in[0] (.names)                                              1.014    22.467
n756.out[0] (.names)                                             0.261    22.728
n757.in[1] (.names)                                              1.014    23.742
n757.out[0] (.names)                                             0.261    24.003
n759.in[2] (.names)                                              1.014    25.016
n759.out[0] (.names)                                             0.261    25.277
n761.in[1] (.names)                                              1.014    26.291
n761.out[0] (.names)                                             0.261    26.552
n763.in[1] (.names)                                              1.014    27.566
n763.out[0] (.names)                                             0.261    27.827
n765.in[0] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n789.in[3] (.names)                                              1.014    31.390
n789.out[0] (.names)                                             0.261    31.651
n824.in[0] (.names)                                              1.014    32.665
n824.out[0] (.names)                                             0.261    32.926
n825.in[1] (.names)                                              1.014    33.940
n825.out[0] (.names)                                             0.261    34.201
n828.in[2] (.names)                                              1.014    35.215
n828.out[0] (.names)                                             0.261    35.476
n826.in[1] (.names)                                              1.014    36.490
n826.out[0] (.names)                                             0.261    36.751
n827.in[0] (.names)                                              1.014    37.765
n827.out[0] (.names)                                             0.261    38.026
n771.in[1] (.names)                                              1.014    39.039
n771.out[0] (.names)                                             0.261    39.300
n772.in[1] (.names)                                              1.014    40.314
n772.out[0] (.names)                                             0.261    40.575
n774.in[1] (.names)                                              1.014    41.589
n774.out[0] (.names)                                             0.261    41.850
n512.in[0] (.names)                                              1.014    42.864
n512.out[0] (.names)                                             0.261    43.125
n775.in[0] (.names)                                              1.014    44.139
n775.out[0] (.names)                                             0.261    44.400
n776.in[0] (.names)                                              1.014    45.413
n776.out[0] (.names)                                             0.261    45.674
n511.in[0] (.names)                                              1.014    46.688
n511.out[0] (.names)                                             0.261    46.949
n42.D[0] (.latch)                                                1.014    47.963
data arrival time                                                         47.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n42.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -47.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.015


#Path 39
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n871.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n881.in[1] (.names)                                              1.014     8.444
n881.out[0] (.names)                                             0.261     8.705
n884.in[0] (.names)                                              1.014     9.719
n884.out[0] (.names)                                             0.261     9.980
n885.in[1] (.names)                                              1.014    10.993
n885.out[0] (.names)                                             0.261    11.254
n887.in[1] (.names)                                              1.014    12.268
n887.out[0] (.names)                                             0.261    12.529
n888.in[0] (.names)                                              1.014    13.543
n888.out[0] (.names)                                             0.261    13.804
n867.in[0] (.names)                                              1.014    14.818
n867.out[0] (.names)                                             0.261    15.079
n891.in[1] (.names)                                              1.014    16.093
n891.out[0] (.names)                                             0.261    16.354
n889.in[0] (.names)                                              1.014    17.367
n889.out[0] (.names)                                             0.261    17.628
n890.in[0] (.names)                                              1.014    18.642
n890.out[0] (.names)                                             0.261    18.903
n893.in[1] (.names)                                              1.014    19.917
n893.out[0] (.names)                                             0.261    20.178
n894.in[0] (.names)                                              1.014    21.192
n894.out[0] (.names)                                             0.261    21.453
n898.in[1] (.names)                                              1.014    22.467
n898.out[0] (.names)                                             0.261    22.728
n896.in[0] (.names)                                              1.014    23.742
n896.out[0] (.names)                                             0.261    24.003
n897.in[0] (.names)                                              1.014    25.016
n897.out[0] (.names)                                             0.261    25.277
n899.in[1] (.names)                                              1.014    26.291
n899.out[0] (.names)                                             0.261    26.552
n835.in[0] (.names)                                              1.014    27.566
n835.out[0] (.names)                                             0.261    27.827
n859.in[1] (.names)                                              1.014    28.841
n859.out[0] (.names)                                             0.261    29.102
n860.in[0] (.names)                                              1.014    30.116
n860.out[0] (.names)                                             0.261    30.377
n863.in[0] (.names)                                              1.014    31.390
n863.out[0] (.names)                                             0.261    31.651
n842.in[1] (.names)                                              1.014    32.665
n842.out[0] (.names)                                             0.261    32.926
n844.in[0] (.names)                                              1.014    33.940
n844.out[0] (.names)                                             0.261    34.201
n845.in[0] (.names)                                              1.014    35.215
n845.out[0] (.names)                                             0.261    35.476
n846.in[0] (.names)                                              1.014    36.490
n846.out[0] (.names)                                             0.261    36.751
n847.in[0] (.names)                                              1.014    37.765
n847.out[0] (.names)                                             0.261    38.026
n848.in[1] (.names)                                              1.014    39.039
n848.out[0] (.names)                                             0.261    39.300
n849.in[1] (.names)                                              1.014    40.314
n849.out[0] (.names)                                             0.261    40.575
n851.in[1] (.names)                                              1.014    41.589
n851.out[0] (.names)                                             0.261    41.850
n852.in[0] (.names)                                              1.014    42.864
n852.out[0] (.names)                                             0.261    43.125
n853.in[0] (.names)                                              1.014    44.139
n853.out[0] (.names)                                             0.261    44.400
n514.in[1] (.names)                                              1.014    45.413
n514.out[0] (.names)                                             0.261    45.674
n868.in[3] (.names)                                              1.014    46.688
n868.out[0] (.names)                                             0.261    46.949
n871.D[0] (.latch)                                               1.014    47.963
data arrival time                                                         47.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n871.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -47.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.015


#Path 40
Startpoint: n1047.Q[0] (.latch clocked by pclk)
Endpoint  : n48.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1047.clk[0] (.latch)                                            1.014     1.014
n1047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1048.in[1] (.names)                                             1.014     2.070
n1048.out[0] (.names)                                            0.261     2.331
n1050.in[0] (.names)                                             1.014     3.344
n1050.out[0] (.names)                                            0.261     3.605
n1052.in[0] (.names)                                             1.014     4.619
n1052.out[0] (.names)                                            0.261     4.880
n1053.in[0] (.names)                                             1.014     5.894
n1053.out[0] (.names)                                            0.261     6.155
n1054.in[1] (.names)                                             1.014     7.169
n1054.out[0] (.names)                                            0.261     7.430
n1055.in[0] (.names)                                             1.014     8.444
n1055.out[0] (.names)                                            0.261     8.705
n1057.in[0] (.names)                                             1.014     9.719
n1057.out[0] (.names)                                            0.261     9.980
n1058.in[0] (.names)                                             1.014    10.993
n1058.out[0] (.names)                                            0.261    11.254
n1059.in[0] (.names)                                             1.014    12.268
n1059.out[0] (.names)                                            0.261    12.529
n710.in[0] (.names)                                              1.014    13.543
n710.out[0] (.names)                                             0.261    13.804
n495.in[2] (.names)                                              1.014    14.818
n495.out[0] (.names)                                             0.261    15.079
n1077.in[1] (.names)                                             1.014    16.093
n1077.out[0] (.names)                                            0.261    16.354
n1079.in[0] (.names)                                             1.014    17.367
n1079.out[0] (.names)                                            0.261    17.628
n1070.in[0] (.names)                                             1.014    18.642
n1070.out[0] (.names)                                            0.261    18.903
n1071.in[1] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1072.in[1] (.names)                                             1.014    21.192
n1072.out[0] (.names)                                            0.261    21.453
n1073.in[0] (.names)                                             1.014    22.467
n1073.out[0] (.names)                                            0.261    22.728
n53.in[0] (.names)                                               1.014    23.742
n53.out[0] (.names)                                              0.261    24.003
n1075.in[0] (.names)                                             1.014    25.016
n1075.out[0] (.names)                                            0.261    25.277
n1080.in[2] (.names)                                             1.014    26.291
n1080.out[0] (.names)                                            0.261    26.552
n1081.in[3] (.names)                                             1.014    27.566
n1081.out[0] (.names)                                            0.261    27.827
n1083.in[0] (.names)                                             1.014    28.841
n1083.out[0] (.names)                                            0.261    29.102
n1084.in[0] (.names)                                             1.014    30.116
n1084.out[0] (.names)                                            0.261    30.377
n1085.in[0] (.names)                                             1.014    31.390
n1085.out[0] (.names)                                            0.261    31.651
n1061.in[0] (.names)                                             1.014    32.665
n1061.out[0] (.names)                                            0.261    32.926
n50.in[0] (.names)                                               1.014    33.940
n50.out[0] (.names)                                              0.261    34.201
n496.in[2] (.names)                                              1.014    35.215
n496.out[0] (.names)                                             0.261    35.476
n497.in[2] (.names)                                              1.014    36.490
n497.out[0] (.names)                                             0.261    36.751
n33.in[0] (.names)                                               1.014    37.765
n33.out[0] (.names)                                              0.261    38.026
n498.in[0] (.names)                                              1.014    39.039
n498.out[0] (.names)                                             0.261    39.300
n499.in[2] (.names)                                              1.014    40.314
n499.out[0] (.names)                                             0.261    40.575
n491.in[0] (.names)                                              1.014    41.589
n491.out[0] (.names)                                             0.261    41.850
n504.in[1] (.names)                                              1.014    42.864
n504.out[0] (.names)                                             0.261    43.125
n505.in[0] (.names)                                              1.014    44.139
n505.out[0] (.names)                                             0.261    44.400
n488.in[0] (.names)                                              1.014    45.413
n488.out[0] (.names)                                             0.261    45.674
n47.in[1] (.names)                                               1.014    46.688
n47.out[0] (.names)                                              0.261    46.949
n48.D[0] (.latch)                                                1.014    47.963
data arrival time                                                         47.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n48.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -47.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.015


#Path 41
Startpoint: n1047.Q[0] (.latch clocked by pclk)
Endpoint  : n494.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1047.clk[0] (.latch)                                            1.014     1.014
n1047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1048.in[1] (.names)                                             1.014     2.070
n1048.out[0] (.names)                                            0.261     2.331
n1050.in[0] (.names)                                             1.014     3.344
n1050.out[0] (.names)                                            0.261     3.605
n1052.in[0] (.names)                                             1.014     4.619
n1052.out[0] (.names)                                            0.261     4.880
n1053.in[0] (.names)                                             1.014     5.894
n1053.out[0] (.names)                                            0.261     6.155
n1054.in[1] (.names)                                             1.014     7.169
n1054.out[0] (.names)                                            0.261     7.430
n1055.in[0] (.names)                                             1.014     8.444
n1055.out[0] (.names)                                            0.261     8.705
n1057.in[0] (.names)                                             1.014     9.719
n1057.out[0] (.names)                                            0.261     9.980
n1058.in[0] (.names)                                             1.014    10.993
n1058.out[0] (.names)                                            0.261    11.254
n1059.in[0] (.names)                                             1.014    12.268
n1059.out[0] (.names)                                            0.261    12.529
n710.in[0] (.names)                                              1.014    13.543
n710.out[0] (.names)                                             0.261    13.804
n495.in[2] (.names)                                              1.014    14.818
n495.out[0] (.names)                                             0.261    15.079
n1077.in[1] (.names)                                             1.014    16.093
n1077.out[0] (.names)                                            0.261    16.354
n1079.in[0] (.names)                                             1.014    17.367
n1079.out[0] (.names)                                            0.261    17.628
n1070.in[0] (.names)                                             1.014    18.642
n1070.out[0] (.names)                                            0.261    18.903
n1071.in[1] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1072.in[1] (.names)                                             1.014    21.192
n1072.out[0] (.names)                                            0.261    21.453
n1073.in[0] (.names)                                             1.014    22.467
n1073.out[0] (.names)                                            0.261    22.728
n53.in[0] (.names)                                               1.014    23.742
n53.out[0] (.names)                                              0.261    24.003
n1075.in[0] (.names)                                             1.014    25.016
n1075.out[0] (.names)                                            0.261    25.277
n1080.in[2] (.names)                                             1.014    26.291
n1080.out[0] (.names)                                            0.261    26.552
n1081.in[3] (.names)                                             1.014    27.566
n1081.out[0] (.names)                                            0.261    27.827
n1083.in[0] (.names)                                             1.014    28.841
n1083.out[0] (.names)                                            0.261    29.102
n1084.in[0] (.names)                                             1.014    30.116
n1084.out[0] (.names)                                            0.261    30.377
n1085.in[0] (.names)                                             1.014    31.390
n1085.out[0] (.names)                                            0.261    31.651
n1061.in[0] (.names)                                             1.014    32.665
n1061.out[0] (.names)                                            0.261    32.926
n50.in[0] (.names)                                               1.014    33.940
n50.out[0] (.names)                                              0.261    34.201
n496.in[2] (.names)                                              1.014    35.215
n496.out[0] (.names)                                             0.261    35.476
n497.in[2] (.names)                                              1.014    36.490
n497.out[0] (.names)                                             0.261    36.751
n33.in[0] (.names)                                               1.014    37.765
n33.out[0] (.names)                                              0.261    38.026
n498.in[0] (.names)                                              1.014    39.039
n498.out[0] (.names)                                             0.261    39.300
n499.in[2] (.names)                                              1.014    40.314
n499.out[0] (.names)                                             0.261    40.575
n491.in[0] (.names)                                              1.014    41.589
n491.out[0] (.names)                                             0.261    41.850
n504.in[1] (.names)                                              1.014    42.864
n504.out[0] (.names)                                             0.261    43.125
n505.in[0] (.names)                                              1.014    44.139
n505.out[0] (.names)                                             0.261    44.400
n488.in[0] (.names)                                              1.014    45.413
n488.out[0] (.names)                                             0.261    45.674
n47.in[1] (.names)                                               1.014    46.688
n47.out[0] (.names)                                              0.261    46.949
n494.D[0] (.latch)                                               1.014    47.963
data arrival time                                                         47.963

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n494.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -47.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.015


#Path 42
Startpoint: n1047.Q[0] (.latch clocked by pclk)
Endpoint  : n500.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1047.clk[0] (.latch)                                            1.014     1.014
n1047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1048.in[1] (.names)                                             1.014     2.070
n1048.out[0] (.names)                                            0.261     2.331
n1050.in[0] (.names)                                             1.014     3.344
n1050.out[0] (.names)                                            0.261     3.605
n1052.in[0] (.names)                                             1.014     4.619
n1052.out[0] (.names)                                            0.261     4.880
n1053.in[0] (.names)                                             1.014     5.894
n1053.out[0] (.names)                                            0.261     6.155
n1054.in[1] (.names)                                             1.014     7.169
n1054.out[0] (.names)                                            0.261     7.430
n1055.in[0] (.names)                                             1.014     8.444
n1055.out[0] (.names)                                            0.261     8.705
n1057.in[0] (.names)                                             1.014     9.719
n1057.out[0] (.names)                                            0.261     9.980
n1058.in[0] (.names)                                             1.014    10.993
n1058.out[0] (.names)                                            0.261    11.254
n1059.in[0] (.names)                                             1.014    12.268
n1059.out[0] (.names)                                            0.261    12.529
n710.in[0] (.names)                                              1.014    13.543
n710.out[0] (.names)                                             0.261    13.804
n495.in[2] (.names)                                              1.014    14.818
n495.out[0] (.names)                                             0.261    15.079
n1077.in[1] (.names)                                             1.014    16.093
n1077.out[0] (.names)                                            0.261    16.354
n1079.in[0] (.names)                                             1.014    17.367
n1079.out[0] (.names)                                            0.261    17.628
n1070.in[0] (.names)                                             1.014    18.642
n1070.out[0] (.names)                                            0.261    18.903
n1071.in[1] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1072.in[1] (.names)                                             1.014    21.192
n1072.out[0] (.names)                                            0.261    21.453
n1073.in[0] (.names)                                             1.014    22.467
n1073.out[0] (.names)                                            0.261    22.728
n53.in[0] (.names)                                               1.014    23.742
n53.out[0] (.names)                                              0.261    24.003
n1075.in[0] (.names)                                             1.014    25.016
n1075.out[0] (.names)                                            0.261    25.277
n1080.in[2] (.names)                                             1.014    26.291
n1080.out[0] (.names)                                            0.261    26.552
n1081.in[3] (.names)                                             1.014    27.566
n1081.out[0] (.names)                                            0.261    27.827
n1083.in[0] (.names)                                             1.014    28.841
n1083.out[0] (.names)                                            0.261    29.102
n1084.in[0] (.names)                                             1.014    30.116
n1084.out[0] (.names)                                            0.261    30.377
n1085.in[0] (.names)                                             1.014    31.390
n1085.out[0] (.names)                                            0.261    31.651
n1061.in[0] (.names)                                             1.014    32.665
n1061.out[0] (.names)                                            0.261    32.926
n50.in[0] (.names)                                               1.014    33.940
n50.out[0] (.names)                                              0.261    34.201
n496.in[2] (.names)                                              1.014    35.215
n496.out[0] (.names)                                             0.261    35.476
n497.in[2] (.names)                                              1.014    36.490
n497.out[0] (.names)                                             0.261    36.751
n33.in[0] (.names)                                               1.014    37.765
n33.out[0] (.names)                                              0.261    38.026
n498.in[0] (.names)                                              1.014    39.039
n498.out[0] (.names)                                             0.261    39.300
n499.in[2] (.names)                                              1.014    40.314
n499.out[0] (.names)                                             0.261    40.575
n491.in[0] (.names)                                              1.014    41.589
n491.out[0] (.names)                                             0.261    41.850
n504.in[1] (.names)                                              1.014    42.864
n504.out[0] (.names)                                             0.261    43.125
n505.in[0] (.names)                                              1.014    44.139
n505.out[0] (.names)                                             0.261    44.400
n488.in[0] (.names)                                              1.014    45.413
n488.out[0] (.names)                                             0.261    45.674
n500.D[0] (.latch)                                               1.014    46.688
data arrival time                                                         46.688

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n500.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -46.688
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -45.740


#Path 43
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n487.in[0] (.names)                                              1.014    27.566
n487.out[0] (.names)                                             0.261    27.827
n420.in[0] (.names)                                              1.014    28.841
n420.out[0] (.names)                                             0.261    29.102
n421.in[1] (.names)                                              1.014    30.116
n421.out[0] (.names)                                             0.261    30.377
n425.in[2] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n427.in[0] (.names)                                              1.014    32.665
n427.out[0] (.names)                                             0.261    32.926
n422.in[1] (.names)                                              1.014    33.940
n422.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n385.in[1] (.names)                                              1.014    36.490
n385.out[0] (.names)                                             0.261    36.751
n386.in[1] (.names)                                              1.014    37.765
n386.out[0] (.names)                                             0.261    38.026
n382.in[2] (.names)                                              1.014    39.039
n382.out[0] (.names)                                             0.261    39.300
n388.in[0] (.names)                                              1.014    40.314
n388.out[0] (.names)                                             0.261    40.575
n389.in[0] (.names)                                              1.014    41.589
n389.out[0] (.names)                                             0.261    41.850
n391.in[1] (.names)                                              1.014    42.864
n391.out[0] (.names)                                             0.261    43.125
n392.in[1] (.names)                                              1.014    44.139
n392.out[0] (.names)                                             0.261    44.400
n393.in[0] (.names)                                              1.014    45.413
n393.out[0] (.names)                                             0.261    45.674
n387.D[0] (.latch)                                               1.014    46.688
data arrival time                                                         46.688

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n387.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -46.688
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -45.740


#Path 44
Startpoint: n570.Q[0] (.latch clocked by pclk)
Endpoint  : n663.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n570.clk[0] (.latch)                                             1.014     1.014
n570.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n536.in[0] (.names)                                              1.014     2.070
n536.out[0] (.names)                                             0.261     2.331
n566.in[0] (.names)                                              1.014     3.344
n566.out[0] (.names)                                             0.261     3.605
n567.in[0] (.names)                                              1.014     4.619
n567.out[0] (.names)                                             0.261     4.880
n571.in[0] (.names)                                              1.014     5.894
n571.out[0] (.names)                                             0.261     6.155
n541.in[0] (.names)                                              1.014     7.169
n541.out[0] (.names)                                             0.261     7.430
n596.in[1] (.names)                                              1.014     8.444
n596.out[0] (.names)                                             0.261     8.705
n610.in[2] (.names)                                              1.014     9.719
n610.out[0] (.names)                                             0.261     9.980
n611.in[0] (.names)                                              1.014    10.993
n611.out[0] (.names)                                             0.261    11.254
n594.in[0] (.names)                                              1.014    12.268
n594.out[0] (.names)                                             0.261    12.529
n612.in[0] (.names)                                              1.014    13.543
n612.out[0] (.names)                                             0.261    13.804
n593.in[1] (.names)                                              1.014    14.818
n593.out[0] (.names)                                             0.261    15.079
n600.in[0] (.names)                                              1.014    16.093
n600.out[0] (.names)                                             0.261    16.354
n602.in[1] (.names)                                              1.014    17.367
n602.out[0] (.names)                                             0.261    17.628
n615.in[0] (.names)                                              1.014    18.642
n615.out[0] (.names)                                             0.261    18.903
n616.in[1] (.names)                                              1.014    19.917
n616.out[0] (.names)                                             0.261    20.178
n618.in[1] (.names)                                              1.014    21.192
n618.out[0] (.names)                                             0.261    21.453
n619.in[1] (.names)                                              1.014    22.467
n619.out[0] (.names)                                             0.261    22.728
n620.in[0] (.names)                                              1.014    23.742
n620.out[0] (.names)                                             0.261    24.003
n621.in[1] (.names)                                              1.014    25.016
n621.out[0] (.names)                                             0.261    25.277
n657.in[2] (.names)                                              1.014    26.291
n657.out[0] (.names)                                             0.261    26.552
n660.in[2] (.names)                                              1.014    27.566
n660.out[0] (.names)                                             0.261    27.827
n539.in[0] (.names)                                              1.014    28.841
n539.out[0] (.names)                                             0.261    29.102
n664.in[1] (.names)                                              1.014    30.116
n664.out[0] (.names)                                             0.261    30.377
n667.in[0] (.names)                                              1.014    31.390
n667.out[0] (.names)                                             0.261    31.651
n668.in[1] (.names)                                              1.014    32.665
n668.out[0] (.names)                                             0.261    32.926
n669.in[0] (.names)                                              1.014    33.940
n669.out[0] (.names)                                             0.261    34.201
n670.in[0] (.names)                                              1.014    35.215
n670.out[0] (.names)                                             0.261    35.476
n671.in[0] (.names)                                              1.014    36.490
n671.out[0] (.names)                                             0.261    36.751
n674.in[0] (.names)                                              1.014    37.765
n674.out[0] (.names)                                             0.261    38.026
n672.in[0] (.names)                                              1.014    39.039
n672.out[0] (.names)                                             0.261    39.300
n673.in[0] (.names)                                              1.014    40.314
n673.out[0] (.names)                                             0.261    40.575
n675.in[1] (.names)                                              1.014    41.589
n675.out[0] (.names)                                             0.261    41.850
n678.in[1] (.names)                                              1.014    42.864
n678.out[0] (.names)                                             0.261    43.125
n680.in[1] (.names)                                              1.014    44.139
n680.out[0] (.names)                                             0.261    44.400
n662.in[0] (.names)                                              1.014    45.413
n662.out[0] (.names)                                             0.261    45.674
n663.D[0] (.latch)                                               1.014    46.688
data arrival time                                                         46.688

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n663.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -46.688
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -45.740


#Path 45
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n492.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n881.in[1] (.names)                                              1.014     8.444
n881.out[0] (.names)                                             0.261     8.705
n884.in[0] (.names)                                              1.014     9.719
n884.out[0] (.names)                                             0.261     9.980
n885.in[1] (.names)                                              1.014    10.993
n885.out[0] (.names)                                             0.261    11.254
n887.in[1] (.names)                                              1.014    12.268
n887.out[0] (.names)                                             0.261    12.529
n888.in[0] (.names)                                              1.014    13.543
n888.out[0] (.names)                                             0.261    13.804
n867.in[0] (.names)                                              1.014    14.818
n867.out[0] (.names)                                             0.261    15.079
n891.in[1] (.names)                                              1.014    16.093
n891.out[0] (.names)                                             0.261    16.354
n889.in[0] (.names)                                              1.014    17.367
n889.out[0] (.names)                                             0.261    17.628
n890.in[0] (.names)                                              1.014    18.642
n890.out[0] (.names)                                             0.261    18.903
n893.in[1] (.names)                                              1.014    19.917
n893.out[0] (.names)                                             0.261    20.178
n894.in[0] (.names)                                              1.014    21.192
n894.out[0] (.names)                                             0.261    21.453
n898.in[1] (.names)                                              1.014    22.467
n898.out[0] (.names)                                             0.261    22.728
n896.in[0] (.names)                                              1.014    23.742
n896.out[0] (.names)                                             0.261    24.003
n897.in[0] (.names)                                              1.014    25.016
n897.out[0] (.names)                                             0.261    25.277
n899.in[1] (.names)                                              1.014    26.291
n899.out[0] (.names)                                             0.261    26.552
n835.in[0] (.names)                                              1.014    27.566
n835.out[0] (.names)                                             0.261    27.827
n859.in[1] (.names)                                              1.014    28.841
n859.out[0] (.names)                                             0.261    29.102
n860.in[0] (.names)                                              1.014    30.116
n860.out[0] (.names)                                             0.261    30.377
n863.in[0] (.names)                                              1.014    31.390
n863.out[0] (.names)                                             0.261    31.651
n842.in[1] (.names)                                              1.014    32.665
n842.out[0] (.names)                                             0.261    32.926
n844.in[0] (.names)                                              1.014    33.940
n844.out[0] (.names)                                             0.261    34.201
n845.in[0] (.names)                                              1.014    35.215
n845.out[0] (.names)                                             0.261    35.476
n846.in[0] (.names)                                              1.014    36.490
n846.out[0] (.names)                                             0.261    36.751
n847.in[0] (.names)                                              1.014    37.765
n847.out[0] (.names)                                             0.261    38.026
n848.in[1] (.names)                                              1.014    39.039
n848.out[0] (.names)                                             0.261    39.300
n849.in[1] (.names)                                              1.014    40.314
n849.out[0] (.names)                                             0.261    40.575
n851.in[1] (.names)                                              1.014    41.589
n851.out[0] (.names)                                             0.261    41.850
n852.in[0] (.names)                                              1.014    42.864
n852.out[0] (.names)                                             0.261    43.125
n853.in[0] (.names)                                              1.014    44.139
n853.out[0] (.names)                                             0.261    44.400
n514.in[1] (.names)                                              1.014    45.413
n514.out[0] (.names)                                             0.261    45.674
n492.D[0] (.latch)                                               1.014    46.688
data arrival time                                                         46.688

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n492.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -46.688
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -45.740


#Path 46
Startpoint: n1047.Q[0] (.latch clocked by pclk)
Endpoint  : n34.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1047.clk[0] (.latch)                                            1.014     1.014
n1047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1048.in[1] (.names)                                             1.014     2.070
n1048.out[0] (.names)                                            0.261     2.331
n1050.in[0] (.names)                                             1.014     3.344
n1050.out[0] (.names)                                            0.261     3.605
n1052.in[0] (.names)                                             1.014     4.619
n1052.out[0] (.names)                                            0.261     4.880
n1053.in[0] (.names)                                             1.014     5.894
n1053.out[0] (.names)                                            0.261     6.155
n1054.in[1] (.names)                                             1.014     7.169
n1054.out[0] (.names)                                            0.261     7.430
n1055.in[0] (.names)                                             1.014     8.444
n1055.out[0] (.names)                                            0.261     8.705
n1057.in[0] (.names)                                             1.014     9.719
n1057.out[0] (.names)                                            0.261     9.980
n1058.in[0] (.names)                                             1.014    10.993
n1058.out[0] (.names)                                            0.261    11.254
n1059.in[0] (.names)                                             1.014    12.268
n1059.out[0] (.names)                                            0.261    12.529
n710.in[0] (.names)                                              1.014    13.543
n710.out[0] (.names)                                             0.261    13.804
n495.in[2] (.names)                                              1.014    14.818
n495.out[0] (.names)                                             0.261    15.079
n1077.in[1] (.names)                                             1.014    16.093
n1077.out[0] (.names)                                            0.261    16.354
n1079.in[0] (.names)                                             1.014    17.367
n1079.out[0] (.names)                                            0.261    17.628
n1070.in[0] (.names)                                             1.014    18.642
n1070.out[0] (.names)                                            0.261    18.903
n1071.in[1] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1072.in[1] (.names)                                             1.014    21.192
n1072.out[0] (.names)                                            0.261    21.453
n1073.in[0] (.names)                                             1.014    22.467
n1073.out[0] (.names)                                            0.261    22.728
n53.in[0] (.names)                                               1.014    23.742
n53.out[0] (.names)                                              0.261    24.003
n1075.in[0] (.names)                                             1.014    25.016
n1075.out[0] (.names)                                            0.261    25.277
n1080.in[2] (.names)                                             1.014    26.291
n1080.out[0] (.names)                                            0.261    26.552
n1081.in[3] (.names)                                             1.014    27.566
n1081.out[0] (.names)                                            0.261    27.827
n1083.in[0] (.names)                                             1.014    28.841
n1083.out[0] (.names)                                            0.261    29.102
n1084.in[0] (.names)                                             1.014    30.116
n1084.out[0] (.names)                                            0.261    30.377
n1085.in[0] (.names)                                             1.014    31.390
n1085.out[0] (.names)                                            0.261    31.651
n1061.in[0] (.names)                                             1.014    32.665
n1061.out[0] (.names)                                            0.261    32.926
n50.in[0] (.names)                                               1.014    33.940
n50.out[0] (.names)                                              0.261    34.201
n496.in[2] (.names)                                              1.014    35.215
n496.out[0] (.names)                                             0.261    35.476
n497.in[2] (.names)                                              1.014    36.490
n497.out[0] (.names)                                             0.261    36.751
n33.in[0] (.names)                                               1.014    37.765
n33.out[0] (.names)                                              0.261    38.026
n498.in[0] (.names)                                              1.014    39.039
n498.out[0] (.names)                                             0.261    39.300
n499.in[2] (.names)                                              1.014    40.314
n499.out[0] (.names)                                             0.261    40.575
n491.in[0] (.names)                                              1.014    41.589
n491.out[0] (.names)                                             0.261    41.850
n504.in[1] (.names)                                              1.014    42.864
n504.out[0] (.names)                                             0.261    43.125
n505.in[0] (.names)                                              1.014    44.139
n505.out[0] (.names)                                             0.261    44.400
n488.in[0] (.names)                                              1.014    45.413
n488.out[0] (.names)                                             0.261    45.674
n34.D[0] (.latch)                                                1.014    46.688
data arrival time                                                         46.688

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n34.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -46.688
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -45.740


#Path 47
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n685.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n706.in[1] (.names)                                              1.014    17.367
n706.out[0] (.names)                                             0.261    17.628
n707.in[0] (.names)                                              1.014    18.642
n707.out[0] (.names)                                             0.261    18.903
n709.in[0] (.names)                                              1.014    19.917
n709.out[0] (.names)                                             0.261    20.178
n714.in[1] (.names)                                              1.014    21.192
n714.out[0] (.names)                                             0.261    21.453
n715.in[0] (.names)                                              1.014    22.467
n715.out[0] (.names)                                             0.261    22.728
n716.in[1] (.names)                                              1.014    23.742
n716.out[0] (.names)                                             0.261    24.003
n717.in[0] (.names)                                              1.014    25.016
n717.out[0] (.names)                                             0.261    25.277
n718.in[0] (.names)                                              1.014    26.291
n718.out[0] (.names)                                             0.261    26.552
n719.in[0] (.names)                                              1.014    27.566
n719.out[0] (.names)                                             0.261    27.827
n721.in[1] (.names)                                              1.014    28.841
n721.out[0] (.names)                                             0.261    29.102
n722.in[0] (.names)                                              1.014    30.116
n722.out[0] (.names)                                             0.261    30.377
n726.in[1] (.names)                                              1.014    31.390
n726.out[0] (.names)                                             0.261    31.651
n727.in[0] (.names)                                              1.014    32.665
n727.out[0] (.names)                                             0.261    32.926
n728.in[0] (.names)                                              1.014    33.940
n728.out[0] (.names)                                             0.261    34.201
n731.in[0] (.names)                                              1.014    35.215
n731.out[0] (.names)                                             0.261    35.476
n733.in[1] (.names)                                              1.014    36.490
n733.out[0] (.names)                                             0.261    36.751
n734.in[0] (.names)                                              1.014    37.765
n734.out[0] (.names)                                             0.261    38.026
n735.in[1] (.names)                                              1.014    39.039
n735.out[0] (.names)                                             0.261    39.300
n737.in[3] (.names)                                              1.014    40.314
n737.out[0] (.names)                                             0.261    40.575
n740.in[2] (.names)                                              1.014    41.589
n740.out[0] (.names)                                             0.261    41.850
n741.in[0] (.names)                                              1.014    42.864
n741.out[0] (.names)                                             0.261    43.125
n742.in[0] (.names)                                              1.014    44.139
n742.out[0] (.names)                                             0.261    44.400
n684.in[0] (.names)                                              1.014    45.413
n684.out[0] (.names)                                             0.261    45.674
n685.D[0] (.latch)                                               1.014    46.688
data arrival time                                                         46.688

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n685.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -46.688
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -45.740


#Path 48
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n854.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n881.in[1] (.names)                                              1.014     8.444
n881.out[0] (.names)                                             0.261     8.705
n884.in[0] (.names)                                              1.014     9.719
n884.out[0] (.names)                                             0.261     9.980
n885.in[1] (.names)                                              1.014    10.993
n885.out[0] (.names)                                             0.261    11.254
n887.in[1] (.names)                                              1.014    12.268
n887.out[0] (.names)                                             0.261    12.529
n888.in[0] (.names)                                              1.014    13.543
n888.out[0] (.names)                                             0.261    13.804
n867.in[0] (.names)                                              1.014    14.818
n867.out[0] (.names)                                             0.261    15.079
n891.in[1] (.names)                                              1.014    16.093
n891.out[0] (.names)                                             0.261    16.354
n889.in[0] (.names)                                              1.014    17.367
n889.out[0] (.names)                                             0.261    17.628
n890.in[0] (.names)                                              1.014    18.642
n890.out[0] (.names)                                             0.261    18.903
n893.in[1] (.names)                                              1.014    19.917
n893.out[0] (.names)                                             0.261    20.178
n894.in[0] (.names)                                              1.014    21.192
n894.out[0] (.names)                                             0.261    21.453
n898.in[1] (.names)                                              1.014    22.467
n898.out[0] (.names)                                             0.261    22.728
n896.in[0] (.names)                                              1.014    23.742
n896.out[0] (.names)                                             0.261    24.003
n897.in[0] (.names)                                              1.014    25.016
n897.out[0] (.names)                                             0.261    25.277
n899.in[1] (.names)                                              1.014    26.291
n899.out[0] (.names)                                             0.261    26.552
n835.in[0] (.names)                                              1.014    27.566
n835.out[0] (.names)                                             0.261    27.827
n859.in[1] (.names)                                              1.014    28.841
n859.out[0] (.names)                                             0.261    29.102
n860.in[0] (.names)                                              1.014    30.116
n860.out[0] (.names)                                             0.261    30.377
n863.in[0] (.names)                                              1.014    31.390
n863.out[0] (.names)                                             0.261    31.651
n842.in[1] (.names)                                              1.014    32.665
n842.out[0] (.names)                                             0.261    32.926
n844.in[0] (.names)                                              1.014    33.940
n844.out[0] (.names)                                             0.261    34.201
n845.in[0] (.names)                                              1.014    35.215
n845.out[0] (.names)                                             0.261    35.476
n846.in[0] (.names)                                              1.014    36.490
n846.out[0] (.names)                                             0.261    36.751
n847.in[0] (.names)                                              1.014    37.765
n847.out[0] (.names)                                             0.261    38.026
n848.in[1] (.names)                                              1.014    39.039
n848.out[0] (.names)                                             0.261    39.300
n849.in[1] (.names)                                              1.014    40.314
n849.out[0] (.names)                                             0.261    40.575
n851.in[1] (.names)                                              1.014    41.589
n851.out[0] (.names)                                             0.261    41.850
n852.in[0] (.names)                                              1.014    42.864
n852.out[0] (.names)                                             0.261    43.125
n853.in[0] (.names)                                              1.014    44.139
n853.out[0] (.names)                                             0.261    44.400
n854.D[0] (.latch)                                               1.014    45.413
data arrival time                                                         45.413

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n854.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -45.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -44.466


#Path 49
Startpoint: n683.Q[0] (.latch clocked by pclk)
Endpoint  : n690.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
n683.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n782.in[2] (.names)                                              1.014     2.070
n782.out[0] (.names)                                             0.261     2.331
n785.in[0] (.names)                                              1.014     3.344
n785.out[0] (.names)                                             0.261     3.605
n786.in[0] (.names)                                              1.014     4.619
n786.out[0] (.names)                                             0.261     4.880
n788.in[2] (.names)                                              1.014     5.894
n788.out[0] (.names)                                             0.261     6.155
n781.in[1] (.names)                                              1.014     7.169
n781.out[0] (.names)                                             0.261     7.430
n520.in[0] (.names)                                              1.014     8.444
n520.out[0] (.names)                                             0.261     8.705
n694.in[2] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n745.in[2] (.names)                                              1.014    10.993
n745.out[0] (.names)                                             0.261    11.254
n746.in[0] (.names)                                              1.014    12.268
n746.out[0] (.names)                                             0.261    12.529
n748.in[0] (.names)                                              1.014    13.543
n748.out[0] (.names)                                             0.261    13.804
n749.in[2] (.names)                                              1.014    14.818
n749.out[0] (.names)                                             0.261    15.079
n750.in[1] (.names)                                              1.014    16.093
n750.out[0] (.names)                                             0.261    16.354
n751.in[0] (.names)                                              1.014    17.367
n751.out[0] (.names)                                             0.261    17.628
n753.in[0] (.names)                                              1.014    18.642
n753.out[0] (.names)                                             0.261    18.903
n754.in[1] (.names)                                              1.014    19.917
n754.out[0] (.names)                                             0.261    20.178
n755.in[0] (.names)                                              1.014    21.192
n755.out[0] (.names)                                             0.261    21.453
n756.in[0] (.names)                                              1.014    22.467
n756.out[0] (.names)                                             0.261    22.728
n757.in[1] (.names)                                              1.014    23.742
n757.out[0] (.names)                                             0.261    24.003
n759.in[2] (.names)                                              1.014    25.016
n759.out[0] (.names)                                             0.261    25.277
n761.in[1] (.names)                                              1.014    26.291
n761.out[0] (.names)                                             0.261    26.552
n763.in[1] (.names)                                              1.014    27.566
n763.out[0] (.names)                                             0.261    27.827
n765.in[0] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n789.in[3] (.names)                                              1.014    31.390
n789.out[0] (.names)                                             0.261    31.651
n824.in[0] (.names)                                              1.014    32.665
n824.out[0] (.names)                                             0.261    32.926
n825.in[1] (.names)                                              1.014    33.940
n825.out[0] (.names)                                             0.261    34.201
n828.in[2] (.names)                                              1.014    35.215
n828.out[0] (.names)                                             0.261    35.476
n826.in[1] (.names)                                              1.014    36.490
n826.out[0] (.names)                                             0.261    36.751
n827.in[0] (.names)                                              1.014    37.765
n827.out[0] (.names)                                             0.261    38.026
n771.in[1] (.names)                                              1.014    39.039
n771.out[0] (.names)                                             0.261    39.300
n800.in[0] (.names)                                              1.014    40.314
n800.out[0] (.names)                                             0.261    40.575
n801.in[2] (.names)                                              1.014    41.589
n801.out[0] (.names)                                             0.261    41.850
n689.in[2] (.names)                                              1.014    42.864
n689.out[0] (.names)                                             0.261    43.125
n690.D[0] (.latch)                                               1.014    44.139
data arrival time                                                         44.139

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n690.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -44.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -43.191


#Path 50
Startpoint: n683.Q[0] (.latch clocked by pclk)
Endpoint  : n513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
n683.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n782.in[2] (.names)                                              1.014     2.070
n782.out[0] (.names)                                             0.261     2.331
n785.in[0] (.names)                                              1.014     3.344
n785.out[0] (.names)                                             0.261     3.605
n786.in[0] (.names)                                              1.014     4.619
n786.out[0] (.names)                                             0.261     4.880
n788.in[2] (.names)                                              1.014     5.894
n788.out[0] (.names)                                             0.261     6.155
n781.in[1] (.names)                                              1.014     7.169
n781.out[0] (.names)                                             0.261     7.430
n520.in[0] (.names)                                              1.014     8.444
n520.out[0] (.names)                                             0.261     8.705
n694.in[2] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n745.in[2] (.names)                                              1.014    10.993
n745.out[0] (.names)                                             0.261    11.254
n746.in[0] (.names)                                              1.014    12.268
n746.out[0] (.names)                                             0.261    12.529
n748.in[0] (.names)                                              1.014    13.543
n748.out[0] (.names)                                             0.261    13.804
n749.in[2] (.names)                                              1.014    14.818
n749.out[0] (.names)                                             0.261    15.079
n750.in[1] (.names)                                              1.014    16.093
n750.out[0] (.names)                                             0.261    16.354
n751.in[0] (.names)                                              1.014    17.367
n751.out[0] (.names)                                             0.261    17.628
n753.in[0] (.names)                                              1.014    18.642
n753.out[0] (.names)                                             0.261    18.903
n754.in[1] (.names)                                              1.014    19.917
n754.out[0] (.names)                                             0.261    20.178
n755.in[0] (.names)                                              1.014    21.192
n755.out[0] (.names)                                             0.261    21.453
n756.in[0] (.names)                                              1.014    22.467
n756.out[0] (.names)                                             0.261    22.728
n757.in[1] (.names)                                              1.014    23.742
n757.out[0] (.names)                                             0.261    24.003
n759.in[2] (.names)                                              1.014    25.016
n759.out[0] (.names)                                             0.261    25.277
n761.in[1] (.names)                                              1.014    26.291
n761.out[0] (.names)                                             0.261    26.552
n763.in[1] (.names)                                              1.014    27.566
n763.out[0] (.names)                                             0.261    27.827
n765.in[0] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n789.in[3] (.names)                                              1.014    31.390
n789.out[0] (.names)                                             0.261    31.651
n824.in[0] (.names)                                              1.014    32.665
n824.out[0] (.names)                                             0.261    32.926
n825.in[1] (.names)                                              1.014    33.940
n825.out[0] (.names)                                             0.261    34.201
n828.in[2] (.names)                                              1.014    35.215
n828.out[0] (.names)                                             0.261    35.476
n826.in[1] (.names)                                              1.014    36.490
n826.out[0] (.names)                                             0.261    36.751
n827.in[0] (.names)                                              1.014    37.765
n827.out[0] (.names)                                             0.261    38.026
n771.in[1] (.names)                                              1.014    39.039
n771.out[0] (.names)                                             0.261    39.300
n772.in[1] (.names)                                              1.014    40.314
n772.out[0] (.names)                                             0.261    40.575
n774.in[1] (.names)                                              1.014    41.589
n774.out[0] (.names)                                             0.261    41.850
n512.in[0] (.names)                                              1.014    42.864
n512.out[0] (.names)                                             0.261    43.125
n513.D[0] (.latch)                                               1.014    44.139
data arrival time                                                         44.139

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n513.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -44.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -43.191


#Path 51
Startpoint: n570.Q[0] (.latch clocked by pclk)
Endpoint  : n530.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n570.clk[0] (.latch)                                             1.014     1.014
n570.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n536.in[0] (.names)                                              1.014     2.070
n536.out[0] (.names)                                             0.261     2.331
n566.in[0] (.names)                                              1.014     3.344
n566.out[0] (.names)                                             0.261     3.605
n567.in[0] (.names)                                              1.014     4.619
n567.out[0] (.names)                                             0.261     4.880
n571.in[0] (.names)                                              1.014     5.894
n571.out[0] (.names)                                             0.261     6.155
n541.in[0] (.names)                                              1.014     7.169
n541.out[0] (.names)                                             0.261     7.430
n596.in[1] (.names)                                              1.014     8.444
n596.out[0] (.names)                                             0.261     8.705
n610.in[2] (.names)                                              1.014     9.719
n610.out[0] (.names)                                             0.261     9.980
n611.in[0] (.names)                                              1.014    10.993
n611.out[0] (.names)                                             0.261    11.254
n594.in[0] (.names)                                              1.014    12.268
n594.out[0] (.names)                                             0.261    12.529
n612.in[0] (.names)                                              1.014    13.543
n612.out[0] (.names)                                             0.261    13.804
n593.in[1] (.names)                                              1.014    14.818
n593.out[0] (.names)                                             0.261    15.079
n600.in[0] (.names)                                              1.014    16.093
n600.out[0] (.names)                                             0.261    16.354
n602.in[1] (.names)                                              1.014    17.367
n602.out[0] (.names)                                             0.261    17.628
n615.in[0] (.names)                                              1.014    18.642
n615.out[0] (.names)                                             0.261    18.903
n616.in[1] (.names)                                              1.014    19.917
n616.out[0] (.names)                                             0.261    20.178
n618.in[1] (.names)                                              1.014    21.192
n618.out[0] (.names)                                             0.261    21.453
n619.in[1] (.names)                                              1.014    22.467
n619.out[0] (.names)                                             0.261    22.728
n620.in[0] (.names)                                              1.014    23.742
n620.out[0] (.names)                                             0.261    24.003
n621.in[1] (.names)                                              1.014    25.016
n621.out[0] (.names)                                             0.261    25.277
n657.in[2] (.names)                                              1.014    26.291
n657.out[0] (.names)                                             0.261    26.552
n660.in[2] (.names)                                              1.014    27.566
n660.out[0] (.names)                                             0.261    27.827
n539.in[0] (.names)                                              1.014    28.841
n539.out[0] (.names)                                             0.261    29.102
n664.in[1] (.names)                                              1.014    30.116
n664.out[0] (.names)                                             0.261    30.377
n667.in[0] (.names)                                              1.014    31.390
n667.out[0] (.names)                                             0.261    31.651
n668.in[1] (.names)                                              1.014    32.665
n668.out[0] (.names)                                             0.261    32.926
n669.in[0] (.names)                                              1.014    33.940
n669.out[0] (.names)                                             0.261    34.201
n670.in[0] (.names)                                              1.014    35.215
n670.out[0] (.names)                                             0.261    35.476
n671.in[0] (.names)                                              1.014    36.490
n671.out[0] (.names)                                             0.261    36.751
n674.in[0] (.names)                                              1.014    37.765
n674.out[0] (.names)                                             0.261    38.026
n676.in[0] (.names)                                              1.014    39.039
n676.out[0] (.names)                                             0.261    39.300
n677.in[0] (.names)                                              1.014    40.314
n677.out[0] (.names)                                             0.261    40.575
n537.in[0] (.names)                                              1.014    41.589
n537.out[0] (.names)                                             0.261    41.850
n529.in[2] (.names)                                              1.014    42.864
n529.out[0] (.names)                                             0.261    43.125
n530.D[0] (.latch)                                               1.014    44.139
data arrival time                                                         44.139

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n530.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -44.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -43.191


#Path 52
Startpoint: n570.Q[0] (.latch clocked by pclk)
Endpoint  : n570.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n570.clk[0] (.latch)                                             1.014     1.014
n570.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n536.in[0] (.names)                                              1.014     2.070
n536.out[0] (.names)                                             0.261     2.331
n566.in[0] (.names)                                              1.014     3.344
n566.out[0] (.names)                                             0.261     3.605
n567.in[0] (.names)                                              1.014     4.619
n567.out[0] (.names)                                             0.261     4.880
n571.in[0] (.names)                                              1.014     5.894
n571.out[0] (.names)                                             0.261     6.155
n541.in[0] (.names)                                              1.014     7.169
n541.out[0] (.names)                                             0.261     7.430
n596.in[1] (.names)                                              1.014     8.444
n596.out[0] (.names)                                             0.261     8.705
n610.in[2] (.names)                                              1.014     9.719
n610.out[0] (.names)                                             0.261     9.980
n611.in[0] (.names)                                              1.014    10.993
n611.out[0] (.names)                                             0.261    11.254
n594.in[0] (.names)                                              1.014    12.268
n594.out[0] (.names)                                             0.261    12.529
n612.in[0] (.names)                                              1.014    13.543
n612.out[0] (.names)                                             0.261    13.804
n593.in[1] (.names)                                              1.014    14.818
n593.out[0] (.names)                                             0.261    15.079
n600.in[0] (.names)                                              1.014    16.093
n600.out[0] (.names)                                             0.261    16.354
n602.in[1] (.names)                                              1.014    17.367
n602.out[0] (.names)                                             0.261    17.628
n615.in[0] (.names)                                              1.014    18.642
n615.out[0] (.names)                                             0.261    18.903
n616.in[1] (.names)                                              1.014    19.917
n616.out[0] (.names)                                             0.261    20.178
n618.in[1] (.names)                                              1.014    21.192
n618.out[0] (.names)                                             0.261    21.453
n619.in[1] (.names)                                              1.014    22.467
n619.out[0] (.names)                                             0.261    22.728
n620.in[0] (.names)                                              1.014    23.742
n620.out[0] (.names)                                             0.261    24.003
n621.in[1] (.names)                                              1.014    25.016
n621.out[0] (.names)                                             0.261    25.277
n657.in[2] (.names)                                              1.014    26.291
n657.out[0] (.names)                                             0.261    26.552
n660.in[2] (.names)                                              1.014    27.566
n660.out[0] (.names)                                             0.261    27.827
n539.in[0] (.names)                                              1.014    28.841
n539.out[0] (.names)                                             0.261    29.102
n535.in[2] (.names)                                              1.014    30.116
n535.out[0] (.names)                                             0.261    30.377
n546.in[0] (.names)                                              1.014    31.390
n546.out[0] (.names)                                             0.261    31.651
n547.in[0] (.names)                                              1.014    32.665
n547.out[0] (.names)                                             0.261    32.926
n549.in[0] (.names)                                              1.014    33.940
n549.out[0] (.names)                                             0.261    34.201
n552.in[0] (.names)                                              1.014    35.215
n552.out[0] (.names)                                             0.261    35.476
n557.in[0] (.names)                                              1.014    36.490
n557.out[0] (.names)                                             0.261    36.751
n558.in[0] (.names)                                              1.014    37.765
n558.out[0] (.names)                                             0.261    38.026
n559.in[0] (.names)                                              1.014    39.039
n559.out[0] (.names)                                             0.261    39.300
n561.in[0] (.names)                                              1.014    40.314
n561.out[0] (.names)                                             0.261    40.575
n562.in[1] (.names)                                              1.014    41.589
n562.out[0] (.names)                                             0.261    41.850
n569.in[1] (.names)                                              1.014    42.864
n569.out[0] (.names)                                             0.261    43.125
n570.D[0] (.latch)                                               1.014    44.139
data arrival time                                                         44.139

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n570.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -44.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -43.191


#Path 53
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n373.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n345.in[0] (.names)                                              1.014     2.070
n345.out[0] (.names)                                             0.261     2.331
n346.in[2] (.names)                                              1.014     3.344
n346.out[0] (.names)                                             0.261     3.605
n349.in[2] (.names)                                              1.014     4.619
n349.out[0] (.names)                                             0.261     4.880
n350.in[0] (.names)                                              1.014     5.894
n350.out[0] (.names)                                             0.261     6.155
n351.in[1] (.names)                                              1.014     7.169
n351.out[0] (.names)                                             0.261     7.430
n313.in[0] (.names)                                              1.014     8.444
n313.out[0] (.names)                                             0.261     8.705
n327.in[2] (.names)                                              1.014     9.719
n327.out[0] (.names)                                             0.261     9.980
n328.in[0] (.names)                                              1.014    10.993
n328.out[0] (.names)                                             0.261    11.254
n329.in[0] (.names)                                              1.014    12.268
n329.out[0] (.names)                                             0.261    12.529
n331.in[0] (.names)                                              1.014    13.543
n331.out[0] (.names)                                             0.261    13.804
n332.in[0] (.names)                                              1.014    14.818
n332.out[0] (.names)                                             0.261    15.079
n333.in[0] (.names)                                              1.014    16.093
n333.out[0] (.names)                                             0.261    16.354
n335.in[1] (.names)                                              1.014    17.367
n335.out[0] (.names)                                             0.261    17.628
n336.in[0] (.names)                                              1.014    18.642
n336.out[0] (.names)                                             0.261    18.903
n337.in[3] (.names)                                              1.014    19.917
n337.out[0] (.names)                                             0.261    20.178
n338.in[1] (.names)                                              1.014    21.192
n338.out[0] (.names)                                             0.261    21.453
n339.in[0] (.names)                                              1.014    22.467
n339.out[0] (.names)                                             0.261    22.728
n342.in[0] (.names)                                              1.014    23.742
n342.out[0] (.names)                                             0.261    24.003
n344.in[0] (.names)                                              1.014    25.016
n344.out[0] (.names)                                             0.261    25.277
n355.in[2] (.names)                                              1.014    26.291
n355.out[0] (.names)                                             0.261    26.552
n356.in[1] (.names)                                              1.014    27.566
n356.out[0] (.names)                                             0.261    27.827
n357.in[1] (.names)                                              1.014    28.841
n357.out[0] (.names)                                             0.261    29.102
n358.in[1] (.names)                                              1.014    30.116
n358.out[0] (.names)                                             0.261    30.377
n361.in[1] (.names)                                              1.014    31.390
n361.out[0] (.names)                                             0.261    31.651
n364.in[1] (.names)                                              1.014    32.665
n364.out[0] (.names)                                             0.261    32.926
n365.in[3] (.names)                                              1.014    33.940
n365.out[0] (.names)                                             0.261    34.201
n366.in[0] (.names)                                              1.014    35.215
n366.out[0] (.names)                                             0.261    35.476
n367.in[1] (.names)                                              1.014    36.490
n367.out[0] (.names)                                             0.261    36.751
n368.in[0] (.names)                                              1.014    37.765
n368.out[0] (.names)                                             0.261    38.026
n369.in[0] (.names)                                              1.014    39.039
n369.out[0] (.names)                                             0.261    39.300
n370.in[1] (.names)                                              1.014    40.314
n370.out[0] (.names)                                             0.261    40.575
n371.in[1] (.names)                                              1.014    41.589
n371.out[0] (.names)                                             0.261    41.850
n372.in[1] (.names)                                              1.014    42.864
n372.out[0] (.names)                                             0.261    43.125
n373.D[0] (.latch)                                               1.014    44.139
data arrival time                                                         44.139

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n373.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -44.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -43.191


#Path 54
Startpoint: n175.Q[0] (.latch clocked by pclk)
Endpoint  : n175.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n175.clk[0] (.latch)                                             1.014     1.014
n175.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n176.in[0] (.names)                                              1.014     2.070
n176.out[0] (.names)                                             0.261     2.331
n177.in[0] (.names)                                              1.014     3.344
n177.out[0] (.names)                                             0.261     3.605
n182.in[0] (.names)                                              1.014     4.619
n182.out[0] (.names)                                             0.261     4.880
n185.in[2] (.names)                                              1.014     5.894
n185.out[0] (.names)                                             0.261     6.155
n186.in[1] (.names)                                              1.014     7.169
n186.out[0] (.names)                                             0.261     7.430
n188.in[1] (.names)                                              1.014     8.444
n188.out[0] (.names)                                             0.261     8.705
n189.in[1] (.names)                                              1.014     9.719
n189.out[0] (.names)                                             0.261     9.980
n191.in[0] (.names)                                              1.014    10.993
n191.out[0] (.names)                                             0.261    11.254
n193.in[0] (.names)                                              1.014    12.268
n193.out[0] (.names)                                             0.261    12.529
n195.in[1] (.names)                                              1.014    13.543
n195.out[0] (.names)                                             0.261    13.804
n196.in[0] (.names)                                              1.014    14.818
n196.out[0] (.names)                                             0.261    15.079
n197.in[1] (.names)                                              1.014    16.093
n197.out[0] (.names)                                             0.261    16.354
n198.in[0] (.names)                                              1.014    17.367
n198.out[0] (.names)                                             0.261    17.628
n199.in[2] (.names)                                              1.014    18.642
n199.out[0] (.names)                                             0.261    18.903
n201.in[0] (.names)                                              1.014    19.917
n201.out[0] (.names)                                             0.261    20.178
n202.in[0] (.names)                                              1.014    21.192
n202.out[0] (.names)                                             0.261    21.453
n203.in[0] (.names)                                              1.014    22.467
n203.out[0] (.names)                                             0.261    22.728
n204.in[0] (.names)                                              1.014    23.742
n204.out[0] (.names)                                             0.261    24.003
n205.in[0] (.names)                                              1.014    25.016
n205.out[0] (.names)                                             0.261    25.277
n179.in[0] (.names)                                              1.014    26.291
n179.out[0] (.names)                                             0.261    26.552
n173.in[0] (.names)                                              1.014    27.566
n173.out[0] (.names)                                             0.261    27.827
n81.in[0] (.names)                                               1.014    28.841
n81.out[0] (.names)                                              0.261    29.102
n161.in[2] (.names)                                              1.014    30.116
n161.out[0] (.names)                                             0.261    30.377
n162.in[0] (.names)                                              1.014    31.390
n162.out[0] (.names)                                             0.261    31.651
n163.in[0] (.names)                                              1.014    32.665
n163.out[0] (.names)                                             0.261    32.926
n165.in[0] (.names)                                              1.014    33.940
n165.out[0] (.names)                                             0.261    34.201
n167.in[0] (.names)                                              1.014    35.215
n167.out[0] (.names)                                             0.261    35.476
n169.in[0] (.names)                                              1.014    36.490
n169.out[0] (.names)                                             0.261    36.751
n77.in[0] (.names)                                               1.014    37.765
n77.out[0] (.names)                                              0.261    38.026
n170.in[1] (.names)                                              1.014    39.039
n170.out[0] (.names)                                             0.261    39.300
n171.in[1] (.names)                                              1.014    40.314
n171.out[0] (.names)                                             0.261    40.575
n172.in[0] (.names)                                              1.014    41.589
n172.out[0] (.names)                                             0.261    41.850
n175.D[0] (.latch)                                               1.014    42.864
data arrival time                                                         42.864

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n175.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -42.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -41.916


#Path 55
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n71.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n104.in[2] (.names)                                              1.014    12.268
n104.out[0] (.names)                                             0.261    12.529
n106.in[2] (.names)                                              1.014    13.543
n106.out[0] (.names)                                             0.261    13.804
n118.in[1] (.names)                                              1.014    14.818
n118.out[0] (.names)                                             0.261    15.079
n119.in[1] (.names)                                              1.014    16.093
n119.out[0] (.names)                                             0.261    16.354
n120.in[0] (.names)                                              1.014    17.367
n120.out[0] (.names)                                             0.261    17.628
n124.in[0] (.names)                                              1.014    18.642
n124.out[0] (.names)                                             0.261    18.903
n127.in[0] (.names)                                              1.014    19.917
n127.out[0] (.names)                                             0.261    20.178
n123.in[1] (.names)                                              1.014    21.192
n123.out[0] (.names)                                             0.261    21.453
n114.in[0] (.names)                                              1.014    22.467
n114.out[0] (.names)                                             0.261    22.728
n115.in[1] (.names)                                              1.014    23.742
n115.out[0] (.names)                                             0.261    24.003
n128.in[0] (.names)                                              1.014    25.016
n128.out[0] (.names)                                             0.261    25.277
n129.in[0] (.names)                                              1.014    26.291
n129.out[0] (.names)                                             0.261    26.552
n132.in[0] (.names)                                              1.014    27.566
n132.out[0] (.names)                                             0.261    27.827
n131.in[0] (.names)                                              1.014    28.841
n131.out[0] (.names)                                             0.261    29.102
n121.in[0] (.names)                                              1.014    30.116
n121.out[0] (.names)                                             0.261    30.377
n134.in[2] (.names)                                              1.014    31.390
n134.out[0] (.names)                                             0.261    31.651
n135.in[2] (.names)                                              1.014    32.665
n135.out[0] (.names)                                             0.261    32.926
n97.in[0] (.names)                                               1.014    33.940
n97.out[0] (.names)                                              0.261    34.201
n74.in[0] (.names)                                               1.014    35.215
n74.out[0] (.names)                                              0.261    35.476
n130.in[1] (.names)                                              1.014    36.490
n130.out[0] (.names)                                             0.261    36.751
n138.in[0] (.names)                                              1.014    37.765
n138.out[0] (.names)                                             0.261    38.026
n139.in[0] (.names)                                              1.014    39.039
n139.out[0] (.names)                                             0.261    39.300
n60.in[0] (.names)                                               1.014    40.314
n60.out[0] (.names)                                              0.261    40.575
n70.in[0] (.names)                                               1.014    41.589
n70.out[0] (.names)                                              0.261    41.850
n71.D[0] (.latch)                                                1.014    42.864
data arrival time                                                         42.864

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n71.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -42.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -41.916


#Path 56
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n95.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n104.in[2] (.names)                                              1.014    12.268
n104.out[0] (.names)                                             0.261    12.529
n106.in[2] (.names)                                              1.014    13.543
n106.out[0] (.names)                                             0.261    13.804
n118.in[1] (.names)                                              1.014    14.818
n118.out[0] (.names)                                             0.261    15.079
n119.in[1] (.names)                                              1.014    16.093
n119.out[0] (.names)                                             0.261    16.354
n120.in[0] (.names)                                              1.014    17.367
n120.out[0] (.names)                                             0.261    17.628
n124.in[0] (.names)                                              1.014    18.642
n124.out[0] (.names)                                             0.261    18.903
n127.in[0] (.names)                                              1.014    19.917
n127.out[0] (.names)                                             0.261    20.178
n123.in[1] (.names)                                              1.014    21.192
n123.out[0] (.names)                                             0.261    21.453
n114.in[0] (.names)                                              1.014    22.467
n114.out[0] (.names)                                             0.261    22.728
n115.in[1] (.names)                                              1.014    23.742
n115.out[0] (.names)                                             0.261    24.003
n128.in[0] (.names)                                              1.014    25.016
n128.out[0] (.names)                                             0.261    25.277
n129.in[0] (.names)                                              1.014    26.291
n129.out[0] (.names)                                             0.261    26.552
n132.in[0] (.names)                                              1.014    27.566
n132.out[0] (.names)                                             0.261    27.827
n131.in[0] (.names)                                              1.014    28.841
n131.out[0] (.names)                                             0.261    29.102
n121.in[0] (.names)                                              1.014    30.116
n121.out[0] (.names)                                             0.261    30.377
n134.in[2] (.names)                                              1.014    31.390
n134.out[0] (.names)                                             0.261    31.651
n135.in[2] (.names)                                              1.014    32.665
n135.out[0] (.names)                                             0.261    32.926
n97.in[0] (.names)                                               1.014    33.940
n97.out[0] (.names)                                              0.261    34.201
n74.in[0] (.names)                                               1.014    35.215
n74.out[0] (.names)                                              0.261    35.476
n130.in[1] (.names)                                              1.014    36.490
n130.out[0] (.names)                                             0.261    36.751
n138.in[0] (.names)                                              1.014    37.765
n138.out[0] (.names)                                             0.261    38.026
n139.in[0] (.names)                                              1.014    39.039
n139.out[0] (.names)                                             0.261    39.300
n60.in[0] (.names)                                               1.014    40.314
n60.out[0] (.names)                                              0.261    40.575
n70.in[0] (.names)                                               1.014    41.589
n70.out[0] (.names)                                              0.261    41.850
n95.D[0] (.latch)                                                1.014    42.864
data arrival time                                                         42.864

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n95.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -42.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -41.916


#Path 57
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n38.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n881.in[1] (.names)                                              1.014     8.444
n881.out[0] (.names)                                             0.261     8.705
n884.in[0] (.names)                                              1.014     9.719
n884.out[0] (.names)                                             0.261     9.980
n885.in[1] (.names)                                              1.014    10.993
n885.out[0] (.names)                                             0.261    11.254
n887.in[1] (.names)                                              1.014    12.268
n887.out[0] (.names)                                             0.261    12.529
n888.in[0] (.names)                                              1.014    13.543
n888.out[0] (.names)                                             0.261    13.804
n867.in[0] (.names)                                              1.014    14.818
n867.out[0] (.names)                                             0.261    15.079
n891.in[1] (.names)                                              1.014    16.093
n891.out[0] (.names)                                             0.261    16.354
n889.in[0] (.names)                                              1.014    17.367
n889.out[0] (.names)                                             0.261    17.628
n890.in[0] (.names)                                              1.014    18.642
n890.out[0] (.names)                                             0.261    18.903
n893.in[1] (.names)                                              1.014    19.917
n893.out[0] (.names)                                             0.261    20.178
n894.in[0] (.names)                                              1.014    21.192
n894.out[0] (.names)                                             0.261    21.453
n898.in[1] (.names)                                              1.014    22.467
n898.out[0] (.names)                                             0.261    22.728
n896.in[0] (.names)                                              1.014    23.742
n896.out[0] (.names)                                             0.261    24.003
n897.in[0] (.names)                                              1.014    25.016
n897.out[0] (.names)                                             0.261    25.277
n899.in[1] (.names)                                              1.014    26.291
n899.out[0] (.names)                                             0.261    26.552
n835.in[0] (.names)                                              1.014    27.566
n835.out[0] (.names)                                             0.261    27.827
n859.in[1] (.names)                                              1.014    28.841
n859.out[0] (.names)                                             0.261    29.102
n860.in[0] (.names)                                              1.014    30.116
n860.out[0] (.names)                                             0.261    30.377
n863.in[0] (.names)                                              1.014    31.390
n863.out[0] (.names)                                             0.261    31.651
n842.in[1] (.names)                                              1.014    32.665
n842.out[0] (.names)                                             0.261    32.926
n865.in[1] (.names)                                              1.014    33.940
n865.out[0] (.names)                                             0.261    34.201
n866.in[0] (.names)                                              1.014    35.215
n866.out[0] (.names)                                             0.261    35.476
n832.in[0] (.names)                                              1.014    36.490
n832.out[0] (.names)                                             0.261    36.751
n829.in[0] (.names)                                              1.014    37.765
n829.out[0] (.names)                                             0.261    38.026
n39.in[0] (.names)                                               1.014    39.039
n39.out[0] (.names)                                              0.261    39.300
n510.in[2] (.names)                                              1.014    40.314
n510.out[0] (.names)                                             0.261    40.575
n38.D[0] (.latch)                                                1.014    41.589
data arrival time                                                         41.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n38.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -41.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -40.641


#Path 58
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n969.in[3] (.names)                                              1.014     3.344
n969.out[0] (.names)                                             0.261     3.605
n972.in[1] (.names)                                              1.014     4.619
n972.out[0] (.names)                                             0.261     4.880
n978.in[1] (.names)                                              1.014     5.894
n978.out[0] (.names)                                             0.261     6.155
n970.in[1] (.names)                                              1.014     7.169
n970.out[0] (.names)                                             0.261     7.430
n979.in[0] (.names)                                              1.014     8.444
n979.out[0] (.names)                                             0.261     8.705
n980.in[0] (.names)                                              1.014     9.719
n980.out[0] (.names)                                             0.261     9.980
n981.in[1] (.names)                                              1.014    10.993
n981.out[0] (.names)                                             0.261    11.254
n983.in[1] (.names)                                              1.014    12.268
n983.out[0] (.names)                                             0.261    12.529
n984.in[1] (.names)                                              1.014    13.543
n984.out[0] (.names)                                             0.261    13.804
n956.in[0] (.names)                                              1.014    14.818
n956.out[0] (.names)                                             0.261    15.079
n957.in[3] (.names)                                              1.014    16.093
n957.out[0] (.names)                                             0.261    16.354
n958.in[0] (.names)                                              1.014    17.367
n958.out[0] (.names)                                             0.261    17.628
n959.in[0] (.names)                                              1.014    18.642
n959.out[0] (.names)                                             0.261    18.903
n960.in[1] (.names)                                              1.014    19.917
n960.out[0] (.names)                                             0.261    20.178
n961.in[2] (.names)                                              1.014    21.192
n961.out[0] (.names)                                             0.261    21.453
n964.in[2] (.names)                                              1.014    22.467
n964.out[0] (.names)                                             0.261    22.728
n965.in[0] (.names)                                              1.014    23.742
n965.out[0] (.names)                                             0.261    24.003
n966.in[0] (.names)                                              1.014    25.016
n966.out[0] (.names)                                             0.261    25.277
n967.in[0] (.names)                                              1.014    26.291
n967.out[0] (.names)                                             0.261    26.552
n968.in[0] (.names)                                              1.014    27.566
n968.out[0] (.names)                                             0.261    27.827
n986.in[0] (.names)                                              1.014    28.841
n986.out[0] (.names)                                             0.261    29.102
n987.in[2] (.names)                                              1.014    30.116
n987.out[0] (.names)                                             0.261    30.377
n988.in[0] (.names)                                              1.014    31.390
n988.out[0] (.names)                                             0.261    31.651
n989.in[0] (.names)                                              1.014    32.665
n989.out[0] (.names)                                             0.261    32.926
n990.in[0] (.names)                                              1.014    33.940
n990.out[0] (.names)                                             0.261    34.201
n927.in[0] (.names)                                              1.014    35.215
n927.out[0] (.names)                                             0.261    35.476
n928.in[2] (.names)                                              1.014    36.490
n928.out[0] (.names)                                             0.261    36.751
n992.in[1] (.names)                                              1.014    37.765
n992.out[0] (.names)                                             0.261    38.026
n993.in[0] (.names)                                              1.014    39.039
n993.out[0] (.names)                                             0.261    39.300
n994.in[1] (.names)                                              1.014    40.314
n994.out[0] (.names)                                             0.261    40.575
n995.D[0] (.latch)                                               1.014    41.589
data arrival time                                                         41.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n995.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -41.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -40.641


#Path 59
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n35.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n104.in[2] (.names)                                              1.014    12.268
n104.out[0] (.names)                                             0.261    12.529
n106.in[2] (.names)                                              1.014    13.543
n106.out[0] (.names)                                             0.261    13.804
n118.in[1] (.names)                                              1.014    14.818
n118.out[0] (.names)                                             0.261    15.079
n119.in[1] (.names)                                              1.014    16.093
n119.out[0] (.names)                                             0.261    16.354
n120.in[0] (.names)                                              1.014    17.367
n120.out[0] (.names)                                             0.261    17.628
n124.in[0] (.names)                                              1.014    18.642
n124.out[0] (.names)                                             0.261    18.903
n127.in[0] (.names)                                              1.014    19.917
n127.out[0] (.names)                                             0.261    20.178
n123.in[1] (.names)                                              1.014    21.192
n123.out[0] (.names)                                             0.261    21.453
n114.in[0] (.names)                                              1.014    22.467
n114.out[0] (.names)                                             0.261    22.728
n115.in[1] (.names)                                              1.014    23.742
n115.out[0] (.names)                                             0.261    24.003
n128.in[0] (.names)                                              1.014    25.016
n128.out[0] (.names)                                             0.261    25.277
n129.in[0] (.names)                                              1.014    26.291
n129.out[0] (.names)                                             0.261    26.552
n132.in[0] (.names)                                              1.014    27.566
n132.out[0] (.names)                                             0.261    27.827
n131.in[0] (.names)                                              1.014    28.841
n131.out[0] (.names)                                             0.261    29.102
n121.in[0] (.names)                                              1.014    30.116
n121.out[0] (.names)                                             0.261    30.377
n134.in[2] (.names)                                              1.014    31.390
n134.out[0] (.names)                                             0.261    31.651
n135.in[2] (.names)                                              1.014    32.665
n135.out[0] (.names)                                             0.261    32.926
n97.in[0] (.names)                                               1.014    33.940
n97.out[0] (.names)                                              0.261    34.201
n74.in[0] (.names)                                               1.014    35.215
n74.out[0] (.names)                                              0.261    35.476
n130.in[1] (.names)                                              1.014    36.490
n130.out[0] (.names)                                             0.261    36.751
n138.in[0] (.names)                                              1.014    37.765
n138.out[0] (.names)                                             0.261    38.026
n139.in[0] (.names)                                              1.014    39.039
n139.out[0] (.names)                                             0.261    39.300
n60.in[0] (.names)                                               1.014    40.314
n60.out[0] (.names)                                              0.261    40.575
n35.D[0] (.latch)                                                1.014    41.589
data arrival time                                                         41.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n35.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -41.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -40.641


#Path 60
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n431.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n487.in[0] (.names)                                              1.014    27.566
n487.out[0] (.names)                                             0.261    27.827
n420.in[0] (.names)                                              1.014    28.841
n420.out[0] (.names)                                             0.261    29.102
n421.in[1] (.names)                                              1.014    30.116
n421.out[0] (.names)                                             0.261    30.377
n425.in[2] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n427.in[0] (.names)                                              1.014    32.665
n427.out[0] (.names)                                             0.261    32.926
n422.in[1] (.names)                                              1.014    33.940
n422.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n385.in[1] (.names)                                              1.014    36.490
n385.out[0] (.names)                                             0.261    36.751
n454.in[3] (.names)                                              1.014    37.765
n454.out[0] (.names)                                             0.261    38.026
n456.in[3] (.names)                                              1.014    39.039
n456.out[0] (.names)                                             0.261    39.300
n297.in[1] (.names)                                              1.014    40.314
n297.out[0] (.names)                                             0.261    40.575
n431.D[0] (.latch)                                               1.014    41.589
data arrival time                                                         41.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n431.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -41.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -40.641


#Path 61
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n487.in[0] (.names)                                              1.014    27.566
n487.out[0] (.names)                                             0.261    27.827
n420.in[0] (.names)                                              1.014    28.841
n420.out[0] (.names)                                             0.261    29.102
n421.in[1] (.names)                                              1.014    30.116
n421.out[0] (.names)                                             0.261    30.377
n425.in[2] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n427.in[0] (.names)                                              1.014    32.665
n427.out[0] (.names)                                             0.261    32.926
n422.in[1] (.names)                                              1.014    33.940
n422.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n385.in[1] (.names)                                              1.014    36.490
n385.out[0] (.names)                                             0.261    36.751
n454.in[3] (.names)                                              1.014    37.765
n454.out[0] (.names)                                             0.261    38.026
n456.in[3] (.names)                                              1.014    39.039
n456.out[0] (.names)                                             0.261    39.300
n297.in[1] (.names)                                              1.014    40.314
n297.out[0] (.names)                                             0.261    40.575
n394.D[0] (.latch)                                               1.014    41.589
data arrival time                                                         41.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n394.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -41.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -40.641


#Path 62
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n298.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n487.in[0] (.names)                                              1.014    27.566
n487.out[0] (.names)                                             0.261    27.827
n420.in[0] (.names)                                              1.014    28.841
n420.out[0] (.names)                                             0.261    29.102
n421.in[1] (.names)                                              1.014    30.116
n421.out[0] (.names)                                             0.261    30.377
n425.in[2] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n427.in[0] (.names)                                              1.014    32.665
n427.out[0] (.names)                                             0.261    32.926
n422.in[1] (.names)                                              1.014    33.940
n422.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n385.in[1] (.names)                                              1.014    36.490
n385.out[0] (.names)                                             0.261    36.751
n454.in[3] (.names)                                              1.014    37.765
n454.out[0] (.names)                                             0.261    38.026
n456.in[3] (.names)                                              1.014    39.039
n456.out[0] (.names)                                             0.261    39.300
n297.in[1] (.names)                                              1.014    40.314
n297.out[0] (.names)                                             0.261    40.575
n298.D[0] (.latch)                                               1.014    41.589
data arrival time                                                         41.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n298.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -41.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -40.641


#Path 63
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n397.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n487.in[0] (.names)                                              1.014    27.566
n487.out[0] (.names)                                             0.261    27.827
n420.in[0] (.names)                                              1.014    28.841
n420.out[0] (.names)                                             0.261    29.102
n421.in[1] (.names)                                              1.014    30.116
n421.out[0] (.names)                                             0.261    30.377
n425.in[2] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n427.in[0] (.names)                                              1.014    32.665
n427.out[0] (.names)                                             0.261    32.926
n422.in[1] (.names)                                              1.014    33.940
n422.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n385.in[1] (.names)                                              1.014    36.490
n385.out[0] (.names)                                             0.261    36.751
n386.in[1] (.names)                                              1.014    37.765
n386.out[0] (.names)                                             0.261    38.026
n382.in[2] (.names)                                              1.014    39.039
n382.out[0] (.names)                                             0.261    39.300
n396.in[1] (.names)                                              1.014    40.314
n396.out[0] (.names)                                             0.261    40.575
n397.D[0] (.latch)                                               1.014    41.589
data arrival time                                                         41.589

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n397.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -41.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -40.641


#Path 64
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : out:n39.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n881.in[1] (.names)                                              1.014     8.444
n881.out[0] (.names)                                             0.261     8.705
n884.in[0] (.names)                                              1.014     9.719
n884.out[0] (.names)                                             0.261     9.980
n885.in[1] (.names)                                              1.014    10.993
n885.out[0] (.names)                                             0.261    11.254
n887.in[1] (.names)                                              1.014    12.268
n887.out[0] (.names)                                             0.261    12.529
n888.in[0] (.names)                                              1.014    13.543
n888.out[0] (.names)                                             0.261    13.804
n867.in[0] (.names)                                              1.014    14.818
n867.out[0] (.names)                                             0.261    15.079
n891.in[1] (.names)                                              1.014    16.093
n891.out[0] (.names)                                             0.261    16.354
n889.in[0] (.names)                                              1.014    17.367
n889.out[0] (.names)                                             0.261    17.628
n890.in[0] (.names)                                              1.014    18.642
n890.out[0] (.names)                                             0.261    18.903
n893.in[1] (.names)                                              1.014    19.917
n893.out[0] (.names)                                             0.261    20.178
n894.in[0] (.names)                                              1.014    21.192
n894.out[0] (.names)                                             0.261    21.453
n898.in[1] (.names)                                              1.014    22.467
n898.out[0] (.names)                                             0.261    22.728
n896.in[0] (.names)                                              1.014    23.742
n896.out[0] (.names)                                             0.261    24.003
n897.in[0] (.names)                                              1.014    25.016
n897.out[0] (.names)                                             0.261    25.277
n899.in[1] (.names)                                              1.014    26.291
n899.out[0] (.names)                                             0.261    26.552
n835.in[0] (.names)                                              1.014    27.566
n835.out[0] (.names)                                             0.261    27.827
n859.in[1] (.names)                                              1.014    28.841
n859.out[0] (.names)                                             0.261    29.102
n860.in[0] (.names)                                              1.014    30.116
n860.out[0] (.names)                                             0.261    30.377
n863.in[0] (.names)                                              1.014    31.390
n863.out[0] (.names)                                             0.261    31.651
n842.in[1] (.names)                                              1.014    32.665
n842.out[0] (.names)                                             0.261    32.926
n865.in[1] (.names)                                              1.014    33.940
n865.out[0] (.names)                                             0.261    34.201
n866.in[0] (.names)                                              1.014    35.215
n866.out[0] (.names)                                             0.261    35.476
n832.in[0] (.names)                                              1.014    36.490
n832.out[0] (.names)                                             0.261    36.751
n829.in[0] (.names)                                              1.014    37.765
n829.out[0] (.names)                                             0.261    38.026
n39.in[0] (.names)                                               1.014    39.039
n39.out[0] (.names)                                              0.261    39.300
out:n39.outpad[0] (.output)                                      1.014    40.314
data arrival time                                                         40.314

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -40.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -40.314


#Path 65
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n905.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n907.in[2] (.names)                                              1.014    17.367
n907.out[0] (.names)                                             0.261    17.628
n918.in[0] (.names)                                              1.014    18.642
n918.out[0] (.names)                                             0.261    18.903
n857.in[0] (.names)                                              1.014    19.917
n857.out[0] (.names)                                             0.261    20.178
n1003.in[2] (.names)                                             1.014    21.192
n1003.out[0] (.names)                                            0.261    21.453
n1004.in[1] (.names)                                             1.014    22.467
n1004.out[0] (.names)                                            0.261    22.728
n1007.in[1] (.names)                                             1.014    23.742
n1007.out[0] (.names)                                            0.261    24.003
n1009.in[1] (.names)                                             1.014    25.016
n1009.out[0] (.names)                                            0.261    25.277
n1010.in[1] (.names)                                             1.014    26.291
n1010.out[0] (.names)                                            0.261    26.552
n1012.in[0] (.names)                                             1.014    27.566
n1012.out[0] (.names)                                            0.261    27.827
n1013.in[0] (.names)                                             1.014    28.841
n1013.out[0] (.names)                                            0.261    29.102
n1014.in[1] (.names)                                             1.014    30.116
n1014.out[0] (.names)                                            0.261    30.377
n1016.in[0] (.names)                                             1.014    31.390
n1016.out[0] (.names)                                            0.261    31.651
n1017.in[0] (.names)                                             1.014    32.665
n1017.out[0] (.names)                                            0.261    32.926
n1018.in[0] (.names)                                             1.014    33.940
n1018.out[0] (.names)                                            0.261    34.201
n1020.in[0] (.names)                                             1.014    35.215
n1020.out[0] (.names)                                            0.261    35.476
n1021.in[0] (.names)                                             1.014    36.490
n1021.out[0] (.names)                                            0.261    36.751
n1022.in[0] (.names)                                             1.014    37.765
n1022.out[0] (.names)                                            0.261    38.026
n904.in[0] (.names)                                              1.014    39.039
n904.out[0] (.names)                                             0.261    39.300
n905.D[0] (.latch)                                               1.014    40.314
data arrival time                                                         40.314

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n905.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -40.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -39.366


#Path 66
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n736.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n706.in[1] (.names)                                              1.014    17.367
n706.out[0] (.names)                                             0.261    17.628
n707.in[0] (.names)                                              1.014    18.642
n707.out[0] (.names)                                             0.261    18.903
n709.in[0] (.names)                                              1.014    19.917
n709.out[0] (.names)                                             0.261    20.178
n714.in[1] (.names)                                              1.014    21.192
n714.out[0] (.names)                                             0.261    21.453
n715.in[0] (.names)                                              1.014    22.467
n715.out[0] (.names)                                             0.261    22.728
n716.in[1] (.names)                                              1.014    23.742
n716.out[0] (.names)                                             0.261    24.003
n717.in[0] (.names)                                              1.014    25.016
n717.out[0] (.names)                                             0.261    25.277
n718.in[0] (.names)                                              1.014    26.291
n718.out[0] (.names)                                             0.261    26.552
n719.in[0] (.names)                                              1.014    27.566
n719.out[0] (.names)                                             0.261    27.827
n721.in[1] (.names)                                              1.014    28.841
n721.out[0] (.names)                                             0.261    29.102
n722.in[0] (.names)                                              1.014    30.116
n722.out[0] (.names)                                             0.261    30.377
n726.in[1] (.names)                                              1.014    31.390
n726.out[0] (.names)                                             0.261    31.651
n727.in[0] (.names)                                              1.014    32.665
n727.out[0] (.names)                                             0.261    32.926
n728.in[0] (.names)                                              1.014    33.940
n728.out[0] (.names)                                             0.261    34.201
n731.in[0] (.names)                                              1.014    35.215
n731.out[0] (.names)                                             0.261    35.476
n733.in[1] (.names)                                              1.014    36.490
n733.out[0] (.names)                                             0.261    36.751
n734.in[0] (.names)                                              1.014    37.765
n734.out[0] (.names)                                             0.261    38.026
n735.in[1] (.names)                                              1.014    39.039
n735.out[0] (.names)                                             0.261    39.300
n736.D[0] (.latch)                                               1.014    40.314
data arrival time                                                         40.314

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n736.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -40.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -39.366


#Path 67
Startpoint: n1047.Q[0] (.latch clocked by pclk)
Endpoint  : out:n33.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1047.clk[0] (.latch)                                            1.014     1.014
n1047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1048.in[1] (.names)                                             1.014     2.070
n1048.out[0] (.names)                                            0.261     2.331
n1050.in[0] (.names)                                             1.014     3.344
n1050.out[0] (.names)                                            0.261     3.605
n1052.in[0] (.names)                                             1.014     4.619
n1052.out[0] (.names)                                            0.261     4.880
n1053.in[0] (.names)                                             1.014     5.894
n1053.out[0] (.names)                                            0.261     6.155
n1054.in[1] (.names)                                             1.014     7.169
n1054.out[0] (.names)                                            0.261     7.430
n1055.in[0] (.names)                                             1.014     8.444
n1055.out[0] (.names)                                            0.261     8.705
n1057.in[0] (.names)                                             1.014     9.719
n1057.out[0] (.names)                                            0.261     9.980
n1058.in[0] (.names)                                             1.014    10.993
n1058.out[0] (.names)                                            0.261    11.254
n1059.in[0] (.names)                                             1.014    12.268
n1059.out[0] (.names)                                            0.261    12.529
n710.in[0] (.names)                                              1.014    13.543
n710.out[0] (.names)                                             0.261    13.804
n495.in[2] (.names)                                              1.014    14.818
n495.out[0] (.names)                                             0.261    15.079
n1077.in[1] (.names)                                             1.014    16.093
n1077.out[0] (.names)                                            0.261    16.354
n1079.in[0] (.names)                                             1.014    17.367
n1079.out[0] (.names)                                            0.261    17.628
n1070.in[0] (.names)                                             1.014    18.642
n1070.out[0] (.names)                                            0.261    18.903
n1071.in[1] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1072.in[1] (.names)                                             1.014    21.192
n1072.out[0] (.names)                                            0.261    21.453
n1073.in[0] (.names)                                             1.014    22.467
n1073.out[0] (.names)                                            0.261    22.728
n53.in[0] (.names)                                               1.014    23.742
n53.out[0] (.names)                                              0.261    24.003
n1075.in[0] (.names)                                             1.014    25.016
n1075.out[0] (.names)                                            0.261    25.277
n1080.in[2] (.names)                                             1.014    26.291
n1080.out[0] (.names)                                            0.261    26.552
n1081.in[3] (.names)                                             1.014    27.566
n1081.out[0] (.names)                                            0.261    27.827
n1083.in[0] (.names)                                             1.014    28.841
n1083.out[0] (.names)                                            0.261    29.102
n1084.in[0] (.names)                                             1.014    30.116
n1084.out[0] (.names)                                            0.261    30.377
n1085.in[0] (.names)                                             1.014    31.390
n1085.out[0] (.names)                                            0.261    31.651
n1061.in[0] (.names)                                             1.014    32.665
n1061.out[0] (.names)                                            0.261    32.926
n50.in[0] (.names)                                               1.014    33.940
n50.out[0] (.names)                                              0.261    34.201
n496.in[2] (.names)                                              1.014    35.215
n496.out[0] (.names)                                             0.261    35.476
n497.in[2] (.names)                                              1.014    36.490
n497.out[0] (.names)                                             0.261    36.751
n33.in[0] (.names)                                               1.014    37.765
n33.out[0] (.names)                                              0.261    38.026
out:n33.outpad[0] (.output)                                      1.014    39.039
data arrival time                                                         39.039

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -39.039
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -39.039


#Path 68
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n46.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n881.in[1] (.names)                                              1.014     8.444
n881.out[0] (.names)                                             0.261     8.705
n884.in[0] (.names)                                              1.014     9.719
n884.out[0] (.names)                                             0.261     9.980
n885.in[1] (.names)                                              1.014    10.993
n885.out[0] (.names)                                             0.261    11.254
n887.in[1] (.names)                                              1.014    12.268
n887.out[0] (.names)                                             0.261    12.529
n888.in[0] (.names)                                              1.014    13.543
n888.out[0] (.names)                                             0.261    13.804
n867.in[0] (.names)                                              1.014    14.818
n867.out[0] (.names)                                             0.261    15.079
n891.in[1] (.names)                                              1.014    16.093
n891.out[0] (.names)                                             0.261    16.354
n889.in[0] (.names)                                              1.014    17.367
n889.out[0] (.names)                                             0.261    17.628
n890.in[0] (.names)                                              1.014    18.642
n890.out[0] (.names)                                             0.261    18.903
n893.in[1] (.names)                                              1.014    19.917
n893.out[0] (.names)                                             0.261    20.178
n894.in[0] (.names)                                              1.014    21.192
n894.out[0] (.names)                                             0.261    21.453
n898.in[1] (.names)                                              1.014    22.467
n898.out[0] (.names)                                             0.261    22.728
n896.in[0] (.names)                                              1.014    23.742
n896.out[0] (.names)                                             0.261    24.003
n897.in[0] (.names)                                              1.014    25.016
n897.out[0] (.names)                                             0.261    25.277
n899.in[1] (.names)                                              1.014    26.291
n899.out[0] (.names)                                             0.261    26.552
n835.in[0] (.names)                                              1.014    27.566
n835.out[0] (.names)                                             0.261    27.827
n859.in[1] (.names)                                              1.014    28.841
n859.out[0] (.names)                                             0.261    29.102
n860.in[0] (.names)                                              1.014    30.116
n860.out[0] (.names)                                             0.261    30.377
n863.in[0] (.names)                                              1.014    31.390
n863.out[0] (.names)                                             0.261    31.651
n842.in[1] (.names)                                              1.014    32.665
n842.out[0] (.names)                                             0.261    32.926
n865.in[1] (.names)                                              1.014    33.940
n865.out[0] (.names)                                             0.261    34.201
n866.in[0] (.names)                                              1.014    35.215
n866.out[0] (.names)                                             0.261    35.476
n832.in[0] (.names)                                              1.014    36.490
n832.out[0] (.names)                                             0.261    36.751
n829.in[0] (.names)                                              1.014    37.765
n829.out[0] (.names)                                             0.261    38.026
n46.D[0] (.latch)                                                1.014    39.039
data arrival time                                                         39.039

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n46.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -39.039
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -38.092


#Path 69
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n59.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n265.in[0] (.names)                                              1.014    16.093
n265.out[0] (.names)                                             0.261    16.354
n259.in[3] (.names)                                              1.014    17.367
n259.out[0] (.names)                                             0.261    17.628
n266.in[1] (.names)                                              1.014    18.642
n266.out[0] (.names)                                             0.261    18.903
n267.in[0] (.names)                                              1.014    19.917
n267.out[0] (.names)                                             0.261    20.178
n269.in[0] (.names)                                              1.014    21.192
n269.out[0] (.names)                                             0.261    21.453
n270.in[0] (.names)                                              1.014    22.467
n270.out[0] (.names)                                             0.261    22.728
n272.in[2] (.names)                                              1.014    23.742
n272.out[0] (.names)                                             0.261    24.003
n273.in[0] (.names)                                              1.014    25.016
n273.out[0] (.names)                                             0.261    25.277
n260.in[0] (.names)                                              1.014    26.291
n260.out[0] (.names)                                             0.261    26.552
n274.in[0] (.names)                                              1.014    27.566
n274.out[0] (.names)                                             0.261    27.827
n277.in[0] (.names)                                              1.014    28.841
n277.out[0] (.names)                                             0.261    29.102
n278.in[2] (.names)                                              1.014    30.116
n278.out[0] (.names)                                             0.261    30.377
n279.in[0] (.names)                                              1.014    31.390
n279.out[0] (.names)                                             0.261    31.651
n281.in[0] (.names)                                              1.014    32.665
n281.out[0] (.names)                                             0.261    32.926
n68.in[0] (.names)                                               1.014    33.940
n68.out[0] (.names)                                              0.261    34.201
n287.in[0] (.names)                                              1.014    35.215
n287.out[0] (.names)                                             0.261    35.476
n288.in[0] (.names)                                              1.014    36.490
n288.out[0] (.names)                                             0.261    36.751
n58.in[2] (.names)                                               1.014    37.765
n58.out[0] (.names)                                              0.261    38.026
n59.D[0] (.latch)                                                1.014    39.039
data arrival time                                                         39.039

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n59.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -39.039
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -38.092


#Path 70
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n374.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n345.in[0] (.names)                                              1.014     2.070
n345.out[0] (.names)                                             0.261     2.331
n346.in[2] (.names)                                              1.014     3.344
n346.out[0] (.names)                                             0.261     3.605
n349.in[2] (.names)                                              1.014     4.619
n349.out[0] (.names)                                             0.261     4.880
n350.in[0] (.names)                                              1.014     5.894
n350.out[0] (.names)                                             0.261     6.155
n351.in[1] (.names)                                              1.014     7.169
n351.out[0] (.names)                                             0.261     7.430
n313.in[0] (.names)                                              1.014     8.444
n313.out[0] (.names)                                             0.261     8.705
n327.in[2] (.names)                                              1.014     9.719
n327.out[0] (.names)                                             0.261     9.980
n328.in[0] (.names)                                              1.014    10.993
n328.out[0] (.names)                                             0.261    11.254
n329.in[0] (.names)                                              1.014    12.268
n329.out[0] (.names)                                             0.261    12.529
n331.in[0] (.names)                                              1.014    13.543
n331.out[0] (.names)                                             0.261    13.804
n332.in[0] (.names)                                              1.014    14.818
n332.out[0] (.names)                                             0.261    15.079
n333.in[0] (.names)                                              1.014    16.093
n333.out[0] (.names)                                             0.261    16.354
n335.in[1] (.names)                                              1.014    17.367
n335.out[0] (.names)                                             0.261    17.628
n336.in[0] (.names)                                              1.014    18.642
n336.out[0] (.names)                                             0.261    18.903
n337.in[3] (.names)                                              1.014    19.917
n337.out[0] (.names)                                             0.261    20.178
n338.in[1] (.names)                                              1.014    21.192
n338.out[0] (.names)                                             0.261    21.453
n339.in[0] (.names)                                              1.014    22.467
n339.out[0] (.names)                                             0.261    22.728
n342.in[0] (.names)                                              1.014    23.742
n342.out[0] (.names)                                             0.261    24.003
n344.in[0] (.names)                                              1.014    25.016
n344.out[0] (.names)                                             0.261    25.277
n355.in[2] (.names)                                              1.014    26.291
n355.out[0] (.names)                                             0.261    26.552
n356.in[1] (.names)                                              1.014    27.566
n356.out[0] (.names)                                             0.261    27.827
n357.in[1] (.names)                                              1.014    28.841
n357.out[0] (.names)                                             0.261    29.102
n358.in[1] (.names)                                              1.014    30.116
n358.out[0] (.names)                                             0.261    30.377
n361.in[1] (.names)                                              1.014    31.390
n361.out[0] (.names)                                             0.261    31.651
n364.in[1] (.names)                                              1.014    32.665
n364.out[0] (.names)                                             0.261    32.926
n365.in[3] (.names)                                              1.014    33.940
n365.out[0] (.names)                                             0.261    34.201
n366.in[0] (.names)                                              1.014    35.215
n366.out[0] (.names)                                             0.261    35.476
n367.in[1] (.names)                                              1.014    36.490
n367.out[0] (.names)                                             0.261    36.751
n368.in[0] (.names)                                              1.014    37.765
n368.out[0] (.names)                                             0.261    38.026
n374.D[0] (.latch)                                               1.014    39.039
data arrival time                                                         39.039

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n374.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -39.039
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -38.092


#Path 71
Startpoint: n175.Q[0] (.latch clocked by pclk)
Endpoint  : n78.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n175.clk[0] (.latch)                                             1.014     1.014
n175.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n176.in[0] (.names)                                              1.014     2.070
n176.out[0] (.names)                                             0.261     2.331
n177.in[0] (.names)                                              1.014     3.344
n177.out[0] (.names)                                             0.261     3.605
n182.in[0] (.names)                                              1.014     4.619
n182.out[0] (.names)                                             0.261     4.880
n185.in[2] (.names)                                              1.014     5.894
n185.out[0] (.names)                                             0.261     6.155
n186.in[1] (.names)                                              1.014     7.169
n186.out[0] (.names)                                             0.261     7.430
n188.in[1] (.names)                                              1.014     8.444
n188.out[0] (.names)                                             0.261     8.705
n189.in[1] (.names)                                              1.014     9.719
n189.out[0] (.names)                                             0.261     9.980
n191.in[0] (.names)                                              1.014    10.993
n191.out[0] (.names)                                             0.261    11.254
n193.in[0] (.names)                                              1.014    12.268
n193.out[0] (.names)                                             0.261    12.529
n195.in[1] (.names)                                              1.014    13.543
n195.out[0] (.names)                                             0.261    13.804
n196.in[0] (.names)                                              1.014    14.818
n196.out[0] (.names)                                             0.261    15.079
n197.in[1] (.names)                                              1.014    16.093
n197.out[0] (.names)                                             0.261    16.354
n198.in[0] (.names)                                              1.014    17.367
n198.out[0] (.names)                                             0.261    17.628
n199.in[2] (.names)                                              1.014    18.642
n199.out[0] (.names)                                             0.261    18.903
n201.in[0] (.names)                                              1.014    19.917
n201.out[0] (.names)                                             0.261    20.178
n202.in[0] (.names)                                              1.014    21.192
n202.out[0] (.names)                                             0.261    21.453
n203.in[0] (.names)                                              1.014    22.467
n203.out[0] (.names)                                             0.261    22.728
n204.in[0] (.names)                                              1.014    23.742
n204.out[0] (.names)                                             0.261    24.003
n205.in[0] (.names)                                              1.014    25.016
n205.out[0] (.names)                                             0.261    25.277
n179.in[0] (.names)                                              1.014    26.291
n179.out[0] (.names)                                             0.261    26.552
n173.in[0] (.names)                                              1.014    27.566
n173.out[0] (.names)                                             0.261    27.827
n81.in[0] (.names)                                               1.014    28.841
n81.out[0] (.names)                                              0.261    29.102
n161.in[2] (.names)                                              1.014    30.116
n161.out[0] (.names)                                             0.261    30.377
n162.in[0] (.names)                                              1.014    31.390
n162.out[0] (.names)                                             0.261    31.651
n163.in[0] (.names)                                              1.014    32.665
n163.out[0] (.names)                                             0.261    32.926
n165.in[0] (.names)                                              1.014    33.940
n165.out[0] (.names)                                             0.261    34.201
n167.in[0] (.names)                                              1.014    35.215
n167.out[0] (.names)                                             0.261    35.476
n169.in[0] (.names)                                              1.014    36.490
n169.out[0] (.names)                                             0.261    36.751
n77.in[0] (.names)                                               1.014    37.765
n77.out[0] (.names)                                              0.261    38.026
n78.D[0] (.latch)                                                1.014    39.039
data arrival time                                                         39.039

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n78.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -39.039
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -38.092


#Path 72
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n426.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n487.in[0] (.names)                                              1.014    27.566
n487.out[0] (.names)                                             0.261    27.827
n420.in[0] (.names)                                              1.014    28.841
n420.out[0] (.names)                                             0.261    29.102
n421.in[1] (.names)                                              1.014    30.116
n421.out[0] (.names)                                             0.261    30.377
n425.in[2] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n427.in[0] (.names)                                              1.014    32.665
n427.out[0] (.names)                                             0.261    32.926
n422.in[1] (.names)                                              1.014    33.940
n422.out[0] (.names)                                             0.261    34.201
n423.in[0] (.names)                                              1.014    35.215
n423.out[0] (.names)                                             0.261    35.476
n385.in[1] (.names)                                              1.014    36.490
n385.out[0] (.names)                                             0.261    36.751
n426.D[0] (.latch)                                               1.014    37.765
data arrival time                                                         37.765

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n426.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -37.765
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -36.817


#Path 73
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n732.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n706.in[1] (.names)                                              1.014    17.367
n706.out[0] (.names)                                             0.261    17.628
n707.in[0] (.names)                                              1.014    18.642
n707.out[0] (.names)                                             0.261    18.903
n709.in[0] (.names)                                              1.014    19.917
n709.out[0] (.names)                                             0.261    20.178
n714.in[1] (.names)                                              1.014    21.192
n714.out[0] (.names)                                             0.261    21.453
n715.in[0] (.names)                                              1.014    22.467
n715.out[0] (.names)                                             0.261    22.728
n716.in[1] (.names)                                              1.014    23.742
n716.out[0] (.names)                                             0.261    24.003
n717.in[0] (.names)                                              1.014    25.016
n717.out[0] (.names)                                             0.261    25.277
n718.in[0] (.names)                                              1.014    26.291
n718.out[0] (.names)                                             0.261    26.552
n719.in[0] (.names)                                              1.014    27.566
n719.out[0] (.names)                                             0.261    27.827
n721.in[1] (.names)                                              1.014    28.841
n721.out[0] (.names)                                             0.261    29.102
n722.in[0] (.names)                                              1.014    30.116
n722.out[0] (.names)                                             0.261    30.377
n726.in[1] (.names)                                              1.014    31.390
n726.out[0] (.names)                                             0.261    31.651
n727.in[0] (.names)                                              1.014    32.665
n727.out[0] (.names)                                             0.261    32.926
n728.in[0] (.names)                                              1.014    33.940
n728.out[0] (.names)                                             0.261    34.201
n731.in[0] (.names)                                              1.014    35.215
n731.out[0] (.names)                                             0.261    35.476
n732.D[0] (.latch)                                               1.014    36.490
data arrival time                                                         36.490

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n732.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -36.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -35.542


#Path 74
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n99.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n104.in[2] (.names)                                              1.014    12.268
n104.out[0] (.names)                                             0.261    12.529
n106.in[2] (.names)                                              1.014    13.543
n106.out[0] (.names)                                             0.261    13.804
n118.in[1] (.names)                                              1.014    14.818
n118.out[0] (.names)                                             0.261    15.079
n119.in[1] (.names)                                              1.014    16.093
n119.out[0] (.names)                                             0.261    16.354
n120.in[0] (.names)                                              1.014    17.367
n120.out[0] (.names)                                             0.261    17.628
n124.in[0] (.names)                                              1.014    18.642
n124.out[0] (.names)                                             0.261    18.903
n127.in[0] (.names)                                              1.014    19.917
n127.out[0] (.names)                                             0.261    20.178
n123.in[1] (.names)                                              1.014    21.192
n123.out[0] (.names)                                             0.261    21.453
n114.in[0] (.names)                                              1.014    22.467
n114.out[0] (.names)                                             0.261    22.728
n115.in[1] (.names)                                              1.014    23.742
n115.out[0] (.names)                                             0.261    24.003
n128.in[0] (.names)                                              1.014    25.016
n128.out[0] (.names)                                             0.261    25.277
n129.in[0] (.names)                                              1.014    26.291
n129.out[0] (.names)                                             0.261    26.552
n132.in[0] (.names)                                              1.014    27.566
n132.out[0] (.names)                                             0.261    27.827
n131.in[0] (.names)                                              1.014    28.841
n131.out[0] (.names)                                             0.261    29.102
n121.in[0] (.names)                                              1.014    30.116
n121.out[0] (.names)                                             0.261    30.377
n134.in[2] (.names)                                              1.014    31.390
n134.out[0] (.names)                                             0.261    31.651
n135.in[2] (.names)                                              1.014    32.665
n135.out[0] (.names)                                             0.261    32.926
n97.in[0] (.names)                                               1.014    33.940
n97.out[0] (.names)                                              0.261    34.201
n98.in[3] (.names)                                               1.014    35.215
n98.out[0] (.names)                                              0.261    35.476
n99.D[0] (.latch)                                                1.014    36.490
data arrival time                                                         36.490

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n99.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -36.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -35.542


#Path 75
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n43.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n104.in[2] (.names)                                              1.014    12.268
n104.out[0] (.names)                                             0.261    12.529
n106.in[2] (.names)                                              1.014    13.543
n106.out[0] (.names)                                             0.261    13.804
n118.in[1] (.names)                                              1.014    14.818
n118.out[0] (.names)                                             0.261    15.079
n119.in[1] (.names)                                              1.014    16.093
n119.out[0] (.names)                                             0.261    16.354
n120.in[0] (.names)                                              1.014    17.367
n120.out[0] (.names)                                             0.261    17.628
n124.in[0] (.names)                                              1.014    18.642
n124.out[0] (.names)                                             0.261    18.903
n127.in[0] (.names)                                              1.014    19.917
n127.out[0] (.names)                                             0.261    20.178
n123.in[1] (.names)                                              1.014    21.192
n123.out[0] (.names)                                             0.261    21.453
n114.in[0] (.names)                                              1.014    22.467
n114.out[0] (.names)                                             0.261    22.728
n115.in[1] (.names)                                              1.014    23.742
n115.out[0] (.names)                                             0.261    24.003
n128.in[0] (.names)                                              1.014    25.016
n128.out[0] (.names)                                             0.261    25.277
n129.in[0] (.names)                                              1.014    26.291
n129.out[0] (.names)                                             0.261    26.552
n132.in[0] (.names)                                              1.014    27.566
n132.out[0] (.names)                                             0.261    27.827
n131.in[0] (.names)                                              1.014    28.841
n131.out[0] (.names)                                             0.261    29.102
n121.in[0] (.names)                                              1.014    30.116
n121.out[0] (.names)                                             0.261    30.377
n134.in[2] (.names)                                              1.014    31.390
n134.out[0] (.names)                                             0.261    31.651
n135.in[2] (.names)                                              1.014    32.665
n135.out[0] (.names)                                             0.261    32.926
n97.in[0] (.names)                                               1.014    33.940
n97.out[0] (.names)                                              0.261    34.201
n74.in[0] (.names)                                               1.014    35.215
n74.out[0] (.names)                                              0.261    35.476
n43.D[0] (.latch)                                                1.014    36.490
data arrival time                                                         36.490

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n43.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -36.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -35.542


#Path 76
Startpoint: n1047.Q[0] (.latch clocked by pclk)
Endpoint  : n1047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1047.clk[0] (.latch)                                            1.014     1.014
n1047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1048.in[1] (.names)                                             1.014     2.070
n1048.out[0] (.names)                                            0.261     2.331
n1050.in[0] (.names)                                             1.014     3.344
n1050.out[0] (.names)                                            0.261     3.605
n1052.in[0] (.names)                                             1.014     4.619
n1052.out[0] (.names)                                            0.261     4.880
n1053.in[0] (.names)                                             1.014     5.894
n1053.out[0] (.names)                                            0.261     6.155
n1054.in[1] (.names)                                             1.014     7.169
n1054.out[0] (.names)                                            0.261     7.430
n1055.in[0] (.names)                                             1.014     8.444
n1055.out[0] (.names)                                            0.261     8.705
n1057.in[0] (.names)                                             1.014     9.719
n1057.out[0] (.names)                                            0.261     9.980
n1058.in[0] (.names)                                             1.014    10.993
n1058.out[0] (.names)                                            0.261    11.254
n1059.in[0] (.names)                                             1.014    12.268
n1059.out[0] (.names)                                            0.261    12.529
n710.in[0] (.names)                                              1.014    13.543
n710.out[0] (.names)                                             0.261    13.804
n495.in[2] (.names)                                              1.014    14.818
n495.out[0] (.names)                                             0.261    15.079
n1077.in[1] (.names)                                             1.014    16.093
n1077.out[0] (.names)                                            0.261    16.354
n1079.in[0] (.names)                                             1.014    17.367
n1079.out[0] (.names)                                            0.261    17.628
n1070.in[0] (.names)                                             1.014    18.642
n1070.out[0] (.names)                                            0.261    18.903
n1071.in[1] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1072.in[1] (.names)                                             1.014    21.192
n1072.out[0] (.names)                                            0.261    21.453
n1073.in[0] (.names)                                             1.014    22.467
n1073.out[0] (.names)                                            0.261    22.728
n53.in[0] (.names)                                               1.014    23.742
n53.out[0] (.names)                                              0.261    24.003
n1075.in[0] (.names)                                             1.014    25.016
n1075.out[0] (.names)                                            0.261    25.277
n1080.in[2] (.names)                                             1.014    26.291
n1080.out[0] (.names)                                            0.261    26.552
n1081.in[3] (.names)                                             1.014    27.566
n1081.out[0] (.names)                                            0.261    27.827
n1083.in[0] (.names)                                             1.014    28.841
n1083.out[0] (.names)                                            0.261    29.102
n1084.in[0] (.names)                                             1.014    30.116
n1084.out[0] (.names)                                            0.261    30.377
n1085.in[0] (.names)                                             1.014    31.390
n1085.out[0] (.names)                                            0.261    31.651
n1061.in[0] (.names)                                             1.014    32.665
n1061.out[0] (.names)                                            0.261    32.926
n50.in[0] (.names)                                               1.014    33.940
n50.out[0] (.names)                                              0.261    34.201
n1045.in[2] (.names)                                             1.014    35.215
n1045.out[0] (.names)                                            0.261    35.476
n1047.D[0] (.latch)                                              1.014    36.490
data arrival time                                                         36.490

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1047.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -36.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -35.542


#Path 77
Startpoint: n1047.Q[0] (.latch clocked by pclk)
Endpoint  : n51.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1047.clk[0] (.latch)                                            1.014     1.014
n1047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1048.in[1] (.names)                                             1.014     2.070
n1048.out[0] (.names)                                            0.261     2.331
n1050.in[0] (.names)                                             1.014     3.344
n1050.out[0] (.names)                                            0.261     3.605
n1052.in[0] (.names)                                             1.014     4.619
n1052.out[0] (.names)                                            0.261     4.880
n1053.in[0] (.names)                                             1.014     5.894
n1053.out[0] (.names)                                            0.261     6.155
n1054.in[1] (.names)                                             1.014     7.169
n1054.out[0] (.names)                                            0.261     7.430
n1055.in[0] (.names)                                             1.014     8.444
n1055.out[0] (.names)                                            0.261     8.705
n1057.in[0] (.names)                                             1.014     9.719
n1057.out[0] (.names)                                            0.261     9.980
n1058.in[0] (.names)                                             1.014    10.993
n1058.out[0] (.names)                                            0.261    11.254
n1059.in[0] (.names)                                             1.014    12.268
n1059.out[0] (.names)                                            0.261    12.529
n710.in[0] (.names)                                              1.014    13.543
n710.out[0] (.names)                                             0.261    13.804
n495.in[2] (.names)                                              1.014    14.818
n495.out[0] (.names)                                             0.261    15.079
n1077.in[1] (.names)                                             1.014    16.093
n1077.out[0] (.names)                                            0.261    16.354
n1079.in[0] (.names)                                             1.014    17.367
n1079.out[0] (.names)                                            0.261    17.628
n1070.in[0] (.names)                                             1.014    18.642
n1070.out[0] (.names)                                            0.261    18.903
n1071.in[1] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1072.in[1] (.names)                                             1.014    21.192
n1072.out[0] (.names)                                            0.261    21.453
n1073.in[0] (.names)                                             1.014    22.467
n1073.out[0] (.names)                                            0.261    22.728
n53.in[0] (.names)                                               1.014    23.742
n53.out[0] (.names)                                              0.261    24.003
n1075.in[0] (.names)                                             1.014    25.016
n1075.out[0] (.names)                                            0.261    25.277
n1080.in[2] (.names)                                             1.014    26.291
n1080.out[0] (.names)                                            0.261    26.552
n1081.in[3] (.names)                                             1.014    27.566
n1081.out[0] (.names)                                            0.261    27.827
n1083.in[0] (.names)                                             1.014    28.841
n1083.out[0] (.names)                                            0.261    29.102
n1084.in[0] (.names)                                             1.014    30.116
n1084.out[0] (.names)                                            0.261    30.377
n1085.in[0] (.names)                                             1.014    31.390
n1085.out[0] (.names)                                            0.261    31.651
n1061.in[0] (.names)                                             1.014    32.665
n1061.out[0] (.names)                                            0.261    32.926
n50.in[0] (.names)                                               1.014    33.940
n50.out[0] (.names)                                              0.261    34.201
n51.D[0] (.latch)                                                1.014    35.215
data arrival time                                                         35.215

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n51.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -35.215
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.267


#Path 78
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n725.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n706.in[1] (.names)                                              1.014    17.367
n706.out[0] (.names)                                             0.261    17.628
n707.in[0] (.names)                                              1.014    18.642
n707.out[0] (.names)                                             0.261    18.903
n709.in[0] (.names)                                              1.014    19.917
n709.out[0] (.names)                                             0.261    20.178
n714.in[1] (.names)                                              1.014    21.192
n714.out[0] (.names)                                             0.261    21.453
n715.in[0] (.names)                                              1.014    22.467
n715.out[0] (.names)                                             0.261    22.728
n716.in[1] (.names)                                              1.014    23.742
n716.out[0] (.names)                                             0.261    24.003
n717.in[0] (.names)                                              1.014    25.016
n717.out[0] (.names)                                             0.261    25.277
n718.in[0] (.names)                                              1.014    26.291
n718.out[0] (.names)                                             0.261    26.552
n719.in[0] (.names)                                              1.014    27.566
n719.out[0] (.names)                                             0.261    27.827
n721.in[1] (.names)                                              1.014    28.841
n721.out[0] (.names)                                             0.261    29.102
n722.in[0] (.names)                                              1.014    30.116
n722.out[0] (.names)                                             0.261    30.377
n726.in[1] (.names)                                              1.014    31.390
n726.out[0] (.names)                                             0.261    31.651
n727.in[0] (.names)                                              1.014    32.665
n727.out[0] (.names)                                             0.261    32.926
n728.in[0] (.names)                                              1.014    33.940
n728.out[0] (.names)                                             0.261    34.201
n725.D[0] (.latch)                                               1.014    35.215
data arrival time                                                         35.215

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n725.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -35.215
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.267


#Path 79
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n869.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n881.in[1] (.names)                                              1.014     8.444
n881.out[0] (.names)                                             0.261     8.705
n884.in[0] (.names)                                              1.014     9.719
n884.out[0] (.names)                                             0.261     9.980
n885.in[1] (.names)                                              1.014    10.993
n885.out[0] (.names)                                             0.261    11.254
n887.in[1] (.names)                                              1.014    12.268
n887.out[0] (.names)                                             0.261    12.529
n888.in[0] (.names)                                              1.014    13.543
n888.out[0] (.names)                                             0.261    13.804
n867.in[0] (.names)                                              1.014    14.818
n867.out[0] (.names)                                             0.261    15.079
n891.in[1] (.names)                                              1.014    16.093
n891.out[0] (.names)                                             0.261    16.354
n889.in[0] (.names)                                              1.014    17.367
n889.out[0] (.names)                                             0.261    17.628
n890.in[0] (.names)                                              1.014    18.642
n890.out[0] (.names)                                             0.261    18.903
n893.in[1] (.names)                                              1.014    19.917
n893.out[0] (.names)                                             0.261    20.178
n894.in[0] (.names)                                              1.014    21.192
n894.out[0] (.names)                                             0.261    21.453
n898.in[1] (.names)                                              1.014    22.467
n898.out[0] (.names)                                             0.261    22.728
n896.in[0] (.names)                                              1.014    23.742
n896.out[0] (.names)                                             0.261    24.003
n897.in[0] (.names)                                              1.014    25.016
n897.out[0] (.names)                                             0.261    25.277
n899.in[1] (.names)                                              1.014    26.291
n899.out[0] (.names)                                             0.261    26.552
n835.in[0] (.names)                                              1.014    27.566
n835.out[0] (.names)                                             0.261    27.827
n859.in[1] (.names)                                              1.014    28.841
n859.out[0] (.names)                                             0.261    29.102
n860.in[0] (.names)                                              1.014    30.116
n860.out[0] (.names)                                             0.261    30.377
n863.in[0] (.names)                                              1.014    31.390
n863.out[0] (.names)                                             0.261    31.651
n842.in[1] (.names)                                              1.014    32.665
n842.out[0] (.names)                                             0.261    32.926
n865.in[1] (.names)                                              1.014    33.940
n865.out[0] (.names)                                             0.261    34.201
n869.D[0] (.latch)                                               1.014    35.215
data arrival time                                                         35.215

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n869.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -35.215
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.267


#Path 80
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n104.in[2] (.names)                                              1.014    12.268
n104.out[0] (.names)                                             0.261    12.529
n106.in[2] (.names)                                              1.014    13.543
n106.out[0] (.names)                                             0.261    13.804
n118.in[1] (.names)                                              1.014    14.818
n118.out[0] (.names)                                             0.261    15.079
n119.in[1] (.names)                                              1.014    16.093
n119.out[0] (.names)                                             0.261    16.354
n120.in[0] (.names)                                              1.014    17.367
n120.out[0] (.names)                                             0.261    17.628
n124.in[0] (.names)                                              1.014    18.642
n124.out[0] (.names)                                             0.261    18.903
n127.in[0] (.names)                                              1.014    19.917
n127.out[0] (.names)                                             0.261    20.178
n123.in[1] (.names)                                              1.014    21.192
n123.out[0] (.names)                                             0.261    21.453
n114.in[0] (.names)                                              1.014    22.467
n114.out[0] (.names)                                             0.261    22.728
n115.in[1] (.names)                                              1.014    23.742
n115.out[0] (.names)                                             0.261    24.003
n128.in[0] (.names)                                              1.014    25.016
n128.out[0] (.names)                                             0.261    25.277
n129.in[0] (.names)                                              1.014    26.291
n129.out[0] (.names)                                             0.261    26.552
n132.in[0] (.names)                                              1.014    27.566
n132.out[0] (.names)                                             0.261    27.827
n131.in[0] (.names)                                              1.014    28.841
n131.out[0] (.names)                                             0.261    29.102
n121.in[0] (.names)                                              1.014    30.116
n121.out[0] (.names)                                             0.261    30.377
n134.in[2] (.names)                                              1.014    31.390
n134.out[0] (.names)                                             0.261    31.651
n135.in[2] (.names)                                              1.014    32.665
n135.out[0] (.names)                                             0.261    32.926
n97.in[0] (.names)                                               1.014    33.940
n97.out[0] (.names)                                              0.261    34.201
n117.D[0] (.latch)                                               1.014    35.215
data arrival time                                                         35.215

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n117.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -35.215
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.267


#Path 81
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n69.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n90.in[2] (.names)                                               1.014    12.268
n90.out[0] (.names)                                              0.261    12.529
n94.in[1] (.names)                                               1.014    13.543
n94.out[0] (.names)                                              0.261    13.804
n103.in[1] (.names)                                              1.014    14.818
n103.out[0] (.names)                                             0.261    15.079
n265.in[0] (.names)                                              1.014    16.093
n265.out[0] (.names)                                             0.261    16.354
n259.in[3] (.names)                                              1.014    17.367
n259.out[0] (.names)                                             0.261    17.628
n266.in[1] (.names)                                              1.014    18.642
n266.out[0] (.names)                                             0.261    18.903
n267.in[0] (.names)                                              1.014    19.917
n267.out[0] (.names)                                             0.261    20.178
n269.in[0] (.names)                                              1.014    21.192
n269.out[0] (.names)                                             0.261    21.453
n270.in[0] (.names)                                              1.014    22.467
n270.out[0] (.names)                                             0.261    22.728
n272.in[2] (.names)                                              1.014    23.742
n272.out[0] (.names)                                             0.261    24.003
n273.in[0] (.names)                                              1.014    25.016
n273.out[0] (.names)                                             0.261    25.277
n260.in[0] (.names)                                              1.014    26.291
n260.out[0] (.names)                                             0.261    26.552
n274.in[0] (.names)                                              1.014    27.566
n274.out[0] (.names)                                             0.261    27.827
n277.in[0] (.names)                                              1.014    28.841
n277.out[0] (.names)                                             0.261    29.102
n278.in[2] (.names)                                              1.014    30.116
n278.out[0] (.names)                                             0.261    30.377
n279.in[0] (.names)                                              1.014    31.390
n279.out[0] (.names)                                             0.261    31.651
n281.in[0] (.names)                                              1.014    32.665
n281.out[0] (.names)                                             0.261    32.926
n68.in[0] (.names)                                               1.014    33.940
n68.out[0] (.names)                                              0.261    34.201
n69.D[0] (.latch)                                                1.014    35.215
data arrival time                                                         35.215

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n69.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -35.215
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.267


#Path 82
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n402.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n440.in[2] (.names)                                              1.014    21.192
n440.out[0] (.names)                                             0.261    21.453
n442.in[1] (.names)                                              1.014    22.467
n442.out[0] (.names)                                             0.261    22.728
n443.in[0] (.names)                                              1.014    23.742
n443.out[0] (.names)                                             0.261    24.003
n444.in[0] (.names)                                              1.014    25.016
n444.out[0] (.names)                                             0.261    25.277
n447.in[1] (.names)                                              1.014    26.291
n447.out[0] (.names)                                             0.261    26.552
n449.in[0] (.names)                                              1.014    27.566
n449.out[0] (.names)                                             0.261    27.827
n450.in[0] (.names)                                              1.014    28.841
n450.out[0] (.names)                                             0.261    29.102
n304.in[0] (.names)                                              1.014    30.116
n304.out[0] (.names)                                             0.261    30.377
n455.in[0] (.names)                                              1.014    31.390
n455.out[0] (.names)                                             0.261    31.651
n457.in[0] (.names)                                              1.014    32.665
n457.out[0] (.names)                                             0.261    32.926
n451.in[0] (.names)                                              1.014    33.940
n451.out[0] (.names)                                             0.261    34.201
n402.D[0] (.latch)                                               1.014    35.215
data arrival time                                                         35.215

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n402.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -35.215
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.267


#Path 83
Startpoint: n1047.Q[0] (.latch clocked by pclk)
Endpoint  : n1062.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1047.clk[0] (.latch)                                            1.014     1.014
n1047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1048.in[1] (.names)                                             1.014     2.070
n1048.out[0] (.names)                                            0.261     2.331
n1050.in[0] (.names)                                             1.014     3.344
n1050.out[0] (.names)                                            0.261     3.605
n1052.in[0] (.names)                                             1.014     4.619
n1052.out[0] (.names)                                            0.261     4.880
n1053.in[0] (.names)                                             1.014     5.894
n1053.out[0] (.names)                                            0.261     6.155
n1054.in[1] (.names)                                             1.014     7.169
n1054.out[0] (.names)                                            0.261     7.430
n1055.in[0] (.names)                                             1.014     8.444
n1055.out[0] (.names)                                            0.261     8.705
n1057.in[0] (.names)                                             1.014     9.719
n1057.out[0] (.names)                                            0.261     9.980
n1058.in[0] (.names)                                             1.014    10.993
n1058.out[0] (.names)                                            0.261    11.254
n1059.in[0] (.names)                                             1.014    12.268
n1059.out[0] (.names)                                            0.261    12.529
n710.in[0] (.names)                                              1.014    13.543
n710.out[0] (.names)                                             0.261    13.804
n495.in[2] (.names)                                              1.014    14.818
n495.out[0] (.names)                                             0.261    15.079
n1077.in[1] (.names)                                             1.014    16.093
n1077.out[0] (.names)                                            0.261    16.354
n1079.in[0] (.names)                                             1.014    17.367
n1079.out[0] (.names)                                            0.261    17.628
n1070.in[0] (.names)                                             1.014    18.642
n1070.out[0] (.names)                                            0.261    18.903
n1071.in[1] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1072.in[1] (.names)                                             1.014    21.192
n1072.out[0] (.names)                                            0.261    21.453
n1073.in[0] (.names)                                             1.014    22.467
n1073.out[0] (.names)                                            0.261    22.728
n53.in[0] (.names)                                               1.014    23.742
n53.out[0] (.names)                                              0.261    24.003
n1075.in[0] (.names)                                             1.014    25.016
n1075.out[0] (.names)                                            0.261    25.277
n1080.in[2] (.names)                                             1.014    26.291
n1080.out[0] (.names)                                            0.261    26.552
n1081.in[3] (.names)                                             1.014    27.566
n1081.out[0] (.names)                                            0.261    27.827
n1083.in[0] (.names)                                             1.014    28.841
n1083.out[0] (.names)                                            0.261    29.102
n1084.in[0] (.names)                                             1.014    30.116
n1084.out[0] (.names)                                            0.261    30.377
n1085.in[0] (.names)                                             1.014    31.390
n1085.out[0] (.names)                                            0.261    31.651
n1061.in[0] (.names)                                             1.014    32.665
n1061.out[0] (.names)                                            0.261    32.926
n1062.D[0] (.latch)                                              1.014    33.940
data arrival time                                                         33.940

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1062.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -33.940
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -32.992


#Path 84
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n363.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n345.in[0] (.names)                                              1.014     2.070
n345.out[0] (.names)                                             0.261     2.331
n346.in[2] (.names)                                              1.014     3.344
n346.out[0] (.names)                                             0.261     3.605
n349.in[2] (.names)                                              1.014     4.619
n349.out[0] (.names)                                             0.261     4.880
n350.in[0] (.names)                                              1.014     5.894
n350.out[0] (.names)                                             0.261     6.155
n351.in[1] (.names)                                              1.014     7.169
n351.out[0] (.names)                                             0.261     7.430
n313.in[0] (.names)                                              1.014     8.444
n313.out[0] (.names)                                             0.261     8.705
n327.in[2] (.names)                                              1.014     9.719
n327.out[0] (.names)                                             0.261     9.980
n328.in[0] (.names)                                              1.014    10.993
n328.out[0] (.names)                                             0.261    11.254
n329.in[0] (.names)                                              1.014    12.268
n329.out[0] (.names)                                             0.261    12.529
n331.in[0] (.names)                                              1.014    13.543
n331.out[0] (.names)                                             0.261    13.804
n332.in[0] (.names)                                              1.014    14.818
n332.out[0] (.names)                                             0.261    15.079
n333.in[0] (.names)                                              1.014    16.093
n333.out[0] (.names)                                             0.261    16.354
n335.in[1] (.names)                                              1.014    17.367
n335.out[0] (.names)                                             0.261    17.628
n336.in[0] (.names)                                              1.014    18.642
n336.out[0] (.names)                                             0.261    18.903
n337.in[3] (.names)                                              1.014    19.917
n337.out[0] (.names)                                             0.261    20.178
n338.in[1] (.names)                                              1.014    21.192
n338.out[0] (.names)                                             0.261    21.453
n339.in[0] (.names)                                              1.014    22.467
n339.out[0] (.names)                                             0.261    22.728
n342.in[0] (.names)                                              1.014    23.742
n342.out[0] (.names)                                             0.261    24.003
n344.in[0] (.names)                                              1.014    25.016
n344.out[0] (.names)                                             0.261    25.277
n355.in[2] (.names)                                              1.014    26.291
n355.out[0] (.names)                                             0.261    26.552
n356.in[1] (.names)                                              1.014    27.566
n356.out[0] (.names)                                             0.261    27.827
n357.in[1] (.names)                                              1.014    28.841
n357.out[0] (.names)                                             0.261    29.102
n358.in[1] (.names)                                              1.014    30.116
n358.out[0] (.names)                                             0.261    30.377
n361.in[1] (.names)                                              1.014    31.390
n361.out[0] (.names)                                             0.261    31.651
n362.in[0] (.names)                                              1.014    32.665
n362.out[0] (.names)                                             0.261    32.926
n363.D[0] (.latch)                                               1.014    33.940
data arrival time                                                         33.940

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n363.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -33.940
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -32.992


#Path 85
Startpoint: n175.Q[0] (.latch clocked by pclk)
Endpoint  : n168.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n175.clk[0] (.latch)                                             1.014     1.014
n175.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n176.in[0] (.names)                                              1.014     2.070
n176.out[0] (.names)                                             0.261     2.331
n177.in[0] (.names)                                              1.014     3.344
n177.out[0] (.names)                                             0.261     3.605
n182.in[0] (.names)                                              1.014     4.619
n182.out[0] (.names)                                             0.261     4.880
n185.in[2] (.names)                                              1.014     5.894
n185.out[0] (.names)                                             0.261     6.155
n186.in[1] (.names)                                              1.014     7.169
n186.out[0] (.names)                                             0.261     7.430
n188.in[1] (.names)                                              1.014     8.444
n188.out[0] (.names)                                             0.261     8.705
n189.in[1] (.names)                                              1.014     9.719
n189.out[0] (.names)                                             0.261     9.980
n191.in[0] (.names)                                              1.014    10.993
n191.out[0] (.names)                                             0.261    11.254
n193.in[0] (.names)                                              1.014    12.268
n193.out[0] (.names)                                             0.261    12.529
n195.in[1] (.names)                                              1.014    13.543
n195.out[0] (.names)                                             0.261    13.804
n196.in[0] (.names)                                              1.014    14.818
n196.out[0] (.names)                                             0.261    15.079
n197.in[1] (.names)                                              1.014    16.093
n197.out[0] (.names)                                             0.261    16.354
n198.in[0] (.names)                                              1.014    17.367
n198.out[0] (.names)                                             0.261    17.628
n199.in[2] (.names)                                              1.014    18.642
n199.out[0] (.names)                                             0.261    18.903
n201.in[0] (.names)                                              1.014    19.917
n201.out[0] (.names)                                             0.261    20.178
n202.in[0] (.names)                                              1.014    21.192
n202.out[0] (.names)                                             0.261    21.453
n203.in[0] (.names)                                              1.014    22.467
n203.out[0] (.names)                                             0.261    22.728
n204.in[0] (.names)                                              1.014    23.742
n204.out[0] (.names)                                             0.261    24.003
n205.in[0] (.names)                                              1.014    25.016
n205.out[0] (.names)                                             0.261    25.277
n179.in[0] (.names)                                              1.014    26.291
n179.out[0] (.names)                                             0.261    26.552
n208.in[2] (.names)                                              1.014    27.566
n208.out[0] (.names)                                             0.261    27.827
n210.in[1] (.names)                                              1.014    28.841
n210.out[0] (.names)                                             0.261    29.102
n212.in[1] (.names)                                              1.014    30.116
n212.out[0] (.names)                                             0.261    30.377
n164.in[0] (.names)                                              1.014    31.390
n164.out[0] (.names)                                             0.261    31.651
n166.in[0] (.names)                                              1.014    32.665
n166.out[0] (.names)                                             0.261    32.926
n168.D[0] (.latch)                                               1.014    33.940
data arrival time                                                         33.940

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n168.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -33.940
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -32.992


#Path 86
Startpoint: n175.Q[0] (.latch clocked by pclk)
Endpoint  : n157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n175.clk[0] (.latch)                                             1.014     1.014
n175.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n176.in[0] (.names)                                              1.014     2.070
n176.out[0] (.names)                                             0.261     2.331
n177.in[0] (.names)                                              1.014     3.344
n177.out[0] (.names)                                             0.261     3.605
n182.in[0] (.names)                                              1.014     4.619
n182.out[0] (.names)                                             0.261     4.880
n185.in[2] (.names)                                              1.014     5.894
n185.out[0] (.names)                                             0.261     6.155
n186.in[1] (.names)                                              1.014     7.169
n186.out[0] (.names)                                             0.261     7.430
n188.in[1] (.names)                                              1.014     8.444
n188.out[0] (.names)                                             0.261     8.705
n189.in[1] (.names)                                              1.014     9.719
n189.out[0] (.names)                                             0.261     9.980
n191.in[0] (.names)                                              1.014    10.993
n191.out[0] (.names)                                             0.261    11.254
n193.in[0] (.names)                                              1.014    12.268
n193.out[0] (.names)                                             0.261    12.529
n195.in[1] (.names)                                              1.014    13.543
n195.out[0] (.names)                                             0.261    13.804
n196.in[0] (.names)                                              1.014    14.818
n196.out[0] (.names)                                             0.261    15.079
n197.in[1] (.names)                                              1.014    16.093
n197.out[0] (.names)                                             0.261    16.354
n198.in[0] (.names)                                              1.014    17.367
n198.out[0] (.names)                                             0.261    17.628
n199.in[2] (.names)                                              1.014    18.642
n199.out[0] (.names)                                             0.261    18.903
n201.in[0] (.names)                                              1.014    19.917
n201.out[0] (.names)                                             0.261    20.178
n202.in[0] (.names)                                              1.014    21.192
n202.out[0] (.names)                                             0.261    21.453
n203.in[0] (.names)                                              1.014    22.467
n203.out[0] (.names)                                             0.261    22.728
n204.in[0] (.names)                                              1.014    23.742
n204.out[0] (.names)                                             0.261    24.003
n205.in[0] (.names)                                              1.014    25.016
n205.out[0] (.names)                                             0.261    25.277
n179.in[0] (.names)                                              1.014    26.291
n179.out[0] (.names)                                             0.261    26.552
n173.in[0] (.names)                                              1.014    27.566
n173.out[0] (.names)                                             0.261    27.827
n81.in[0] (.names)                                               1.014    28.841
n81.out[0] (.names)                                              0.261    29.102
n161.in[2] (.names)                                              1.014    30.116
n161.out[0] (.names)                                             0.261    30.377
n162.in[0] (.names)                                              1.014    31.390
n162.out[0] (.names)                                             0.261    31.651
n163.in[0] (.names)                                              1.014    32.665
n163.out[0] (.names)                                             0.261    32.926
n157.D[0] (.latch)                                               1.014    33.940
data arrival time                                                         33.940

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n157.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -33.940
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -32.992


#Path 87
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n864.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n881.in[1] (.names)                                              1.014     8.444
n881.out[0] (.names)                                             0.261     8.705
n884.in[0] (.names)                                              1.014     9.719
n884.out[0] (.names)                                             0.261     9.980
n885.in[1] (.names)                                              1.014    10.993
n885.out[0] (.names)                                             0.261    11.254
n887.in[1] (.names)                                              1.014    12.268
n887.out[0] (.names)                                             0.261    12.529
n888.in[0] (.names)                                              1.014    13.543
n888.out[0] (.names)                                             0.261    13.804
n867.in[0] (.names)                                              1.014    14.818
n867.out[0] (.names)                                             0.261    15.079
n891.in[1] (.names)                                              1.014    16.093
n891.out[0] (.names)                                             0.261    16.354
n889.in[0] (.names)                                              1.014    17.367
n889.out[0] (.names)                                             0.261    17.628
n890.in[0] (.names)                                              1.014    18.642
n890.out[0] (.names)                                             0.261    18.903
n893.in[1] (.names)                                              1.014    19.917
n893.out[0] (.names)                                             0.261    20.178
n894.in[0] (.names)                                              1.014    21.192
n894.out[0] (.names)                                             0.261    21.453
n898.in[1] (.names)                                              1.014    22.467
n898.out[0] (.names)                                             0.261    22.728
n896.in[0] (.names)                                              1.014    23.742
n896.out[0] (.names)                                             0.261    24.003
n897.in[0] (.names)                                              1.014    25.016
n897.out[0] (.names)                                             0.261    25.277
n899.in[1] (.names)                                              1.014    26.291
n899.out[0] (.names)                                             0.261    26.552
n835.in[0] (.names)                                              1.014    27.566
n835.out[0] (.names)                                             0.261    27.827
n859.in[1] (.names)                                              1.014    28.841
n859.out[0] (.names)                                             0.261    29.102
n860.in[0] (.names)                                              1.014    30.116
n860.out[0] (.names)                                             0.261    30.377
n863.in[0] (.names)                                              1.014    31.390
n863.out[0] (.names)                                             0.261    31.651
n864.D[0] (.latch)                                               1.014    32.665
data arrival time                                                         32.665

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n864.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -32.665
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.717


#Path 88
Startpoint: n175.Q[0] (.latch clocked by pclk)
Endpoint  : n184.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n175.clk[0] (.latch)                                             1.014     1.014
n175.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n176.in[0] (.names)                                              1.014     2.070
n176.out[0] (.names)                                             0.261     2.331
n177.in[0] (.names)                                              1.014     3.344
n177.out[0] (.names)                                             0.261     3.605
n182.in[0] (.names)                                              1.014     4.619
n182.out[0] (.names)                                             0.261     4.880
n185.in[2] (.names)                                              1.014     5.894
n185.out[0] (.names)                                             0.261     6.155
n186.in[1] (.names)                                              1.014     7.169
n186.out[0] (.names)                                             0.261     7.430
n188.in[1] (.names)                                              1.014     8.444
n188.out[0] (.names)                                             0.261     8.705
n189.in[1] (.names)                                              1.014     9.719
n189.out[0] (.names)                                             0.261     9.980
n191.in[0] (.names)                                              1.014    10.993
n191.out[0] (.names)                                             0.261    11.254
n193.in[0] (.names)                                              1.014    12.268
n193.out[0] (.names)                                             0.261    12.529
n195.in[1] (.names)                                              1.014    13.543
n195.out[0] (.names)                                             0.261    13.804
n196.in[0] (.names)                                              1.014    14.818
n196.out[0] (.names)                                             0.261    15.079
n197.in[1] (.names)                                              1.014    16.093
n197.out[0] (.names)                                             0.261    16.354
n198.in[0] (.names)                                              1.014    17.367
n198.out[0] (.names)                                             0.261    17.628
n199.in[2] (.names)                                              1.014    18.642
n199.out[0] (.names)                                             0.261    18.903
n201.in[0] (.names)                                              1.014    19.917
n201.out[0] (.names)                                             0.261    20.178
n202.in[0] (.names)                                              1.014    21.192
n202.out[0] (.names)                                             0.261    21.453
n203.in[0] (.names)                                              1.014    22.467
n203.out[0] (.names)                                             0.261    22.728
n204.in[0] (.names)                                              1.014    23.742
n204.out[0] (.names)                                             0.261    24.003
n205.in[0] (.names)                                              1.014    25.016
n205.out[0] (.names)                                             0.261    25.277
n179.in[0] (.names)                                              1.014    26.291
n179.out[0] (.names)                                             0.261    26.552
n173.in[0] (.names)                                              1.014    27.566
n173.out[0] (.names)                                             0.261    27.827
n206.in[2] (.names)                                              1.014    28.841
n206.out[0] (.names)                                             0.261    29.102
n207.in[1] (.names)                                              1.014    30.116
n207.out[0] (.names)                                             0.261    30.377
n72.in[0] (.names)                                               1.014    31.390
n72.out[0] (.names)                                              0.261    31.651
n184.D[0] (.latch)                                               1.014    32.665
data arrival time                                                         32.665

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n184.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -32.665
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.717


#Path 89
Startpoint: n175.Q[0] (.latch clocked by pclk)
Endpoint  : n73.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n175.clk[0] (.latch)                                             1.014     1.014
n175.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n176.in[0] (.names)                                              1.014     2.070
n176.out[0] (.names)                                             0.261     2.331
n177.in[0] (.names)                                              1.014     3.344
n177.out[0] (.names)                                             0.261     3.605
n182.in[0] (.names)                                              1.014     4.619
n182.out[0] (.names)                                             0.261     4.880
n185.in[2] (.names)                                              1.014     5.894
n185.out[0] (.names)                                             0.261     6.155
n186.in[1] (.names)                                              1.014     7.169
n186.out[0] (.names)                                             0.261     7.430
n188.in[1] (.names)                                              1.014     8.444
n188.out[0] (.names)                                             0.261     8.705
n189.in[1] (.names)                                              1.014     9.719
n189.out[0] (.names)                                             0.261     9.980
n191.in[0] (.names)                                              1.014    10.993
n191.out[0] (.names)                                             0.261    11.254
n193.in[0] (.names)                                              1.014    12.268
n193.out[0] (.names)                                             0.261    12.529
n195.in[1] (.names)                                              1.014    13.543
n195.out[0] (.names)                                             0.261    13.804
n196.in[0] (.names)                                              1.014    14.818
n196.out[0] (.names)                                             0.261    15.079
n197.in[1] (.names)                                              1.014    16.093
n197.out[0] (.names)                                             0.261    16.354
n198.in[0] (.names)                                              1.014    17.367
n198.out[0] (.names)                                             0.261    17.628
n199.in[2] (.names)                                              1.014    18.642
n199.out[0] (.names)                                             0.261    18.903
n201.in[0] (.names)                                              1.014    19.917
n201.out[0] (.names)                                             0.261    20.178
n202.in[0] (.names)                                              1.014    21.192
n202.out[0] (.names)                                             0.261    21.453
n203.in[0] (.names)                                              1.014    22.467
n203.out[0] (.names)                                             0.261    22.728
n204.in[0] (.names)                                              1.014    23.742
n204.out[0] (.names)                                             0.261    24.003
n205.in[0] (.names)                                              1.014    25.016
n205.out[0] (.names)                                             0.261    25.277
n179.in[0] (.names)                                              1.014    26.291
n179.out[0] (.names)                                             0.261    26.552
n173.in[0] (.names)                                              1.014    27.566
n173.out[0] (.names)                                             0.261    27.827
n206.in[2] (.names)                                              1.014    28.841
n206.out[0] (.names)                                             0.261    29.102
n207.in[1] (.names)                                              1.014    30.116
n207.out[0] (.names)                                             0.261    30.377
n72.in[0] (.names)                                               1.014    31.390
n72.out[0] (.names)                                              0.261    31.651
n73.D[0] (.latch)                                                1.014    32.665
data arrival time                                                         32.665

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n73.clk[0] (.latch)                                              1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -32.665
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.717


#Path 90
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n284.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n482.in[0] (.names)                                              1.014    27.566
n482.out[0] (.names)                                             0.261    27.827
n483.in[1] (.names)                                              1.014    28.841
n483.out[0] (.names)                                             0.261    29.102
n299.in[1] (.names)                                              1.014    30.116
n299.out[0] (.names)                                             0.261    30.377
n284.D[0] (.latch)                                               1.014    31.390
data arrival time                                                         31.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -31.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.443


#Path 91
Startpoint: n175.Q[0] (.latch clocked by pclk)
Endpoint  : n180.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n175.clk[0] (.latch)                                             1.014     1.014
n175.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n176.in[0] (.names)                                              1.014     2.070
n176.out[0] (.names)                                             0.261     2.331
n177.in[0] (.names)                                              1.014     3.344
n177.out[0] (.names)                                             0.261     3.605
n182.in[0] (.names)                                              1.014     4.619
n182.out[0] (.names)                                             0.261     4.880
n185.in[2] (.names)                                              1.014     5.894
n185.out[0] (.names)                                             0.261     6.155
n186.in[1] (.names)                                              1.014     7.169
n186.out[0] (.names)                                             0.261     7.430
n188.in[1] (.names)                                              1.014     8.444
n188.out[0] (.names)                                             0.261     8.705
n189.in[1] (.names)                                              1.014     9.719
n189.out[0] (.names)                                             0.261     9.980
n191.in[0] (.names)                                              1.014    10.993
n191.out[0] (.names)                                             0.261    11.254
n193.in[0] (.names)                                              1.014    12.268
n193.out[0] (.names)                                             0.261    12.529
n195.in[1] (.names)                                              1.014    13.543
n195.out[0] (.names)                                             0.261    13.804
n196.in[0] (.names)                                              1.014    14.818
n196.out[0] (.names)                                             0.261    15.079
n197.in[1] (.names)                                              1.014    16.093
n197.out[0] (.names)                                             0.261    16.354
n198.in[0] (.names)                                              1.014    17.367
n198.out[0] (.names)                                             0.261    17.628
n199.in[2] (.names)                                              1.014    18.642
n199.out[0] (.names)                                             0.261    18.903
n201.in[0] (.names)                                              1.014    19.917
n201.out[0] (.names)                                             0.261    20.178
n202.in[0] (.names)                                              1.014    21.192
n202.out[0] (.names)                                             0.261    21.453
n203.in[0] (.names)                                              1.014    22.467
n203.out[0] (.names)                                             0.261    22.728
n204.in[0] (.names)                                              1.014    23.742
n204.out[0] (.names)                                             0.261    24.003
n205.in[0] (.names)                                              1.014    25.016
n205.out[0] (.names)                                             0.261    25.277
n179.in[0] (.names)                                              1.014    26.291
n179.out[0] (.names)                                             0.261    26.552
n173.in[0] (.names)                                              1.014    27.566
n173.out[0] (.names)                                             0.261    27.827
n206.in[2] (.names)                                              1.014    28.841
n206.out[0] (.names)                                             0.261    29.102
n207.in[1] (.names)                                              1.014    30.116
n207.out[0] (.names)                                             0.261    30.377
n180.D[0] (.latch)                                               1.014    31.390
data arrival time                                                         31.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n180.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -31.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.443


#Path 92
Startpoint: n284.Q[0] (.latch clocked by pclk)
Endpoint  : n641.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n284.clk[0] (.latch)                                             1.014     1.014
n284.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n576.in[2] (.names)                                              1.014     2.070
n576.out[0] (.names)                                             0.261     2.331
n577.in[0] (.names)                                              1.014     3.344
n577.out[0] (.names)                                             0.261     3.605
n578.in[1] (.names)                                              1.014     4.619
n578.out[0] (.names)                                             0.261     4.880
n579.in[0] (.names)                                              1.014     5.894
n579.out[0] (.names)                                             0.261     6.155
n580.in[1] (.names)                                              1.014     7.169
n580.out[0] (.names)                                             0.261     7.430
n581.in[1] (.names)                                              1.014     8.444
n581.out[0] (.names)                                             0.261     8.705
n583.in[0] (.names)                                              1.014     9.719
n583.out[0] (.names)                                             0.261     9.980
n587.in[1] (.names)                                              1.014    10.993
n587.out[0] (.names)                                             0.261    11.254
n589.in[0] (.names)                                              1.014    12.268
n589.out[0] (.names)                                             0.261    12.529
n582.in[0] (.names)                                              1.014    13.543
n582.out[0] (.names)                                             0.261    13.804
n591.in[0] (.names)                                              1.014    14.818
n591.out[0] (.names)                                             0.261    15.079
n628.in[1] (.names)                                              1.014    16.093
n628.out[0] (.names)                                             0.261    16.354
n630.in[1] (.names)                                              1.014    17.367
n630.out[0] (.names)                                             0.261    17.628
n632.in[1] (.names)                                              1.014    18.642
n632.out[0] (.names)                                             0.261    18.903
n633.in[0] (.names)                                              1.014    19.917
n633.out[0] (.names)                                             0.261    20.178
n625.in[0] (.names)                                              1.014    21.192
n625.out[0] (.names)                                             0.261    21.453
n626.in[0] (.names)                                              1.014    22.467
n626.out[0] (.names)                                             0.261    22.728
n634.in[1] (.names)                                              1.014    23.742
n634.out[0] (.names)                                             0.261    24.003
n636.in[0] (.names)                                              1.014    25.016
n636.out[0] (.names)                                             0.261    25.277
n637.in[0] (.names)                                              1.014    26.291
n637.out[0] (.names)                                             0.261    26.552
n638.in[2] (.names)                                              1.014    27.566
n638.out[0] (.names)                                             0.261    27.827
n639.in[0] (.names)                                              1.014    28.841
n639.out[0] (.names)                                             0.261    29.102
n640.in[0] (.names)                                              1.014    30.116
n640.out[0] (.names)                                             0.261    30.377
n641.D[0] (.latch)                                               1.014    31.390
data arrival time                                                         31.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n641.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -31.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.443


#Path 93
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n300.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n440.in[2] (.names)                                              1.014    21.192
n440.out[0] (.names)                                             0.261    21.453
n442.in[1] (.names)                                              1.014    22.467
n442.out[0] (.names)                                             0.261    22.728
n443.in[0] (.names)                                              1.014    23.742
n443.out[0] (.names)                                             0.261    24.003
n444.in[0] (.names)                                              1.014    25.016
n444.out[0] (.names)                                             0.261    25.277
n447.in[1] (.names)                                              1.014    26.291
n447.out[0] (.names)                                             0.261    26.552
n449.in[0] (.names)                                              1.014    27.566
n449.out[0] (.names)                                             0.261    27.827
n450.in[0] (.names)                                              1.014    28.841
n450.out[0] (.names)                                             0.261    29.102
n304.in[0] (.names)                                              1.014    30.116
n304.out[0] (.names)                                             0.261    30.377
n300.D[0] (.latch)                                               1.014    31.390
data arrival time                                                         31.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n300.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -31.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.443


#Path 94
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n485.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n482.in[0] (.names)                                              1.014    27.566
n482.out[0] (.names)                                             0.261    27.827
n483.in[1] (.names)                                              1.014    28.841
n483.out[0] (.names)                                             0.261    29.102
n299.in[1] (.names)                                              1.014    30.116
n299.out[0] (.names)                                             0.261    30.377
n485.D[0] (.latch)                                               1.014    31.390
data arrival time                                                         31.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n485.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -31.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.443


#Path 95
Startpoint: n63.Q[0] (.latch clocked by pclk)
Endpoint  : n122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n63.clk[0] (.latch)                                              1.014     1.014
n63.Q[0] (.latch) [clock-to-output]                              0.042     1.056
n40.in[0] (.names)                                               1.014     2.070
n40.out[0] (.names)                                              0.261     2.331
n85.in[0] (.names)                                               1.014     3.344
n85.out[0] (.names)                                              0.261     3.605
n86.in[1] (.names)                                               1.014     4.619
n86.out[0] (.names)                                              0.261     4.880
n87.in[0] (.names)                                               1.014     5.894
n87.out[0] (.names)                                              0.261     6.155
n91.in[0] (.names)                                               1.014     7.169
n91.out[0] (.names)                                              0.261     7.430
n92.in[0] (.names)                                               1.014     8.444
n92.out[0] (.names)                                              0.261     8.705
n88.in[1] (.names)                                               1.014     9.719
n88.out[0] (.names)                                              0.261     9.980
n89.in[0] (.names)                                               1.014    10.993
n89.out[0] (.names)                                              0.261    11.254
n104.in[2] (.names)                                              1.014    12.268
n104.out[0] (.names)                                             0.261    12.529
n106.in[2] (.names)                                              1.014    13.543
n106.out[0] (.names)                                             0.261    13.804
n118.in[1] (.names)                                              1.014    14.818
n118.out[0] (.names)                                             0.261    15.079
n119.in[1] (.names)                                              1.014    16.093
n119.out[0] (.names)                                             0.261    16.354
n120.in[0] (.names)                                              1.014    17.367
n120.out[0] (.names)                                             0.261    17.628
n124.in[0] (.names)                                              1.014    18.642
n124.out[0] (.names)                                             0.261    18.903
n127.in[0] (.names)                                              1.014    19.917
n127.out[0] (.names)                                             0.261    20.178
n123.in[1] (.names)                                              1.014    21.192
n123.out[0] (.names)                                             0.261    21.453
n114.in[0] (.names)                                              1.014    22.467
n114.out[0] (.names)                                             0.261    22.728
n115.in[1] (.names)                                              1.014    23.742
n115.out[0] (.names)                                             0.261    24.003
n128.in[0] (.names)                                              1.014    25.016
n128.out[0] (.names)                                             0.261    25.277
n129.in[0] (.names)                                              1.014    26.291
n129.out[0] (.names)                                             0.261    26.552
n132.in[0] (.names)                                              1.014    27.566
n132.out[0] (.names)                                             0.261    27.827
n131.in[0] (.names)                                              1.014    28.841
n131.out[0] (.names)                                             0.261    29.102
n121.in[0] (.names)                                              1.014    30.116
n121.out[0] (.names)                                             0.261    30.377
n122.D[0] (.latch)                                               1.014    31.390
data arrival time                                                         31.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n122.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -31.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.443


#Path 96
Startpoint: n683.Q[0] (.latch clocked by pclk)
Endpoint  : n767.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n683.clk[0] (.latch)                                             1.014     1.014
n683.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n782.in[2] (.names)                                              1.014     2.070
n782.out[0] (.names)                                             0.261     2.331
n785.in[0] (.names)                                              1.014     3.344
n785.out[0] (.names)                                             0.261     3.605
n786.in[0] (.names)                                              1.014     4.619
n786.out[0] (.names)                                             0.261     4.880
n788.in[2] (.names)                                              1.014     5.894
n788.out[0] (.names)                                             0.261     6.155
n781.in[1] (.names)                                              1.014     7.169
n781.out[0] (.names)                                             0.261     7.430
n520.in[0] (.names)                                              1.014     8.444
n520.out[0] (.names)                                             0.261     8.705
n694.in[2] (.names)                                              1.014     9.719
n694.out[0] (.names)                                             0.261     9.980
n745.in[2] (.names)                                              1.014    10.993
n745.out[0] (.names)                                             0.261    11.254
n746.in[0] (.names)                                              1.014    12.268
n746.out[0] (.names)                                             0.261    12.529
n748.in[0] (.names)                                              1.014    13.543
n748.out[0] (.names)                                             0.261    13.804
n749.in[2] (.names)                                              1.014    14.818
n749.out[0] (.names)                                             0.261    15.079
n750.in[1] (.names)                                              1.014    16.093
n750.out[0] (.names)                                             0.261    16.354
n751.in[0] (.names)                                              1.014    17.367
n751.out[0] (.names)                                             0.261    17.628
n753.in[0] (.names)                                              1.014    18.642
n753.out[0] (.names)                                             0.261    18.903
n754.in[1] (.names)                                              1.014    19.917
n754.out[0] (.names)                                             0.261    20.178
n755.in[0] (.names)                                              1.014    21.192
n755.out[0] (.names)                                             0.261    21.453
n756.in[0] (.names)                                              1.014    22.467
n756.out[0] (.names)                                             0.261    22.728
n757.in[1] (.names)                                              1.014    23.742
n757.out[0] (.names)                                             0.261    24.003
n759.in[2] (.names)                                              1.014    25.016
n759.out[0] (.names)                                             0.261    25.277
n761.in[1] (.names)                                              1.014    26.291
n761.out[0] (.names)                                             0.261    26.552
n763.in[1] (.names)                                              1.014    27.566
n763.out[0] (.names)                                             0.261    27.827
n765.in[0] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n767.D[0] (.latch)                                               1.014    31.390
data arrival time                                                         31.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n767.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -31.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.443


#Path 97
Startpoint: n921.Q[0] (.latch clocked by pclk)
Endpoint  : n1008.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n921.clk[0] (.latch)                                             1.014     1.014
n921.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n922.in[0] (.names)                                              1.014     2.070
n922.out[0] (.names)                                             0.261     2.331
n923.in[0] (.names)                                              1.014     3.344
n923.out[0] (.names)                                             0.261     3.605
n914.in[0] (.names)                                              1.014     4.619
n914.out[0] (.names)                                             0.261     4.880
n877.in[1] (.names)                                              1.014     5.894
n877.out[0] (.names)                                             0.261     6.155
n880.in[0] (.names)                                              1.014     7.169
n880.out[0] (.names)                                             0.261     7.430
n906.in[1] (.names)                                              1.014     8.444
n906.out[0] (.names)                                             0.261     8.705
n997.in[1] (.names)                                              1.014     9.719
n997.out[0] (.names)                                             0.261     9.980
n1036.in[0] (.names)                                             1.014    10.993
n1036.out[0] (.names)                                            0.261    11.254
n1037.in[1] (.names)                                             1.014    12.268
n1037.out[0] (.names)                                            0.261    12.529
n1038.in[0] (.names)                                             1.014    13.543
n1038.out[0] (.names)                                            0.261    13.804
n1040.in[0] (.names)                                             1.014    14.818
n1040.out[0] (.names)                                            0.261    15.079
n45.in[0] (.names)                                               1.014    16.093
n45.out[0] (.names)                                              0.261    16.354
n907.in[2] (.names)                                              1.014    17.367
n907.out[0] (.names)                                             0.261    17.628
n918.in[0] (.names)                                              1.014    18.642
n918.out[0] (.names)                                             0.261    18.903
n857.in[0] (.names)                                              1.014    19.917
n857.out[0] (.names)                                             0.261    20.178
n1003.in[2] (.names)                                             1.014    21.192
n1003.out[0] (.names)                                            0.261    21.453
n1004.in[1] (.names)                                             1.014    22.467
n1004.out[0] (.names)                                            0.261    22.728
n1007.in[1] (.names)                                             1.014    23.742
n1007.out[0] (.names)                                            0.261    24.003
n1009.in[1] (.names)                                             1.014    25.016
n1009.out[0] (.names)                                            0.261    25.277
n1010.in[1] (.names)                                             1.014    26.291
n1010.out[0] (.names)                                            0.261    26.552
n1012.in[0] (.names)                                             1.014    27.566
n1012.out[0] (.names)                                            0.261    27.827
n1013.in[0] (.names)                                             1.014    28.841
n1013.out[0] (.names)                                            0.261    29.102
n1008.D[0] (.latch)                                              1.014    30.116
data arrival time                                                         30.116

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1008.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -30.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.168


#Path 98
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n469.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n460.in[2] (.names)                                              1.014    21.192
n460.out[0] (.names)                                             0.261    21.453
n471.in[0] (.names)                                              1.014    22.467
n471.out[0] (.names)                                             0.261    22.728
n479.in[1] (.names)                                              1.014    23.742
n479.out[0] (.names)                                             0.261    24.003
n480.in[0] (.names)                                              1.014    25.016
n480.out[0] (.names)                                             0.261    25.277
n481.in[0] (.names)                                              1.014    26.291
n481.out[0] (.names)                                             0.261    26.552
n487.in[0] (.names)                                              1.014    27.566
n487.out[0] (.names)                                             0.261    27.827
n420.in[0] (.names)                                              1.014    28.841
n420.out[0] (.names)                                             0.261    29.102
n469.D[0] (.latch)                                               1.014    30.116
data arrival time                                                         30.116

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n469.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -30.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.168


#Path 99
Startpoint: n410.Q[0] (.latch clocked by pclk)
Endpoint  : n441.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n410.clk[0] (.latch)                                             1.014     1.014
n410.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n411.in[0] (.names)                                              1.014     2.070
n411.out[0] (.names)                                             0.261     2.331
n406.in[0] (.names)                                              1.014     3.344
n406.out[0] (.names)                                             0.261     3.605
n405.in[0] (.names)                                              1.014     4.619
n405.out[0] (.names)                                             0.261     4.880
n400.in[0] (.names)                                              1.014     5.894
n400.out[0] (.names)                                             0.261     6.155
n408.in[0] (.names)                                              1.014     7.169
n408.out[0] (.names)                                             0.261     7.430
n409.in[0] (.names)                                              1.014     8.444
n409.out[0] (.names)                                             0.261     8.705
n412.in[1] (.names)                                              1.014     9.719
n412.out[0] (.names)                                             0.261     9.980
n413.in[0] (.names)                                              1.014    10.993
n413.out[0] (.names)                                             0.261    11.254
n414.in[3] (.names)                                              1.014    12.268
n414.out[0] (.names)                                             0.261    12.529
n415.in[0] (.names)                                              1.014    13.543
n415.out[0] (.names)                                             0.261    13.804
n417.in[0] (.names)                                              1.014    14.818
n417.out[0] (.names)                                             0.261    15.079
n418.in[0] (.names)                                              1.014    16.093
n418.out[0] (.names)                                             0.261    16.354
n419.in[1] (.names)                                              1.014    17.367
n419.out[0] (.names)                                             0.261    17.628
n438.in[2] (.names)                                              1.014    18.642
n438.out[0] (.names)                                             0.261    18.903
n439.in[1] (.names)                                              1.014    19.917
n439.out[0] (.names)                                             0.261    20.178
n440.in[2] (.names)                                              1.014    21.192
n440.out[0] (.names)                                             0.261    21.453
n442.in[1] (.names)                                              1.014    22.467
n442.out[0] (.names)                                             0.261    22.728
n443.in[0] (.names)                                              1.014    23.742
n443.out[0] (.names)                                             0.261    24.003
n444.in[0] (.names)                                              1.014    25.016
n444.out[0] (.names)                                             0.261    25.277
n445.in[0] (.names)                                              1.014    26.291
n445.out[0] (.names)                                             0.261    26.552
n446.in[0] (.names)                                              1.014    27.566
n446.out[0] (.names)                                             0.261    27.827
n448.in[1] (.names)                                              1.014    28.841
n448.out[0] (.names)                                             0.261    29.102
n441.D[0] (.latch)                                               1.014    30.116
data arrival time                                                         30.116

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n441.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -30.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.168


#Path 100
Startpoint: n175.Q[0] (.latch clocked by pclk)
Endpoint  : n174.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n175.clk[0] (.latch)                                             1.014     1.014
n175.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n176.in[0] (.names)                                              1.014     2.070
n176.out[0] (.names)                                             0.261     2.331
n177.in[0] (.names)                                              1.014     3.344
n177.out[0] (.names)                                             0.261     3.605
n182.in[0] (.names)                                              1.014     4.619
n182.out[0] (.names)                                             0.261     4.880
n185.in[2] (.names)                                              1.014     5.894
n185.out[0] (.names)                                             0.261     6.155
n186.in[1] (.names)                                              1.014     7.169
n186.out[0] (.names)                                             0.261     7.430
n188.in[1] (.names)                                              1.014     8.444
n188.out[0] (.names)                                             0.261     8.705
n189.in[1] (.names)                                              1.014     9.719
n189.out[0] (.names)                                             0.261     9.980
n191.in[0] (.names)                                              1.014    10.993
n191.out[0] (.names)                                             0.261    11.254
n193.in[0] (.names)                                              1.014    12.268
n193.out[0] (.names)                                             0.261    12.529
n195.in[1] (.names)                                              1.014    13.543
n195.out[0] (.names)                                             0.261    13.804
n196.in[0] (.names)                                              1.014    14.818
n196.out[0] (.names)                                             0.261    15.079
n197.in[1] (.names)                                              1.014    16.093
n197.out[0] (.names)                                             0.261    16.354
n198.in[0] (.names)                                              1.014    17.367
n198.out[0] (.names)                                             0.261    17.628
n199.in[2] (.names)                                              1.014    18.642
n199.out[0] (.names)                                             0.261    18.903
n201.in[0] (.names)                                              1.014    19.917
n201.out[0] (.names)                                             0.261    20.178
n202.in[0] (.names)                                              1.014    21.192
n202.out[0] (.names)                                             0.261    21.453
n203.in[0] (.names)                                              1.014    22.467
n203.out[0] (.names)                                             0.261    22.728
n204.in[0] (.names)                                              1.014    23.742
n204.out[0] (.names)                                             0.261    24.003
n205.in[0] (.names)                                              1.014    25.016
n205.out[0] (.names)                                             0.261    25.277
n179.in[0] (.names)                                              1.014    26.291
n179.out[0] (.names)                                             0.261    26.552
n173.in[0] (.names)                                              1.014    27.566
n173.out[0] (.names)                                             0.261    27.827
n81.in[0] (.names)                                               1.014    28.841
n81.out[0] (.names)                                              0.261    29.102
n174.D[0] (.latch)                                               1.014    30.116
data arrival time                                                         30.116

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n174.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -30.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.168


#End of timing report
