<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: STM32 USART Support</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>STM32 USART Support<br/>
<small>
[<a class="el" href="group___s_t_m32.html">STM32 Support</a>]</small>
</h1>
<p>USART peripherals support.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for STM32 USART Support:</div>
<div class="dynsection">
<center><table><tr><td><img src="group___s_t_m32___s_e_r_i_a_l.png" border="0" alt="" usemap="#group______s__t__m32______s__e__r__i__a__l_map"/>
<map name="group______s__t__m32______s__e__r__i__a__l_map" id="group______s__t__m32______s__e__r__i__a__l">
<area shape="rect" href="group___l_p_c13xx___s_e_r_i_a_l.html" title="UART peripherals support." alt="" coords="403,5,539,29"/><area shape="rect" href="group___m_s_p430___s_e_r_i_a_l.html" title="USART support." alt="" coords="401,53,540,77"/><area shape="rect" href="group___l_p_c11xx___s_e_r_i_a_l.html" title="UART peripherals support." alt="" coords="403,101,539,125"/><area shape="rect" href="group___a_t91_s_a_m7___s_e_r_i_a_l.html" title="USART peripherals support." alt="" coords="393,149,548,173"/><area shape="rect" href="group___l_p_c214x___s_e_r_i_a_l.html" title="UART peripherals support." alt="" coords="403,197,539,221"/><area shape="rect" href="group___s_e_r_i_a_l___l_l_d.html" title="Serial Driver low level driver template." alt="" coords="404,245,537,269"/><area shape="rect" href="group___a_v_r___s_e_r_i_a_l.html" title="USART support." alt="" coords="409,293,532,317"/><area shape="rect" href="group___s_p_c563___s_e_r_i_a_l.html" title="ESCI support." alt="" coords="408,341,533,365"/><area shape="rect" href="group___s_t_m8___s_e_r_i_a_l.html" title="USART support." alt="" coords="411,389,531,413"/><area shape="rect" href="group___s_t_m32.html" title="STM32 specific support." alt="" coords="5,197,101,221"/></map></td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>USART peripherals support. </p>
<p>The serial driver supports the STM32 USARTs in asynchronous mode. </p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_serial_config.html">SerialConfig</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Generic Serial Driver configuration structure.  <a href="struct_serial_config.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga627fc30edfed17f1085608eee779cf1d">USE_STM32_USART1</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART1 driver enable switch.  <a href="#ga627fc30edfed17f1085608eee779cf1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga4f05f320295aba7149a83d6c268641f7">USE_STM32_USART2</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART2 driver enable switch.  <a href="#ga4f05f320295aba7149a83d6c268641f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga1b207ed37d4b92ab5ffb6ae5c52d6509">USE_STM32_USART3</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART3 driver enable switch.  <a href="#ga1b207ed37d4b92ab5ffb6ae5c52d6509"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gac9dc23643e874a71ba97072855450673">USE_STM32_UART4</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART4 driver enable switch.  <a href="#gac9dc23643e874a71ba97072855450673"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga4d8b88f2c6178cb306ed31b63e7e2b55">USE_STM32_UART5</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART5 driver enable switch.  <a href="#ga4d8b88f2c6178cb306ed31b63e7e2b55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gada9c9ab967a0066154955bba16408d9e">STM32_USART1_PRIORITY</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART1 interrupt priority level setting.  <a href="#gada9c9ab967a0066154955bba16408d9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga53db694bf6d85fc791bf8728c470dade">STM32_USART2_PRIORITY</a>&nbsp;&nbsp;&nbsp;12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART2 interrupt priority level setting.  <a href="#ga53db694bf6d85fc791bf8728c470dade"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gac13989fe99c0b564957cd3aa6fa8bc21">STM32_USART3_PRIORITY</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART3 interrupt priority level setting.  <a href="#gac13989fe99c0b564957cd3aa6fa8bc21"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga5f4f1268ed8251b8249bdae5c210a874">STM32_UART4_PRIORITY</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART4 interrupt priority level setting.  <a href="#ga5f4f1268ed8251b8249bdae5c210a874"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga9927d77c9732193243c3c9a33f459298">STM32_UART5_PRIORITY</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART5 interrupt priority level setting.  <a href="#ga9927d77c9732193243c3c9a33f459298"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga67646cd26778a2b775d9875f95fa5a8e">_serial_driver_data</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><code>SerialDriver</code> specific data.  <a href="#ga67646cd26778a2b775d9875f95fa5a8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga6469cc8e6731edc202d6d56b730b449b">USART_CR2_STOP1_BITS</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CR2 1 stop bit value.  <a href="#ga6469cc8e6731edc202d6d56b730b449b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga482a00a6fc4631fba9e163e502c2af80">USART_CR2_STOP0P5_BITS</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CR2 0.5 stop bit value.  <a href="#ga482a00a6fc4631fba9e163e502c2af80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gae8052a1e5a5fed2309ee411da0bf856a">USART_CR2_STOP2_BITS</a>&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CR2 2 stop bit value.  <a href="#gae8052a1e5a5fed2309ee411da0bf856a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gaaf08c936f6c5bd562680f5efb9abeb64">USART_CR2_STOP1P5_BITS</a>&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CR2 1.5 stop bit value.  <a href="#gaaf08c936f6c5bd562680f5efb9abeb64"></a><br/></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gabb80538fe5b097ac1734071c7a847f56">sdflags_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial Driver condition flags type.  <a href="#gabb80538fe5b097ac1734071c7a847f56"></a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gad05320e8f231f3e092b7042c574da015">sd_lld_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level serial driver initialization.  <a href="#gad05320e8f231f3e092b7042c574da015"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gacc3752a7b00b668a651ab76902074e92">sd_lld_start</a> (<a class="el" href="struct___serial_driver.html">SerialDriver</a> *sdp, const <a class="el" href="struct_serial_config.html">SerialConfig</a> *config)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level serial driver configuration and (re)start.  <a href="#gacc3752a7b00b668a651ab76902074e92"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gae6846b20159e89464b61665f50468d8f">sd_lld_stop</a> (<a class="el" href="struct___serial_driver.html">SerialDriver</a> *sdp)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level serial driver stop.  <a href="#gae6846b20159e89464b61665f50468d8f"></a><br/></td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct___serial_driver.html">SerialDriver</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga2e7d0fd029b9af207f6fe705ce7ae28e">SD1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART1 serial driver identifier.  <a href="#ga2e7d0fd029b9af207f6fe705ce7ae28e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct___serial_driver.html">SerialDriver</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga12c0b7545295eca6231d6126153c86f0">SD2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART2 serial driver identifier.  <a href="#ga12c0b7545295eca6231d6126153c86f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct___serial_driver.html">SerialDriver</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gada067ac459a628416fdb936748df588f">SD3</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART3 serial driver identifier.  <a href="#gada067ac459a628416fdb936748df588f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct___serial_driver.html">SerialDriver</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga46b4742598a25c7790386520e4a83088">SD4</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART4 serial driver identifier.  <a href="#ga46b4742598a25c7790386520e4a83088"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct___serial_driver.html">SerialDriver</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gaceedb99012e6ceb62f82884ea1d572f7">SD5</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART5 serial driver identifier.  <a href="#gaceedb99012e6ceb62f82884ea1d572f7"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga627fc30edfed17f1085608eee779cf1d"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::USE_STM32_USART1" ref="ga627fc30edfed17f1085608eee779cf1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_STM32_USART1&nbsp;&nbsp;&nbsp;TRUE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART1 driver enable switch. </p>
<p>If set to <code>TRUE</code> the support for USART1 is included. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default is <code>FALSE</code>. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00054">54</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f05f320295aba7149a83d6c268641f7"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::USE_STM32_USART2" ref="ga4f05f320295aba7149a83d6c268641f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_STM32_USART2&nbsp;&nbsp;&nbsp;TRUE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART2 driver enable switch. </p>
<p>If set to <code>TRUE</code> the support for USART2 is included. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default is <code>TRUE</code>. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00063">63</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b207ed37d4b92ab5ffb6ae5c52d6509"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::USE_STM32_USART3" ref="ga1b207ed37d4b92ab5ffb6ae5c52d6509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_STM32_USART3&nbsp;&nbsp;&nbsp;TRUE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART3 driver enable switch. </p>
<p>If set to <code>TRUE</code> the support for USART3 is included. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default is <code>FALSE</code>. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00072">72</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9dc23643e874a71ba97072855450673"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::USE_STM32_UART4" ref="gac9dc23643e874a71ba97072855450673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_STM32_UART4&nbsp;&nbsp;&nbsp;TRUE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART4 driver enable switch. </p>
<p>If set to <code>TRUE</code> the support for UART4 is included. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default is <code>FALSE</code>. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00083">83</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d8b88f2c6178cb306ed31b63e7e2b55"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::USE_STM32_UART5" ref="ga4d8b88f2c6178cb306ed31b63e7e2b55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USE_STM32_UART5&nbsp;&nbsp;&nbsp;TRUE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART5 driver enable switch. </p>
<p>If set to <code>TRUE</code> the support for UART5 is included. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The default is <code>FALSE</code>. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00092">92</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada9c9ab967a0066154955bba16408d9e"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::STM32_USART1_PRIORITY" ref="gada9c9ab967a0066154955bba16408d9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1_PRIORITY&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART1 interrupt priority level setting. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00100">100</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53db694bf6d85fc791bf8728c470dade"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::STM32_USART2_PRIORITY" ref="ga53db694bf6d85fc791bf8728c470dade" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2_PRIORITY&nbsp;&nbsp;&nbsp;12)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART2 interrupt priority level setting. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00107">107</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac13989fe99c0b564957cd3aa6fa8bc21"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::STM32_USART3_PRIORITY" ref="gac13989fe99c0b564957cd3aa6fa8bc21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3_PRIORITY&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART3 interrupt priority level setting. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00114">114</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f4f1268ed8251b8249bdae5c210a874"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::STM32_UART4_PRIORITY" ref="ga5f4f1268ed8251b8249bdae5c210a874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4_PRIORITY&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART4 interrupt priority level setting. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00122">122</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9927d77c9732193243c3c9a33f459298"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::STM32_UART5_PRIORITY" ref="ga9927d77c9732193243c3c9a33f459298" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5_PRIORITY&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART5 interrupt priority level setting. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00129">129</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67646cd26778a2b775d9875f95fa5a8e"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::_serial_driver_data" ref="ga67646cd26778a2b775d9875f95fa5a8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _serial_driver_data</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="group__io__channels.html#ga6c1762f0b3873dd09f9e655c951b9300" title="BaseAsynchronousChannel specific data.">_base_asynchronous_channel_data</a>                                           \
  <span class="comment">/* Driver state.*/</span>                                                        \
  <a class="code" href="group___s_e_r_i_a_l.html#gad8e84bab9ea5bf7950609d7eef6dfb30" title="Driver state machine possible states.">sdstate_t</a>                 state;                                          \
  <span class="comment">/* Input queue.*/</span>                                                         \
  <a class="code" href="struct_generic_queue.html" title="Generic I/O queue structure.">InputQueue</a>                iqueue;                                         \
  <span class="comment">/* Output queue.*/</span>                                                        \
  <a class="code" href="struct_generic_queue.html" title="Generic I/O queue structure.">OutputQueue</a>               oqueue;                                         \
  <span class="comment">/* Status Change @p EventSource.*/</span>                                        \
  <a class="code" href="struct_event_source.html" title="Event Source structure.">EventSource</a>               sevent;                                         \
  <span class="comment">/* I/O driver status flags.*/</span>                                             \
  <a class="code" href="group___s_e_r_i_a_l___l_l_d.html#gaf851732a0f47524edd346fe8ce24dcb8" title="Serial Driver condition flags type.">sdflags_t</a>                 flags;                                          \
  <span class="comment">/* Input circular buffer.*/</span>                                               \
  <a class="code" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                   ib[<a class="code" href="group___s_e_r_i_a_l.html#ga81a9fb00c7a1ce0fe70f263d8fd820e8" title="Serial buffers size.">SERIAL_BUFFERS_SIZE</a>];                        \
  <span class="comment">/* Output circular buffer.*/</span>                                              \
  <a class="code" href="group___s_t_m8___c_o_r_e.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>                   ob[<a class="code" href="group___s_e_r_i_a_l.html#ga81a9fb00c7a1ce0fe70f263d8fd820e8" title="Serial buffers size.">SERIAL_BUFFERS_SIZE</a>];                        \
  <span class="comment">/* End of the mandatory fields.*/</span>                                         \
  <span class="comment">/* Pointer to the USART registers block.*/</span>                                \
  USART_TypeDef             *usart;
</pre></div>
<p><code>SerialDriver</code> specific data. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00176">176</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6469cc8e6731edc202d6d56b730b449b"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::USART_CR2_STOP1_BITS" ref="ga6469cc8e6731edc202d6d56b730b449b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP1_BITS&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 12)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CR2 1 stop bit value. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00203">203</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga482a00a6fc4631fba9e163e502c2af80"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::USART_CR2_STOP0P5_BITS" ref="ga482a00a6fc4631fba9e163e502c2af80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP0P5_BITS&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CR2 0.5 stop bit value. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00204">204</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8052a1e5a5fed2309ee411da0bf856a"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::USART_CR2_STOP2_BITS" ref="gae8052a1e5a5fed2309ee411da0bf856a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP2_BITS&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 12)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CR2 2 stop bit value. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00205">205</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf08c936f6c5bd562680f5efb9abeb64"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::USART_CR2_STOP1P5_BITS" ref="gaaf08c936f6c5bd562680f5efb9abeb64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP1P5_BITS&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 12)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CR2 1.5 stop bit value. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00206">206</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="gabb80538fe5b097ac1734071c7a847f56"></a><!-- doxytag: member="platforms/STM32/serial_lld.h::sdflags_t" ref="gabb80538fe5b097ac1734071c7a847f56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> <a class="el" href="group___s_t_m8___s_e_r_i_a_l.html#gaf851732a0f47524edd346fe8ce24dcb8">sdflags_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Serial Driver condition flags type. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html#l00144">144</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8h_source.html">platforms/STM32/serial_lld.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="gad05320e8f231f3e092b7042c574da015"></a><!-- doxytag: member="platforms/STM32/serial_lld.c::sd_lld_init" ref="gad05320e8f231f3e092b7042c574da015" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sd_lld_init </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low level serial driver initialization. </p>

</div>
</div>
<a class="anchor" id="gacc3752a7b00b668a651ab76902074e92"></a><!-- doxytag: member="platforms/STM32/serial_lld.c::sd_lld_start" ref="gacc3752a7b00b668a651ab76902074e92" args="(SerialDriver *sdp, const SerialConfig *config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sd_lld_start </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct___serial_driver.html">SerialDriver</a> *&nbsp;</td>
          <td class="paramname"> <em>sdp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="struct_serial_config.html">SerialConfig</a> *&nbsp;</td>
          <td class="paramname"> <em>config</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low level serial driver configuration and (re)start. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>sdp</em>&nbsp;</td><td>pointer to a <code>SerialDriver</code> object </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>config</em>&nbsp;</td><td>the architecture-dependent serial driver configuration. If this parameter is set to <code>NULL</code> then a default configuration is used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae6846b20159e89464b61665f50468d8f"></a><!-- doxytag: member="platforms/STM32/serial_lld.c::sd_lld_stop" ref="gae6846b20159e89464b61665f50468d8f" args="(SerialDriver *sdp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sd_lld_stop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct___serial_driver.html">SerialDriver</a> *&nbsp;</td>
          <td class="paramname"> <em>sdp</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low level serial driver stop. </p>
<p>De-initializes the USART, stops the associated clock, resets the interrupt vector.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>sdp</em>&nbsp;</td><td>pointer to a <code>SerialDriver</code> object </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="ga2e7d0fd029b9af207f6fe705ce7ae28e"></a><!-- doxytag: member="platforms/STM32/serial_lld.c::SD1" ref="ga2e7d0fd029b9af207f6fe705ce7ae28e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct___serial_driver.html">SerialDriver</a> <a class="el" href="group___s_t_m8___s_e_r_i_a_l.html#ga2e7d0fd029b9af207f6fe705ce7ae28e">SD1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART1 serial driver identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html#l00046">46</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html">platforms/STM32/serial_lld.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga12c0b7545295eca6231d6126153c86f0"></a><!-- doxytag: member="platforms/STM32/serial_lld.c::SD2" ref="ga12c0b7545295eca6231d6126153c86f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct___serial_driver.html">SerialDriver</a> <a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga12c0b7545295eca6231d6126153c86f0">SD2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART2 serial driver identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html#l00051">51</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html">platforms/STM32/serial_lld.c</a>.</p>

</div>
</div>
<a class="anchor" id="gada067ac459a628416fdb936748df588f"></a><!-- doxytag: member="platforms/STM32/serial_lld.c::SD3" ref="gada067ac459a628416fdb936748df588f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct___serial_driver.html">SerialDriver</a> <a class="el" href="group___s_t_m8___s_e_r_i_a_l.html#gada067ac459a628416fdb936748df588f">SD3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART3 serial driver identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html#l00056">56</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html">platforms/STM32/serial_lld.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga46b4742598a25c7790386520e4a83088"></a><!-- doxytag: member="platforms/STM32/serial_lld.c::SD4" ref="ga46b4742598a25c7790386520e4a83088" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct___serial_driver.html">SerialDriver</a> <a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#ga46b4742598a25c7790386520e4a83088">SD4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART4 serial driver identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html#l00062">62</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html">platforms/STM32/serial_lld.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaceedb99012e6ceb62f82884ea1d572f7"></a><!-- doxytag: member="platforms/STM32/serial_lld.c::SD5" ref="gaceedb99012e6ceb62f82884ea1d572f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct___serial_driver.html">SerialDriver</a> <a class="el" href="group___s_t_m32___s_e_r_i_a_l.html#gaceedb99012e6ceb62f82884ea1d572f7">SD5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART5 serial driver identifier. </p>

<p>Definition at line <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html#l00067">67</a> of file <a class="el" href="platforms_2_s_t_m32_2serial__lld_8c_source.html">platforms/STM32/serial_lld.c</a>.</p>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Jul 11 13:13:30 2010 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.6.3</small></address>
</body>
</html>
