Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 15:29:20 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                      Path #1                                                                                                                                                     |    WorstPath from Dst    |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                   25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                           23.320 |                    0.555 |
| Logic Delay               | 0.095(13%)          | 7.328(32%)                                                                                                                                                                                                                                                                                                       | 0.095(18%)               |
| Net Delay                 | 0.680(87%)          | 15.992(68%)                                                                                                                                                                                                                                                                                                      | 0.460(82%)               |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                           -0.055 |                   -0.102 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                            1.617 |                   24.335 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                  |                          |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                         | 1% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                           | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                              381 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                               59 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                               59 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                             | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                             | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                               31 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                              | sr_p.sr_1_15.sector[1]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.sector[1]/D                                                                                                                                                                                                                                                                                         | sr_p.sr_1[241]/D         |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                      Path #2                                                                                                                                                     |   WorstPath from Dst  |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                           23.246 |                 0.593 |
| Logic Delay               | 0.095(13%)          | 7.255(32%)                                                                                                                                                                                                                                                                                                       | 0.095(17%)            |
| Net Delay                 | 0.680(87%)          | 15.991(68%)                                                                                                                                                                                                                                                                                                      | 0.498(83%)            |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                           -0.065 |                -0.037 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                            1.681 |                24.362 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                  |                       |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                         | 0% x 1%               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                           | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                              381 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                               59 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                               59 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                               31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                              | sr_p.sr_1_15.roi[6]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.roi[6]/D                                                                                                                                                                                                                                                                                            | sr_p.sr_1[254]/D      |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                      Path #3                                                                                                                                                     |   WorstPath from Dst  |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                           23.223 |                 0.582 |
| Logic Delay               | 0.095(13%)          | 7.292(32%)                                                                                                                                                                                                                                                                                                       | 0.096(17%)            |
| Net Delay                 | 0.680(87%)          | 15.931(68%)                                                                                                                                                                                                                                                                                                      | 0.486(83%)            |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                           -0.059 |                -0.092 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                            1.710 |                24.318 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                  |                       |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                         | 1% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                           | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                              381 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                               59 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                               59 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                               31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                              | sr_p.sr_1_15.roi[7]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.roi[7]/D                                                                                                                                                                                                                                                                                            | sr_p.sr_1[255]/D      |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                      Path #4                                                                                                                                                     |   WorstPath from Dst  |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                           23.201 |                 0.480 |
| Logic Delay               | 0.095(13%)          | 7.219(32%)                                                                                                                                                                                                                                                                                                       | 0.096(20%)            |
| Net Delay                 | 0.680(87%)          | 15.982(68%)                                                                                                                                                                                                                                                                                                      | 0.384(80%)            |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                           -0.059 |                -0.092 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                            1.732 |                24.420 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                  |                       |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                         | 1% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                           | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                              381 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                               59 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                               59 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                               31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                              | sr_p.sr_1_15.roi[1]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.roi[1]/D                                                                                                                                                                                                                                                                                            | sr_p.sr_1[249]/D      |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                      Path #5                                                                                                                                                     |    WorstPath from Dst    |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                   25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                           23.183 |                    0.537 |
| Logic Delay               | 0.095(13%)          | 7.253(32%)                                                                                                                                                                                                                                                                                                       | 0.095(18%)               |
| Net Delay                 | 0.680(87%)          | 15.930(68%)                                                                                                                                                                                                                                                                                                      | 0.442(82%)               |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                           -0.069 |                   -0.027 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                            1.740 |                   24.428 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                  |                          |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                         | 0% x 1%                  |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                           | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                              381 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                               59 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                               59 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                             | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                             | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                               31 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                              | sr_p.sr_1_15.sector[2]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.sector[2]/D                                                                                                                                                                                                                                                                                         | sr_p.sr_1[242]/D         |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                      Path #6                                                                                                                                                     |   WorstPath from Dst  |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                           23.180 |                 0.404 |
| Logic Delay               | 0.095(13%)          | 7.253(32%)                                                                                                                                                                                                                                                                                                       | 0.096(24%)            |
| Net Delay                 | 0.680(87%)          | 15.927(68%)                                                                                                                                                                                                                                                                                                      | 0.308(76%)            |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                           -0.057 |                -0.034 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                            1.755 |                24.554 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                  |                       |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                         | 0% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                           | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                              381 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                               59 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                               59 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                               31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                              | sr_p.sr_1_15.roi[2]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.roi[2]/D                                                                                                                                                                                                                                                                                            | sr_p.sr_1[250]/D      |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                   Path #7                                                                                                                                                   |   WorstPath from Dst  |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                      23.181 |                 0.449 |
| Logic Delay               | 0.095(13%)          | 7.486(33%)                                                                                                                                                                                                                                                                                                  | 0.096(22%)            |
| Net Delay                 | 0.680(87%)          | 15.695(67%)                                                                                                                                                                                                                                                                                                 | 0.353(78%)            |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                      -0.055 |                -0.102 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                       1.756 |                24.441 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                             |                       |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                    | 1% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                      | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                         379 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                          58 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                          58 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                         | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                        | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                        | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                          31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                           0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                         | sr_p.sr_1_15.roi[0]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.roi[0]/D                                                                                                                                                                                                                                                                                       | sr_p.sr_1[248]/D      |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                      Path #8                                                                                                                                                     |    WorstPath from Dst    |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                   25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                           23.159 |                    0.608 |
| Logic Delay               | 0.095(13%)          | 7.332(32%)                                                                                                                                                                                                                                                                                                       | 0.096(16%)               |
| Net Delay                 | 0.680(87%)          | 15.827(68%)                                                                                                                                                                                                                                                                                                      | 0.512(84%)               |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                           -0.067 |                   -0.021 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                            1.766 |                   24.363 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                  |                          |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                         | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                           | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                              381 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                               59 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                               59 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                             | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                             | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                               31 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                              | sr_p.sr_1_15.sector[3]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.sector[3]/D                                                                                                                                                                                                                                                                                         | sr_p.sr_1[243]/D         |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                      Path #9                                                                                                                                                     |   WorstPath from Dst  |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                           23.146 |                 0.462 |
| Logic Delay               | 0.095(13%)          | 7.366(32%)                                                                                                                                                                                                                                                                                                       | 0.095(21%)            |
| Net Delay                 | 0.680(87%)          | 15.780(68%)                                                                                                                                                                                                                                                                                                      | 0.367(79%)            |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                           -0.068 |                -0.028 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                            1.778 |                24.502 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                  |                       |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                         | 0% x 0%               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                           | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                              379 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                               59 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                               59 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                             | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                               31 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                              | sr_p.sr_1_15.roi[4]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.roi[4]/D                                                                                                                                                                                                                                                                                            | sr_p.sr_1[252]/D      |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                     Path #10                                                                                                                                                     |    WorstPath from Dst    |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                           25.000 |                   25.000 |
| Path Delay                |               0.775 |                                                                                                                                                                                                                                                                                                           23.097 |                    0.407 |
| Logic Delay               | 0.095(13%)          | 7.232(32%)                                                                                                                                                                                                                                                                                                       | 0.096(24%)               |
| Net Delay                 | 0.680(87%)          | 15.865(68%)                                                                                                                                                                                                                                                                                                      | 0.311(76%)               |
| Clock Skew                |              -0.158 |                                                                                                                                                                                                                                                                                                           -0.075 |                   -0.027 |
| Slack                     |              24.058 |                                                                                                                                                                                                                                                                                                            1.820 |                   24.558 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                  |                          |
| Bounding Box Size         | 3% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                         | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                                                           | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                              379 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                     | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                               59 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                               59 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                              | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                             | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                             | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                               31 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                           | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                           | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                              | sr_p.sr_1_15.sector[0]/C |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1_15.sector[0]/D                                                                                                                                                                                                                                                                                         | sr_p.sr_1[240]/D         |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 15 | 16 | 19 | 20 | 22 | 24 | 25 | 26 | 27 | 29 | 30 | 33 | 35 | 36 | 37 | 38 | 39 | 41 | 42 | 43 | 44 | 47 | 48 | 51 | 54 | 55 | 58 | 59 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 4 | 7 | 5 | 4 | 11 |  1 | 16 |  9 |  7 |  7 |  9 | 15 |  3 |  2 |  7 |  6 |  5 | 10 | 16 |  1 |  7 |  5 |  4 | 13 |  2 |  5 |  7 |  4 |  8 |  8 | 16 |  2 | 14 |  2 | 14 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                          Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                 wrapper | 0.64 |           3.81 |            7845 | 0(0.0%) | 259(5.0%) | 192(3.7%) | 210(4.0%) | 1893(36.4%) | 2645(50.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D001_SHORTSR-freq40retfan16_rev_1 | 0.75 |           4.17 |            5366 | 0(0.0%) | 258(5.0%) | 192(3.8%) | 125(2.4%) | 1893(37.0%) | 2645(51.7%) |          0 |   0 |    0 |    0 |    0 |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       106% | (CLEM_X59Y423,CLEL_R_X60Y426)   | wrapper(100%) |            0% |       5.11458 | 95%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                2 |       105% | (CLEL_R_X62Y443,CLEM_X64Y446)   | wrapper(100%) |            0% |       5.34375 | 98%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |       106% | (CLEM_X64Y442,CLEM_X64Y442)     | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        90% | (CLEL_R_X62Y421,CLEL_R_X62Y421) | wrapper(100%) |            0% |         5.875 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                1 |           0.007% | (CLEM_X63Y443,CLEM_X63Y445)   | wrapper(100%) |            0% |       5.33333 | 100%         | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                2 |           0.032% | (CLEM_X58Y416,CLEM_X61Y423)   | wrapper(100%) |            0% |       5.18229 | 95%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.034% | (CLEM_X56Y440,CLEM_X61Y447)   | wrapper(100%) |            0% |       5.11806 | 95%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                2 |           0.020% | (CLEM_X56Y424,CLEM_X59Y427)   | wrapper(100%) |            0% |       5.23438 | 96%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                1 |           0.006% | (CLEM_X57Y418,CLEM_X57Y423)   | wrapper(100%) |            0% |             5 | 87%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.003% | (CLEM_X57Y436,CLEM_X57Y436)   | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.057% | (CLEM_X60Y440,CLEM_X67Y443)   | wrapper(100%) |            0% |       4.80729 | 88%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.134% | (CLEL_R_X53Y412,CLEM_X60Y443) | wrapper(100%) |            0% |       4.59695 | 84%          | 0%         |  16% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.147% | (CLEM_X50Y433,CLEM_X65Y448)   | wrapper(100%) |            0% |       4.17765 | 76%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.088% | (CLEL_R_X53Y420,CLEM_X60Y435) | wrapper(100%) |            0% |       5.00284 | 91%          | 0%         |   7% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X60Y422 | 365             | 494          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y423 | 365             | 493          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y420 | 365             | 496          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y424 | 365             | 492          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y421 | 365             | 495          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X60Y422   | 363             | 494          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y425 | 365             | 491          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y420 | 356             | 496          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y421 | 356             | 495          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y422 | 356             | 494          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X57Y428   | 350             | 488          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y426 | 352             | 490          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y427 | 352             | 489          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X57Y427   | 350             | 489          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X57Y426   | 350             | 490          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X58Y426   | 354             | 490          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y428 | 352             | 488          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X58Y427   | 354             | 489          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y429 | 352             | 487          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X56Y428   | 346             | 488          | 37%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


