# //  ModelSim SE-64 6.5c Aug 27 2009 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# ** Error: ../src/IIR_filter_gen_optimized.vhd(65): (vcom-1294) Declaration with designator "reg_m_a1" already exists in this region.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(109): near "_": expecting "<=" or ":="
# ** Error: ../src/IIR_filter_gen_optimized.vhd(109): near "1:": (vcom-111) No digits found in mantissa part of based literal.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(109): near "1: ": (vcom-113) Mantissa part of based integer literal terminates with ' '; should be ':'.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(109): near "1:": (vcom-118) Base value 1 is not in range 2 to 16.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(124): (vcom-1136) Unknown identifier "m_a1_reg".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(124): (vcom-1136) Unknown identifier "m_a2_reg".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(124): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# ** Error: ../src/IIR_filter_gen_optimized.vhd(150): No feasible entries for infix operator "*".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(150): Cannot resolve expression type of infix expression.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(150): Illegal type conversion to ieee.numeric_std.signed (operand type is not known).
# ** Error: ../src/IIR_filter_gen_optimized.vhd(150): near ";": expecting ')'
# ** Error: ../src/IIR_filter_gen_optimized.vhd(183): (vcom-1136) Unknown identifier "m_b2_reg".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(217): (vcom-1136) Unknown identifier "m_b2_reg".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(217): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# ** Error: ../src/IIR_filter_gen_optimized.vhd(183): (vcom-1136) Unknown identifier "m_b2_reg".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(217): (vcom-1136) Unknown identifier "m_b2_reg".
# ** Error: ../src/IIR_filter_gen_optimized.vhd(217): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# ** Error: ../src/IIR_filter_gen_optimized.vhd(99): (vcom-1272) Length of expected is 12; length of actual is 17.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(150): (vcom-1272) Length of expected is 29; length of actual is 34.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(161): (vcom-1272) Length of expected is 29; length of actual is 34.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(277): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# ** Error: ../src/IIR_filter_gen_optimized.vhd(150): (vcom-1272) Length of expected is 29; length of actual is 34.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(161): (vcom-1272) Length of expected is 29; length of actual is 34.
# ** Error: ../src/IIR_filter_gen_optimized.vhd(277): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.5c/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# ** Fatal: (vsim-3348) Port size (12) does not match actual size (17) for port '/IIR_tb/UUT/filter/reg_m_a1/data_in'.
#    Time: 0 ns  Iteration: 0  Instance: /IIR_tb/UUT/filter/reg_m_a1 File: ../src/register_nbit.vhd Line: 15
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 5
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# ** Fatal: (vsim-3348) Port size (17) does not match actual size (12) for port '/IIR_tb/UUT/filter/reg_s_b1/data_out'.
#    Time: 0 ns  Iteration: 0  Instance: /IIR_tb/UUT/filter/reg_s_b1 File: ../src/register_nbit.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 5
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# ** Fatal: (vsim-3348) Port size (17) does not match actual size (12) for port '/IIR_tb/UUT/filter/reg_s_b1/data_out'.
#    Time: 0 ns  Iteration: 0  Instance: /IIR_tb/UUT/filter/reg_s_b1 File: ../src/register_nbit.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 5
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
# decimal
# ** Error: No Design Loaded!
# Error in macro ./compile.do line 9
# No Design Loaded!
#     while executing
# "run 1000ns"
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
do compile.do
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package type_for_iir_optimized_pkg
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_filter_gen_optimized
# -- Compiling architecture behavioral of iir_filter_gen_optimized
# -- Compiling entity iir_filter_optimized
# -- Compiling architecture behavioral of iir_filter_optimized
# -- Compiling package type_for_iir_optimized_pkg
# -- Compiling entity register_nbit
# -- Compiling architecture behavior of register_nbit
# Model Technology ModelSim SE-64 vcom 6.5c Compiler 2009.08 Aug 27 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package type_for_iir_optimized_pkg
# -- Compiling entity iir_tb_in
# -- Compiling architecture beh of iir_tb_in
# -- Compiling entity iir_tb_out
# -- Compiling architecture beh of iir_tb_out
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE-64 vlog 6.5c Compiler 2009.08 Aug 27 2009
# -- Compiling module IIR_tb
# 
# Top level modules:
# 	IIR_tb
# vsim -t 1ns -novopt work.IIR_tb 
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.IIR_tb
# Loading work.IIR_tb
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.clk_gen(beh)
# Loading work.clk_gen(beh)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.type_for_iir_optimized_pkg
# Loading work.type_for_iir_optimized_pkg
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_in(beh)
# Loading work.iir_tb_in(beh)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_optimized(behavioral)
# Loading work.iir_filter_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_filter_gen_optimized(behavioral)
# Loading work.iir_filter_gen_optimized(behavioral)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.register_nbit(behavior)
# Loading work.register_nbit(behavior)
# Refreshing /home/lp19.17/Desktop/ISA/Lab1/4_Design_and_Sim/sim/work.iir_tb_out(beh)
# Loading work.iir_tb_out(beh)
# decimal
