Timing Analyzer report for AM_ASK
Thu Mar 03 15:25:01 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; AM_ASK                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.0%      ;
;     Processor 3            ;   2.0%      ;
;     Processor 4            ;   1.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; Clock Name                                                          ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                ; Targets                                                                 ;
+---------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; clk                                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                       ; { clk }                                                                 ;
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|inclk[0] ; { FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+---------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                          ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------+------------------------------------------------+
; 204.25 MHz ; 204.25 MHz      ; clk                                                                 ;                                                ;
; 267.52 MHz ; 238.04 MHz      ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                          ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.262  ; 0.000         ;
; clk                                                                 ; 15.104 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                          ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
; clk                                                                 ; 0.440 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                                 ; 9.664 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                         ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 1.262 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.657      ;
; 1.274 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.645      ;
; 1.376 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.543      ;
; 1.378 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.541      ;
; 1.380 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.539      ;
; 1.394 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.524      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[0]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[0]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a6~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a6~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a10~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a10~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[10] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a1~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[2]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a1~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[1]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[4]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[3]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[6]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[5]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[8]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[7]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a11~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a11~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[11] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[12] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[9]  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.406 ; binary_data                                                                                                                                                              ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[29]                  ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.622     ; 0.923      ;
; 1.408 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.511      ;
; 1.415 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.979      ;
; 1.420 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.499      ;
; 1.424 ; binary_data                                                                                                                                                              ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[28]                  ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.622     ; 0.905      ;
; 1.445 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.949      ;
; 1.450 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.469      ;
; 1.457 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.937      ;
; 1.472 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.447      ;
; 1.483 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.436      ;
; 1.486 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.433      ;
; 1.512 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.407      ;
; 1.522 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.397      ;
; 1.522 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.397      ;
; 1.524 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[22]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.395      ;
; 1.526 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.393      ;
; 1.554 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.365      ;
; 1.556 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.363      ;
; 1.559 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.835      ;
; 1.561 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.833      ;
; 1.566 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.353      ;
; 1.577 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.342      ;
; 1.591 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.803      ;
; 1.595 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.325      ;
; 1.596 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.323      ;
; 1.596 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.323      ;
; 1.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.320      ;
; 1.603 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.791      ;
; 1.614 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.780      ;
; 1.615 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.304      ;
; 1.618 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.301      ;
; 1.619 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.300      ;
; 1.629 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.290      ;
; 1.629 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.290      ;
; 1.632 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.287      ;
; 1.633 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.286      ;
; 1.633 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.761      ;
; 1.633 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.761      ;
; 1.649 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.271      ;
; 1.649 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.270      ;
; 1.652 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.742      ;
; 1.654 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[10]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.265      ;
; 1.655 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.739      ;
; 1.658 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.261      ;
; 1.662 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.257      ;
; 1.666 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.728      ;
; 1.668 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.251      ;
; 1.668 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.251      ;
; 1.669 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.251      ;
; 1.670 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[20]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.249      ;
; 1.670 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.724      ;
; 1.672 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.247      ;
; 1.695 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.699      ;
; 1.697 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.223      ;
; 1.698 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.221      ;
; 1.700 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.219      ;
; 1.702 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.217      ;
; 1.705 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.689      ;
; 1.705 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.689      ;
; 1.707 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.687      ;
; 1.712 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.207      ;
; 1.716 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.203      ;
; 1.723 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[22]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.196      ;
; 1.727 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.193      ;
; 1.735 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 3.659      ;
; 1.738 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 3.180      ;
; 1.741 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 3.179      ;
; 1.742 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[22]               ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 3.177      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                              ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.104 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.811      ;
; 15.113 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.802      ;
; 15.143 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.772      ;
; 15.232 ; timer[22]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.688      ;
; 15.235 ; timer[29]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.685      ;
; 15.259 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.656      ;
; 15.289 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.626      ;
; 15.318 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.089     ; 4.594      ;
; 15.325 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.590      ;
; 15.339 ; timer[25]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.581      ;
; 15.405 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.510      ;
; 15.406 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.509      ;
; 15.418 ; timer[23]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.502      ;
; 15.435 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.480      ;
; 15.436 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.479      ;
; 15.451 ; timer[30]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.469      ;
; 15.453 ; timer[22]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.467      ;
; 15.456 ; timer[29]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.464      ;
; 15.506 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.089     ; 4.406      ;
; 15.511 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.089     ; 4.401      ;
; 15.521 ; timer[27]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.399      ;
; 15.549 ; timer[21]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.371      ;
; 15.551 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.364      ;
; 15.552 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.363      ;
; 15.560 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.355      ;
; 15.560 ; timer[25]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.360      ;
; 15.581 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.334      ;
; 15.582 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.333      ;
; 15.608 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.089     ; 4.304      ;
; 15.609 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.089     ; 4.303      ;
; 15.618 ; timer[20]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.302      ;
; 15.618 ; timer[31]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.302      ;
; 15.639 ; timer[23]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.281      ;
; 15.672 ; timer[30]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.248      ;
; 15.682 ; timer[29]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.084     ; 4.235      ;
; 15.697 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[22]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.218      ;
; 15.698 ; timer[18]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.222      ;
; 15.698 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.217      ;
; 15.700 ; timer[22]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.084     ; 4.217      ;
; 15.727 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[23]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.188      ;
; 15.728 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.187      ;
; 15.728 ; timer[19]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.192      ;
; 15.742 ; timer[27]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.178      ;
; 15.756 ; timer[26]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.164      ;
; 15.757 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.164      ;
; 15.759 ; timer[28]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.161      ;
; 15.770 ; timer[21]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.150      ;
; 15.781 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.134      ;
; 15.785 ; timer[29]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 4.132      ;
; 15.787 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.134      ;
; 15.788 ; timer[29]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 4.129      ;
; 15.803 ; timer[22]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 4.114      ;
; 15.804 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.089     ; 4.108      ;
; 15.806 ; timer[22]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 4.111      ;
; 15.810 ; timer[25]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.084     ; 4.107      ;
; 15.839 ; timer[20]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.081      ;
; 15.839 ; timer[31]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.081      ;
; 15.843 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[20]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.072      ;
; 15.844 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.071      ;
; 15.858 ; timer[3]                                               ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.065      ;
; 15.873 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[21]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.042      ;
; 15.874 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 4.041      ;
; 15.875 ; timer[4]                                               ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.077     ; 4.049      ;
; 15.892 ; timer[24]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.028      ;
; 15.892 ; timer[23]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.084     ; 4.025      ;
; 15.903 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; clk          ; clk         ; 20.000       ; -0.080     ; 4.018      ;
; 15.913 ; timer[2]                                               ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.010      ;
; 15.913 ; timer[25]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 4.004      ;
; 15.916 ; timer[25]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 4.001      ;
; 15.919 ; timer[18]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 4.001      ;
; 15.921 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[7]                                                ; clk          ; clk         ; 20.000       ; -0.089     ; 3.991      ;
; 15.923 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[4]                                                ; clk          ; clk         ; 20.000       ; -0.089     ; 3.989      ;
; 15.925 ; timer[30]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.084     ; 3.992      ;
; 15.932 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.089     ; 3.980      ;
; 15.933 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.988      ;
; 15.938 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.983      ;
; 15.943 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.089     ; 3.969      ;
; 15.949 ; timer[19]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 3.971      ;
; 15.977 ; timer[26]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 3.943      ;
; 15.980 ; timer[28]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 3.940      ;
; 15.989 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[18]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 3.926      ;
; 15.990 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[22]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 3.925      ;
; 15.992 ; timer[17]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.080     ; 3.929      ;
; 15.994 ; timer[23]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 3.923      ;
; 15.995 ; timer[27]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.084     ; 3.922      ;
; 15.996 ; timer[23]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 3.921      ;
; 16.002 ; timer[4]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.080     ; 3.919      ;
; 16.003 ; timer[5]                                               ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.920      ;
; 16.010 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.911      ;
; 16.019 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[19]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 3.896      ;
; 16.020 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[23]                                               ; clk          ; clk         ; 20.000       ; -0.086     ; 3.895      ;
; 16.021 ; timer[4]                                               ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.077     ; 3.903      ;
; 16.023 ; timer[21]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.084     ; 3.894      ;
; 16.026 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.895      ;
; 16.027 ; timer[30]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 3.890      ;
; 16.029 ; timer[30]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.084     ; 3.888      ;
; 16.040 ; timer[2]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 3.880      ;
; 16.049 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; clk          ; clk         ; 20.000       ; -0.080     ; 3.872      ;
; 16.051 ; timer[4]                                               ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.077     ; 3.873      ;
; 16.059 ; timer[2]                                               ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.864      ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                  ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.434 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.165      ;
; 0.468 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.199      ;
; 0.470 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.197      ;
; 0.474 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.203      ;
; 0.482 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.211      ;
; 0.483 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.214      ;
; 0.490 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.221      ;
; 0.499 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.230      ;
; 0.499 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.233      ;
; 0.506 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.235      ;
; 0.511 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.241      ;
; 0.516 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.247      ;
; 0.518 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.250      ;
; 0.525 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.259      ;
; 0.530 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.261      ;
; 0.627 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.628 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.628 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.630 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.641 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[11]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[9]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.665 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.667 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[11]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.669 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.669 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.690 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.983      ;
; 0.706 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[13]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[13]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.718 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[11]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.012      ;
; 0.719 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.450      ;
; 0.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.736 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[11] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[11]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.740 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.747 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.060      ;
; 0.750 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.756 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.489      ;
; 0.759 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
; 0.760 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[11]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.496      ;
; 0.764 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.504      ;
; 0.770 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.576      ; 1.558      ;
; 0.774 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.776 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.505      ;
; 0.781 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[6]                                                                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.784 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[9]                                                                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.787 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.517      ;
; 0.788 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.518      ;
; 0.788 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.517      ;
; 0.792 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.521      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.167      ;
; 0.447 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.174      ;
; 0.448 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.175      ;
; 0.451 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.178      ;
; 0.465 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.473 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.200      ;
; 0.484 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.211      ;
; 0.692 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.419      ;
; 0.736 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.746 ; timer[11]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; timer[10]                                               ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.749 ; timer[9]                                                ; timer[9]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.041      ;
; 0.762 ; timer[22]                                               ; timer[22]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; timer[18]                                               ; timer[18]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; timer[6]                                                ; timer[6]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; timer[2]                                                ; timer[2]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; timer[30]                                               ; timer[30]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer[20]                                               ; timer[20]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer[19]                                               ; timer[19]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer[3]                                                ; timer[3]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; timer[29]                                               ; timer[29]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[28]                                               ; timer[28]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[27]                                               ; timer[27]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[26]                                               ; timer[26]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[24]                                               ; timer[24]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[21]                                               ; timer[21]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer[13]                                               ; timer[13]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; timer[8]                                                ; timer[8]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; timer[5]                                                ; timer[5]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; timer[31]                                               ; timer[31]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; timer[25]                                               ; timer[25]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; timer[23]                                               ; timer[23]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.781 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.074      ;
; 0.796 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.523      ;
; 1.014 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.307      ;
; 1.090 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.383      ;
; 1.090 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.097 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; timer[10]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.395      ;
; 1.106 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; timer[9]                                                ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.404      ;
; 1.116 ; timer[18]                                               ; timer[19]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+---------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                          ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------+------------------------------------------------+
; 215.56 MHz ; 215.56 MHz      ; clk                                                                 ;                                                ;
; 298.86 MHz ; 238.04 MHz      ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.654  ; 0.000         ;
; clk                                                                 ; 15.361 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                           ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.413 ; 0.000         ;
; clk                                                                 ; 0.416 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                                 ; 9.669 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 1.654 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.273      ;
; 1.656 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.276      ;
; 1.718 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.212      ;
; 1.719 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.212      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[1]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[0]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a6~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[7]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a6~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[6]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[9]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[9]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[5]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[4]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a11~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[11]                          ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a11~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[11]                          ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[3]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[2]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[8]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a0~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[0]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[4]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[3]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a10~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[10]                          ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a10~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[10]                          ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[8]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[7]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[12]                          ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[12]                          ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a1~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[2]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a1~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[1]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[6]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[5]                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.743 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.189      ;
; 1.766 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.165      ;
; 1.782 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.150      ;
; 1.803 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.128      ;
; 1.811 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 3.567      ;
; 1.831 ; binary_data                                                                                                                                                              ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[29]                                           ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.282     ; 0.839      ;
; 1.835 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.095      ;
; 1.839 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.092      ;
; 1.844 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.086      ;
; 1.845 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.086      ;
; 1.850 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 3.528      ;
; 1.853 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.078      ;
; 1.855 ; binary_data                                                                                                                                                              ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[28]                                           ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.282     ; 0.815      ;
; 1.869 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[22]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.063      ;
; 1.883 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 3.047      ;
; 1.889 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.042      ;
; 1.892 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.039      ;
; 1.895 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 3.034      ;
; 1.908 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.024      ;
; 1.913 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.375      ; 3.464      ;
; 1.919 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.012      ;
; 1.921 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.375      ; 3.456      ;
; 1.925 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.002      ;
; 1.926 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.005      ;
; 1.928 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.003      ;
; 1.929 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.002      ;
; 1.937 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 3.441      ;
; 1.953 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.976      ;
; 1.960 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.375      ; 3.417      ;
; 1.961 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 2.969      ;
; 1.965 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.966      ;
; 1.970 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[15]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 2.960      ;
; 1.971 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.960      ;
; 1.976 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 3.402      ;
; 1.979 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[22]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.952      ;
; 1.993 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 2.937      ;
; 1.994 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.375      ; 3.383      ;
; 1.995 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[20]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.937      ;
; 1.997 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.375      ; 3.380      ;
; 2.000 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 2.930      ;
; 2.003 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a11~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.294      ; 3.330      ;
; 2.003 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.928      ;
; 2.007 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 2.923      ;
; 2.009 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 2.921      ;
; 2.010 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.921      ;
; 2.011 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.920      ;
; 2.013 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.918      ;
; 2.015 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.916      ;
; 2.018 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.913      ;
; 2.021 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.908      ;
; 2.026 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.903      ;
; 2.031 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.898      ;
; 2.032 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[10]                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.401     ; 2.569      ;
; 2.033 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.375      ; 3.344      ;
; 2.034 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.898      ;
; 2.038 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a10~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.291      ; 3.292      ;
; 2.039 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.375      ; 3.338      ;
; 2.040 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[10]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.891      ;
; 2.045 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.886      ;
; 2.047 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.375      ; 3.330      ;
; 2.052 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[22]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.879      ;
; 2.054 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.877      ;
; 2.055 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.876      ;
; 2.060 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.869      ;
; 2.063 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 3.315      ;
; 2.064 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a6~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.293      ; 3.268      ;
; 2.066 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.863      ;
; 2.067 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[20]                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 2.862      ;
; 2.071 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.375      ; 3.306      ;
; 2.073 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.858      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                               ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.361 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.563      ;
; 15.554 ; timer[22]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.376      ;
; 15.556 ; timer[29]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.374      ;
; 15.570 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.354      ;
; 15.587 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.337      ;
; 15.626 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.298      ;
; 15.651 ; timer[25]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.279      ;
; 15.658 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.080     ; 4.264      ;
; 15.712 ; timer[23]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.218      ;
; 15.713 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.211      ;
; 15.738 ; timer[30]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.192      ;
; 15.752 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.172      ;
; 15.763 ; timer[22]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.167      ;
; 15.765 ; timer[29]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.165      ;
; 15.792 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.132      ;
; 15.807 ; timer[27]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.123      ;
; 15.820 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.080     ; 4.102      ;
; 15.822 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.080     ; 4.100      ;
; 15.832 ; timer[21]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.098      ;
; 15.839 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.085      ;
; 15.860 ; timer[25]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.070      ;
; 15.861 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.063      ;
; 15.878 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.046      ;
; 15.880 ; timer[20]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.050      ;
; 15.881 ; timer[31]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.049      ;
; 15.900 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 4.024      ;
; 15.921 ; timer[23]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 4.009      ;
; 15.932 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.080     ; 3.990      ;
; 15.932 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.080     ; 3.990      ;
; 15.947 ; timer[30]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.983      ;
; 15.964 ; timer[18]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.966      ;
; 15.965 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.959      ;
; 15.987 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.937      ;
; 15.993 ; timer[19]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.937      ;
; 16.001 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.923      ;
; 16.003 ; timer[26]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.927      ;
; 16.004 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.920      ;
; 16.012 ; timer[28]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.918      ;
; 16.015 ; timer[22]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 3.913      ;
; 16.016 ; timer[27]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.914      ;
; 16.017 ; timer[29]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 3.911      ;
; 16.026 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.898      ;
; 16.041 ; timer[21]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.889      ;
; 16.089 ; timer[20]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.841      ;
; 16.090 ; timer[31]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.840      ;
; 16.091 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[22]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.833      ;
; 16.094 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.080     ; 3.828      ;
; 16.112 ; timer[25]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 3.816      ;
; 16.113 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.811      ;
; 16.125 ; timer[22]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.803      ;
; 16.127 ; timer[22]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.801      ;
; 16.127 ; timer[29]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.801      ;
; 16.129 ; timer[29]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.799      ;
; 16.130 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[23]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.794      ;
; 16.131 ; timer[24]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.799      ;
; 16.138 ; timer[3]                                               ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.071     ; 3.793      ;
; 16.152 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.772      ;
; 16.173 ; timer[18]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.757      ;
; 16.173 ; timer[23]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 3.755      ;
; 16.196 ; timer[17]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.734      ;
; 16.199 ; timer[30]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 3.729      ;
; 16.202 ; timer[19]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.728      ;
; 16.203 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.727      ;
; 16.212 ; timer[26]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.718      ;
; 16.217 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[20]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.707      ;
; 16.221 ; timer[28]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.709      ;
; 16.222 ; timer[25]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.706      ;
; 16.224 ; timer[25]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.704      ;
; 16.229 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[7]                                                ; clk          ; clk         ; 20.000       ; -0.080     ; 3.693      ;
; 16.231 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[4]                                                ; clk          ; clk         ; 20.000       ; -0.080     ; 3.691      ;
; 16.239 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.685      ;
; 16.242 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.688      ;
; 16.253 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.080     ; 3.669      ;
; 16.256 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[21]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.668      ;
; 16.257 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.080     ; 3.665      ;
; 16.268 ; timer[27]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 3.660      ;
; 16.269 ; timer[5]                                               ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.071     ; 3.662      ;
; 16.278 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.646      ;
; 16.283 ; timer[23]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.645      ;
; 16.285 ; timer[23]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.643      ;
; 16.293 ; timer[21]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 3.635      ;
; 16.309 ; timer[30]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.619      ;
; 16.311 ; timer[30]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.617      ;
; 16.329 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.601      ;
; 16.330 ; timer[2]                                               ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.071     ; 3.601      ;
; 16.340 ; timer[24]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.590      ;
; 16.341 ; timer[20]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 3.587      ;
; 16.342 ; timer[31]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 3.586      ;
; 16.343 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[18]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.581      ;
; 16.347 ; timer[3]                                               ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.071     ; 3.584      ;
; 16.365 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[22]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.559      ;
; 16.366 ; timer[4]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.072     ; 3.564      ;
; 16.368 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; clk          ; clk         ; 20.000       ; -0.072     ; 3.562      ;
; 16.368 ; timer[4]                                               ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.070     ; 3.564      ;
; 16.378 ; timer[27]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.550      ;
; 16.380 ; timer[27]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.548      ;
; 16.382 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[19]                                               ; clk          ; clk         ; 20.000       ; -0.078     ; 3.542      ;
; 16.396 ; timer[2]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.073     ; 3.533      ;
; 16.398 ; timer[2]                                               ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.071     ; 3.533      ;
; 16.403 ; timer[21]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 3.525      ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                  ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.413 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.065      ;
; 0.442 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.094      ;
; 0.447 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.095      ;
; 0.450 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.100      ;
; 0.453 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.105      ;
; 0.454 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.104      ;
; 0.466 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.119      ;
; 0.469 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.125      ;
; 0.471 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.123      ;
; 0.474 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.128      ;
; 0.477 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.480 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.131      ;
; 0.484 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.137      ;
; 0.486 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.139      ;
; 0.491 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.147      ;
; 0.498 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.150      ;
; 0.581 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.581 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.582 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.584 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.851      ;
; 0.598 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[11]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[9]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.613 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.880      ;
; 0.616 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.620 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[11]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.623 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.890      ;
; 0.623 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.890      ;
; 0.624 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[13]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[13]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.635 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[11]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.645 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.911      ;
; 0.656 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.308      ;
; 0.683 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.685 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.417      ;
; 0.685 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[11] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[11]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.974      ;
; 0.690 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.981      ;
; 0.695 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.427      ;
; 0.696 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.428      ;
; 0.699 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.349      ;
; 0.701 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.706 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[11]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.357      ;
; 0.707 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.364      ;
; 0.709 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.368      ;
; 0.718 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.722 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.376      ;
; 0.728 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 1.462      ;
; 0.728 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[6]                                                                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.730 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.380      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.416 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.421 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.069      ;
; 0.425 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.073      ;
; 0.427 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.075      ;
; 0.431 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.079      ;
; 0.449 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.097      ;
; 0.459 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.107      ;
; 0.639 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.287      ;
; 0.683 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; timer[11]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; timer[10]                                               ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; timer[9]                                                ; timer[9]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.706 ; timer[22]                                               ; timer[22]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; timer[6]                                                ; timer[6]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; timer[13]                                               ; timer[13]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; timer[5]                                                ; timer[5]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; timer[3]                                                ; timer[3]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; timer[2]                                                ; timer[2]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; timer[29]                                               ; timer[29]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; timer[21]                                               ; timer[21]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; timer[19]                                               ; timer[19]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; timer[18]                                               ; timer[18]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; timer[30]                                               ; timer[30]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; timer[28]                                               ; timer[28]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; timer[27]                                               ; timer[27]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; timer[26]                                               ; timer[26]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; timer[20]                                               ; timer[20]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; timer[8]                                                ; timer[8]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; timer[31]                                               ; timer[31]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; timer[24]                                               ; timer[24]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; timer[25]                                               ; timer[25]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; timer[23]                                               ; timer[23]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.728 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.996      ;
; 0.740 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.388      ;
; 0.899 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.167      ;
; 1.003 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.271      ;
; 1.004 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.272      ;
; 1.004 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.272      ;
; 1.004 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.272      ;
; 1.004 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.277      ;
; 1.009 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.277      ;
; 1.010 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.279      ;
; 1.016 ; timer[9]                                                ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.018 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; timer[10]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.021 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.290      ;
; 1.025 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.292      ;
; 1.026 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.294      ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.239  ; 0.000         ;
; clk                                                                 ; 17.772 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                           ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; clk                                                                 ; 0.151 ; 0.000         ;
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.156 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+---------------------------------------------------------------------+-------+---------------+
; Clock                                                               ; Slack ; End Point TNS ;
+---------------------------------------------------------------------+-------+---------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.232 ; 0.000         ;
; clk                                                                 ; 9.373 ; 0.000         ;
+---------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                  ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 3.239 ; binary_data                                                                                                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[29]                                           ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.314     ; 0.384      ;
; 3.240 ; binary_data                                                                                                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated|pipeline_dffe[28]                                           ; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.314     ; 0.383      ;
; 3.336 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.616      ;
; 3.340 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.612      ;
; 3.384 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.568      ;
; 3.392 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.752      ;
; 3.396 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.748      ;
; 3.403 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.549      ;
; 3.404 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.548      ;
; 3.408 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.544      ;
; 3.419 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.533      ;
; 3.429 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.523      ;
; 3.430 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.714      ;
; 3.440 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.704      ;
; 3.442 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.510      ;
; 3.444 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.508      ;
; 3.446 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.503      ;
; 3.452 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.500      ;
; 3.453 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.499      ;
; 3.456 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.688      ;
; 3.459 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.685      ;
; 3.460 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.684      ;
; 3.464 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.488      ;
; 3.464 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.680      ;
; 3.468 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.484      ;
; 3.471 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.481      ;
; 3.472 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.480      ;
; 3.475 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.669      ;
; 3.476 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.476      ;
; 3.477 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.475      ;
; 3.481 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.471      ;
; 3.485 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.659      ;
; 3.486 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.466      ;
; 3.487 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.465      ;
; 3.490 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.462      ;
; 3.494 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.458      ;
; 3.495 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.457      ;
; 3.495 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.455      ;
; 3.497 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.455      ;
; 3.498 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.646      ;
; 3.499 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.451      ;
; 3.500 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.644      ;
; 3.504 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.640      ;
; 3.508 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[10]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.444      ;
; 3.508 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.636      ;
; 3.509 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.635      ;
; 3.509 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.441      ;
; 3.510 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[22]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.442      ;
; 3.512 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.440      ;
; 3.513 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.437      ;
; 3.514 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.630      ;
; 3.515 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.629      ;
; 3.516 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.436      ;
; 3.520 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.432      ;
; 3.521 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[25]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.431      ;
; 3.523 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.621      ;
; 3.524 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.620      ;
; 3.525 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a11~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.147      ; 1.631      ;
; 3.525 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.427      ;
; 3.526 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.426      ;
; 3.527 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.425      ;
; 3.527 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.617      ;
; 3.531 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.421      ;
; 3.532 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.420      ;
; 3.535 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[24]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.417      ;
; 3.535 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.417      ;
; 3.536 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[22]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.416      ;
; 3.538 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|q_a[10] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 1.234      ;
; 3.539 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.413      ;
; 3.540 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.412      ;
; 3.541 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a10~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.144      ; 1.612      ;
; 3.543 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.601      ;
; 3.544 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a6~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 1.611      ;
; 3.544 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.408      ;
; 3.545 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.407      ;
; 3.549 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[13]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.403      ;
; 3.553 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.591      ;
; 3.554 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.398      ;
; 3.555 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[5]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.397      ;
; 3.557 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[9]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.395      ;
; 3.558 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.392      ;
; 3.558 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.394      ;
; 3.560 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a7~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.143      ; 1.592      ;
; 3.560 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[15]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.392      ;
; 3.562 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.388      ;
; 3.562 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.390      ;
; 3.563 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.389      ;
; 3.563 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.387      ;
; 3.564 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[10]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.580      ;
; 3.564 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.580      ;
; 3.564 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[15]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[18]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.388      ;
; 3.565 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.387      ;
; 3.566 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[3]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[26]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.578      ;
; 3.566 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[27]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.386      ;
; 3.567 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[16]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.383      ;
; 3.568 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[8]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[29]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.576      ;
; 3.572 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|q_a[10] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.215     ; 1.200      ;
; 3.572 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.572      ;
; 3.573 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.571      ;
; 3.574 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]               ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[19]                                                                                       ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 1.376      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                               ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.772 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 2.174      ;
; 17.794 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 2.152      ;
; 17.858 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 2.088      ;
; 17.862 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 2.084      ;
; 17.884 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 2.062      ;
; 17.907 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.042     ; 2.038      ;
; 17.926 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 2.020      ;
; 17.930 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 2.016      ;
; 17.938 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 2.008      ;
; 17.957 ; timer[29]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.994      ;
; 17.960 ; timer[22]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.991      ;
; 17.975 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.042     ; 1.970      ;
; 17.991 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.955      ;
; 17.994 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.952      ;
; 17.995 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.951      ;
; 17.998 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.948      ;
; 18.004 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.042     ; 1.941      ;
; 18.006 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.940      ;
; 18.008 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.042     ; 1.937      ;
; 18.022 ; timer[25]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.929      ;
; 18.043 ; timer[23]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.908      ;
; 18.051 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.042     ; 1.894      ;
; 18.054 ; timer[30]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.897      ;
; 18.062 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.884      ;
; 18.063 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.883      ;
; 18.066 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[23]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.880      ;
; 18.069 ; timer[29]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.882      ;
; 18.072 ; timer[22]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.879      ;
; 18.074 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[27]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.872      ;
; 18.096 ; timer[21]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.855      ;
; 18.103 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.843      ;
; 18.103 ; timer[27]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.848      ;
; 18.119 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.832      ;
; 18.128 ; timer[31]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.823      ;
; 18.130 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[22]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.816      ;
; 18.131 ; timer[20]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.820      ;
; 18.131 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[26]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.815      ;
; 18.134 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[21]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.812      ;
; 18.134 ; timer[25]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.817      ;
; 18.142 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[25]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.804      ;
; 18.143 ; timer[3]                                               ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.809      ;
; 18.146 ; timer[4]                                               ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.806      ;
; 18.151 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[7]                                                ; clk          ; clk         ; 20.000       ; -0.042     ; 1.794      ;
; 18.153 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.798      ;
; 18.154 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[4]                                                ; clk          ; clk         ; 20.000       ; -0.042     ; 1.791      ;
; 18.155 ; timer[23]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.796      ;
; 18.160 ; timer[29]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.037     ; 1.790      ;
; 18.163 ; timer[22]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.037     ; 1.787      ;
; 18.165 ; timer[2]                                               ; timer[31]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.787      ;
; 18.166 ; timer[30]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.785      ;
; 18.176 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.775      ;
; 18.185 ; timer[18]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.766      ;
; 18.187 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.764      ;
; 18.189 ; timer[28]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.762      ;
; 18.189 ; timer[29]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.761      ;
; 18.192 ; timer[22]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.758      ;
; 18.193 ; timer[29]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.757      ;
; 18.194 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.042     ; 1.751      ;
; 18.196 ; timer[22]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.754      ;
; 18.198 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[20]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.748      ;
; 18.199 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[24]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.747      ;
; 18.202 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[19]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.744      ;
; 18.206 ; timer[26]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.745      ;
; 18.208 ; timer[21]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.743      ;
; 18.210 ; timer[4]                                               ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.742      ;
; 18.210 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[23]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.736      ;
; 18.213 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.738      ;
; 18.214 ; timer[4]                                               ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.738      ;
; 18.215 ; timer[27]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.736      ;
; 18.215 ; timer[19]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.736      ;
; 18.221 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.730      ;
; 18.223 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.042     ; 1.722      ;
; 18.225 ; timer[25]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.037     ; 1.725      ;
; 18.227 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.042     ; 1.718      ;
; 18.229 ; timer[2]                                               ; timer[30]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.723      ;
; 18.233 ; timer[2]                                               ; timer[29]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.719      ;
; 18.240 ; timer[31]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.711      ;
; 18.240 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.711      ;
; 18.243 ; timer[20]                                              ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.708      ;
; 18.243 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.708      ;
; 18.244 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.707      ;
; 18.244 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.707      ;
; 18.246 ; timer[23]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.037     ; 1.704      ;
; 18.254 ; timer[25]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.696      ;
; 18.255 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; clk          ; clk         ; 20.000       ; -0.036     ; 1.696      ;
; 18.255 ; timer[3]                                               ; timer[17]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.697      ;
; 18.256 ; timer[17]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.695      ;
; 18.257 ; timer[30]                                              ; binary_data                                             ; clk          ; clk         ; 20.000       ; -0.037     ; 1.693      ;
; 18.258 ; timer[25]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.692      ;
; 18.259 ; timer[4]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.692      ;
; 18.264 ; timer[24]                                              ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.687      ;
; 18.266 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1] ; timer[18]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.680      ;
; 18.267 ; timer[5]                                               ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.685      ;
; 18.267 ; timer[2]                                               ; timer[16]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.685      ;
; 18.267 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[22]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.679      ;
; 18.275 ; timer[23]                                              ; timer[14]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.675      ;
; 18.278 ; timer[2]                                               ; timer[15]                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 1.673      ;
; 18.278 ; timer[4]                                               ; timer[28]                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 1.674      ;
; 18.278 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0] ; timer[21]                                               ; clk          ; clk         ; 20.000       ; -0.041     ; 1.668      ;
; 18.279 ; timer[23]                                              ; timer[12]                                               ; clk          ; clk         ; 20.000       ; -0.037     ; 1.671      ;
+--------+--------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.474      ;
; 0.157 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.481      ;
; 0.169 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.492      ;
; 0.173 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.496      ;
; 0.193 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.265 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.588      ;
; 0.292 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; timer[11]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timer[10]                                               ; timer[10]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timer[9]                                                ; timer[9]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.304 ; timer[6]                                                ; timer[6]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; timer[31]                                               ; timer[31]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[22]                                               ; timer[22]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[13]                                               ; timer[13]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[8]                                                ; timer[8]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[5]                                                ; timer[5]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[3]                                                ; timer[3]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer[2]                                                ; timer[2]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[27]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; timer[30]                                               ; timer[30]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[29]                                               ; timer[29]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[27]                                               ; timer[27]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[24]                                               ; timer[24]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[21]                                               ; timer[21]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[20]                                               ; timer[20]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[19]                                               ; timer[19]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer[18]                                               ; timer[18]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; timer[28]                                               ; timer[28]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer[26]                                               ; timer[26]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer[25]                                               ; timer[25]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; timer[23]                                               ; timer[23]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.317 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[26] ; adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated|ram_block1a1~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.640      ;
; 0.396 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[0]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.517      ;
; 0.441 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[2]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.564      ;
; 0.448 ; timer[10]                                               ; timer[11]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[16]                                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.571      ;
; 0.451 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[14]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[12]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[22]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[18]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[9]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[17]                                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[23] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; timer[8]                                                ; timer[9]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[30] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[31]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; timer[2]                                                ; timer[3]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[24] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[25]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; timer[22]                                               ; timer[23]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[3]  ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[11] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[19] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[21]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; timer[30]                                               ; timer[31]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[28] ; adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst|cnt[29]                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.576      ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                                  ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.156 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.160 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.163 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.168 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.491      ;
; 0.172 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.175 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.502      ;
; 0.176 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.176 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.506      ;
; 0.176 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a4~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.178 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.503      ;
; 0.180 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.507      ;
; 0.183 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a12~porta_address_reg0 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.510      ;
; 0.188 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.518      ;
; 0.190 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[9]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.516      ;
; 0.210 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.252 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[19]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[15]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[10]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[9]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[0]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[13]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[17]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[17]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[11]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][2]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][2]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[5]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[0]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[12]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[12]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[9]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[10]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[5]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[6]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.262 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[11]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[13]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[13]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[12]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[12]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[10]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[10]                                                                                            ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[9]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d[9]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.271 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[13]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[1]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[11]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[11]                                                                                                ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.598      ;
; 0.274 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]                                                     ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.392      ;
; 0.290 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.614      ;
; 0.293 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[7]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[18]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[6]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[4]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[1]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[11] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[11]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[0][1]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[1][1]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[2][0]                                             ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr[3][0]                                                                                    ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.620      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[11]                                                      ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[12]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[2]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[30]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[7]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[8]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[10]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[10]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[11]                                                ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[28]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[31]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]  ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[3]                                         ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[7]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a9~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.629      ;
; 0.301 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[3]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[4]                                                                                              ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[8]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[3]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[23]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[17]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[16]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg[11]                                                       ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[11]                                                                                           ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.630      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[21]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[19]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[18]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[14]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.626      ;
; 0.306 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[7]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12] ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated|pipeline_dffe[12]                                        ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.632      ;
; 0.307 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[11]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[6]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg[8]                                                        ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d[8]                                                                                             ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.636      ;
; 0.308 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[11]                                                         ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.636      ;
; 0.308 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[6]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[1]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo[9]                                                           ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[4]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[5]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a3~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.630      ;
; 0.311 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[8]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated|ram_block1a5~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.636      ;
; 0.312 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[2]                                                    ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007|rom_add[2]                                                          ; FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated|ram_block1a2~porta_address_reg0  ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.641      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                              ;
+----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                     ; 1.262  ; 0.151 ; N/A      ; N/A     ; 0.799               ;
;  FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.262  ; 0.156 ; N/A      ; N/A     ; 0.799               ;
;  clk                                                                 ; 15.104 ; 0.151 ; N/A      ; N/A     ; 9.373               ;
; Design-wide TNS                                                      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dac_clk       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; am[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; adc_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; am[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; am[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; adc_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; am[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; am[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dac_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adc_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; am[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; am[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                       ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                          ; To Clock                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                 ; clk                                                                 ; 1332     ; 0        ; 0        ; 0        ;
; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 1753     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                          ; To Clock                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                 ; clk                                                                 ; 1332     ; 0        ; 0        ; 0        ;
; clk                                                                 ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; 1753     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 236   ; 236  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 184   ; 184  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+
; Target                                                              ; Clock                                                               ; Type      ; Status      ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+
; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk                                                                 ; clk                                                                 ; Base      ; Constrained ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; adc_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; adc_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; am[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Mar 03 15:24:58 2022
Info: Command: quartus_sta AM_ASK -c AM_ASK
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AM_ASK.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]} {FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.262               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.104               0.000 clk 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.440               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.664               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.654               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.361               0.000 clk 
Info (332146): Worst-case hold slack is 0.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.413               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.416               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.669               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.239               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.772               0.000 clk 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 clk 
    Info (332119):     0.156               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.232               0.000 FskMod_inst|pll200_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.373               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4748 megabytes
    Info: Processing ended: Thu Mar 03 15:25:01 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


