Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Oct  3 15:31:48 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ad1_wrapper_timing_summary_routed.rpt -pb ad1_wrapper_timing_summary_routed.pb -rpx ad1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ad1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.801        0.000                      0                 1793        0.018        0.000                      0                 1793        9.020        0.000                       0                   796  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.801        0.000                      0                 1793        0.018        0.000                      0                 1793        9.020        0.000                       0                   796  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.366ns (20.903%)  route 5.169ns (79.097%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          1.138    10.241    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.510    23.268    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[0]/C
                         clock pessimism              0.282    23.550    
                         clock uncertainty           -0.302    23.248    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205    23.043    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.366ns (20.903%)  route 5.169ns (79.097%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          1.138    10.241    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.510    23.268    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[2]/C
                         clock pessimism              0.282    23.550    
                         clock uncertainty           -0.302    23.248    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205    23.043    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.366ns (20.903%)  route 5.169ns (79.097%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          1.138    10.241    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.510    23.268    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[3]/C
                         clock pessimism              0.282    23.550    
                         clock uncertainty           -0.302    23.248    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205    23.043    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.366ns (20.903%)  route 5.169ns (79.097%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          1.138    10.241    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.510    23.268    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[4]/C
                         clock pessimism              0.282    23.550    
                         clock uncertainty           -0.302    23.248    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205    23.043    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.366ns (20.903%)  route 5.169ns (79.097%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          1.138    10.241    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.510    23.268    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[5]/C
                         clock pessimism              0.282    23.550    
                         clock uncertainty           -0.302    23.248    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205    23.043    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.366ns (20.903%)  route 5.169ns (79.097%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          1.138    10.241    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.510    23.268    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[6]/C
                         clock pessimism              0.282    23.550    
                         clock uncertainty           -0.302    23.248    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205    23.043    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[6]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.801ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.366ns (20.903%)  route 5.169ns (79.097%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          1.138    10.241    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.510    23.268    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[7]/C
                         clock pessimism              0.282    23.550    
                         clock uncertainty           -0.302    23.248    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205    23.043    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 12.801    

Slack (MET) :             12.942ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.366ns (21.360%)  route 5.029ns (78.640%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 23.269 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          0.999    10.101    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.511    23.269    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y47          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[10]/C
                         clock pessimism              0.282    23.551    
                         clock uncertainty           -0.302    23.249    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    23.044    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.044    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 12.942    

Slack (MET) :             12.942ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.366ns (21.360%)  route 5.029ns (78.640%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 23.269 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          0.999    10.101    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.511    23.269    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y47          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[11]/C
                         clock pessimism              0.282    23.551    
                         clock uncertainty           -0.302    23.249    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    23.044    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.044    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 12.942    

Slack (MET) :             12.942ns  (required time - arrival time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.366ns (21.360%)  route 5.029ns (78.640%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 23.269 - 20.000 ) 
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           0.937     7.230    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I2_O)        0.150     7.380 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.518     7.898    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state[0]_i_2_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.326     8.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3/O
                         net (fo=1, routed)           0.755     8.979    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_3_n_0
    SLICE_X16Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1/O
                         net (fo=32, routed)          0.999    10.101    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1[31]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.511    23.269    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X9Y47          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[8]/C
                         clock pessimism              0.282    23.551    
                         clock uncertainty           -0.302    23.249    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    23.044    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count1_reg[8]
  -------------------------------------------------------------------
                         required time                         23.044    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 12.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.109%)  route 0.217ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.582     1.412    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.128     1.540 r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.217     1.757    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X0Y49          SRL16E                                       r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.854     1.802    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y49          SRL16E                                       r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.118     1.684    
    SLICE_X0Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.739    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.587     1.417    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.116     1.674    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X0Y46          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.853     1.801    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y46          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.351     1.450    
    SLICE_X0Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.633    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.587     1.417    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y44          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=1, routed)           0.056     1.614    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X4Y44          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.855     1.803    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.373     1.430    
    SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.547    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.584     1.414    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.056     1.611    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X0Y40          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.852     1.800    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.373     1.427    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.544    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.331%)  route 0.177ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.587     1.417    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y45          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.177     1.735    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X0Y44          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.853     1.801    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.351     1.450    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.633    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.148ns (40.662%)  route 0.216ns (59.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.582     1.412    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y52          FDRE                                         r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.148     1.560 r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.216     1.776    ad1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  ad1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.895     1.843    ad1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.725    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.672    ad1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.582     1.412    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y50          FDRE                                         r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.054     1.607    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][1]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.045     1.652 r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.652    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[1]
    SLICE_X4Y50          FDRE                                         r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.851     1.799    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y50          FDRE                                         r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.374     1.425    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.121     1.546    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.583     1.413    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y38          FDRE                                         r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.054     1.608    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[25]
    SLICE_X0Y38          FDRE                                         r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.851     1.799    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y38          FDRE                                         r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.373     1.426    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.076     1.502    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.587     1.417    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.115     1.673    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X0Y46          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.853     1.801    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y46          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.351     1.450    
    SLICE_X0Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.567    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.587     1.417    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y46          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.115     1.673    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X0Y46          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.853     1.801    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y46          SRLC32E                                      r  ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.351     1.450    
    SLICE_X0Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.565    ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y43    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y42     ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y43    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y43    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y43    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y43    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y43    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y46     ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y44     ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/ad1_data_r_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y43     ad1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.479ns  (logic 0.124ns (5.001%)  route 2.355ns (94.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.919     1.919    ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.043 r  ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.436     2.479    ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y47         FDRE                                         r  ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.504     3.262    ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.045ns (4.363%)  route 0.986ns (95.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.826     0.826    ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.871 r  ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.160     1.031    ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y47         FDRE                                         r  ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.834     1.782    ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  ad1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja_pin4_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.382ns  (logic 4.505ns (43.393%)  route 5.877ns (56.607%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.667     3.706    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y53         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     4.224 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[26]/Q
                         net (fo=2, routed)           0.676     4.901    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[26]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     5.025 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6/O
                         net (fo=1, routed)           1.144     6.168    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.292 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4/O
                         net (fo=7, routed)           1.089     7.381    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_4_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.505 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_2/O
                         net (fo=1, routed)           2.968    10.473    ja_pin4_iobuf/I
    Y17                  OBUFT (Prop_obuft_I_O)       3.615    14.088 r  ja_pin4_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.088    ja_pin4_io
    Y17                                                               r  ja_pin4_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja_pin1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.166ns  (logic 4.425ns (48.277%)  route 4.741ns (51.723%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.685     3.724    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X12Y48         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     4.242 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state_reg[1]/Q
                         net (fo=75, routed)          0.987     5.229    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/state[1]
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.152     5.381 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_1/O
                         net (fo=1, routed)           3.754     9.135    ja_pin1_iobuf/I
    Y18                  OBUFT (Prop_obuft_I_O)       3.755    12.890 r  ja_pin1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.890    ja_pin1_io
    Y18                                                               r  ja_pin1_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja_pin4_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.524ns (57.466%)  route 1.128ns (42.534%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.569     1.399    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X10Y47         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg[4]/Q
                         net (fo=9, routed)           0.131     1.694    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/count0_reg_n_0_[4]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_2/O
                         net (fo=1, routed)           0.997     2.736    ja_pin4_iobuf/I
    Y17                  OBUFT (Prop_obuft_I_O)       1.315     4.051 r  ja_pin4_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.051    ja_pin4_io
    Y17                                                               r  ja_pin4_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja_pin1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.177ns  (logic 1.499ns (47.168%)  route 1.679ns (52.832%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.569     1.399    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X13Y47         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.540 f  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.278     1.818    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/FSM_sequential_state_reg[0]_0[0]
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.042     1.860 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/PmodAD1_pmod_bridge_0_0_i_1/O
                         net (fo=1, routed)           1.401     3.261    ja_pin1_iobuf/I
    Y18                  OBUFT (Prop_obuft_I_O)       1.316     4.576 r  ja_pin1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.576    ja_pin1_io
    Y18                                                               r  ja_pin1_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja_pin2_io
                            (input port)
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.616ns (34.884%)  route 3.016ns (65.116%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  ja_pin2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ja_pin2_iobuf/IO
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ja_pin2_iobuf/IBUF/O
                         net (fo=1, routed)           3.016     4.507    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/in1_I
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.631 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[0]_i_1/O
                         net (fo=1, routed)           0.000     4.631    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[0]
    SLICE_X11Y44         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.510     3.268    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0_reg[0]/C

Slack:                    inf
  Source:                 ja_pin3_io
                            (input port)
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.444ns  (logic 1.691ns (38.050%)  route 2.753ns (61.950%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  ja_pin3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ja_pin3_iobuf/IO
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  ja_pin3_iobuf/IBUF/O
                         net (fo=1, routed)           2.753     4.320    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/in2_I
    SLICE_X6Y45          LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.444    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1[0]
    SLICE_X6Y45          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         1.509     3.267    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja_pin3_io
                            (input port)
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.379ns (23.405%)  route 1.240ns (76.595%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  ja_pin3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ja_pin3_iobuf/IO
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  ja_pin3_iobuf/IBUF/O
                         net (fo=1, routed)           1.240     1.574    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/in2_I
    SLICE_X6Y45          LUT2 (Prop_lut2_I1_O)        0.045     1.619 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.619    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1[0]
    SLICE_X6Y45          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.836     1.784    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft1_reg[0]/C

Slack:                    inf
  Source:                 ja_pin2_io
                            (input port)
  Destination:            ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.304ns (17.701%)  route 1.415ns (82.299%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  ja_pin2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    ja_pin2_iobuf/IO
    Y19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ja_pin2_iobuf/IBUF/O
                         net (fo=1, routed)           1.415     1.674    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/in1_I
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.719 r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.719    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0[0]
    SLICE_X11Y44         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ad1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ad1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=796, routed)         0.836     1.784    ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  ad1_i/PmodAD1_0/inst/PmodAD1_v1_0_S00_AXI_inst/m_ad1_spi/shft0_reg[0]/C





