0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/l/Desktop/6463ADVHDes/code/project_6/project_6.sim/sim_1/synth/timing/find_ndnddn_tb_time_synth.v,1509396877,verilog,,,,find_ndnddn;glbl,,,,,,,,
C:/Users/l/Desktop/6463ADVHDes/code/project_6/project_6.srcs/sim_1/new/find_ndnddn_tb.vhd,1509388320,vhdl,,,,find_ndnddn_tb,,,,,,,,
