/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|scl")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|sda")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|ack")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|hab_dat")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|hab_dir")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|SYNTHESIZED_WIRE_3~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|SYNTHESIZED_WIRE_2~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|SYNTHESIZED_WIRE_3~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|SYNTHESIZED_WIRE_2~clkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|ack~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|hab_dir~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|hab_dat~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|scl~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|scl~inputclkctrl_outclk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|~GND~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|cout_actual~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|sda~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|reg_fstate~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.R_W~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.A_C_K~feeder_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.A_C_K~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|cout_actual~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector0~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector0~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector0~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.Oscioso~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector1~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.Guarda_dir~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector2~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.Guarda_dato~q")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|scl")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 124.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|sda")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 230.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|ack")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 379.5;
		LEVEL 1 FOR 140.5;
		LEVEL 0 FOR 480.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|hab_dat")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 255.5;
		LEVEL 0 FOR 224.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|hab_dir")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 82.5;
		LEVEL 1 FOR 264.0;
		LEVEL 0 FOR 462.0;
		LEVEL 1 FOR 191.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 14.0;
		LEVEL 0 FOR 2.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 4.5;
		LEVEL 0 FOR 12.0;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 11.5;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 6.0;
		LEVEL 1 FOR 10.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 10.5;
		LEVEL 1 FOR 6.0;
		LEVEL 0 FOR 124.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 9.5;
		LEVEL 0 FOR 7.0;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 3.5;
		LEVEL 1 FOR 13.0;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 10.5;
		LEVEL 0 FOR 6.0;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 1.0;
		LEVEL 0 FOR 15.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 8.0;
		LEVEL 1 FOR 8.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 1.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 5.5;
		LEVEL 0 FOR 11.0;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 12.5;
		LEVEL 1 FOR 4.0;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 3.0;
		LEVEL 1 FOR 13.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|SYNTHESIZED_WIRE_3~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 82.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 478.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|SYNTHESIZED_WIRE_2~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 241.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|SYNTHESIZED_WIRE_3~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 82.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 478.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|SYNTHESIZED_WIRE_2~clkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 241.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|ack~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 379.5;
		LEVEL 1 FOR 140.5;
		LEVEL 0 FOR 480.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|hab_dir~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 82.5;
		LEVEL 1 FOR 264.0;
		LEVEL 0 FOR 462.0;
		LEVEL 1 FOR 191.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|hab_dat~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 255.5;
		LEVEL 0 FOR 224.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|scl~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 124.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|scl~inputclkctrl_outclk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 124.0;
		LEVEL 1 FOR 8.0;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 16.5;
		LEVEL 1 FOR 16.5;
		LEVEL 0 FOR 10.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 82.5;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 495.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|~GND~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 313.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 653.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|cout_actual~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 313.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 653.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 82.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 495.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 82.5;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 528.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 59.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 148.5;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 99.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 561.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 92.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 148.5;
		LEVEL 1 FOR 132.0;
		LEVEL 0 FOR 594.0;
		LEVEL 1 FOR 125.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 280.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 686.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 280.5;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 653.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|sda~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 230.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 110.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 230.0;
		LEVEL 0 FOR 60.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 40.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 148.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 99.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 495.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 214.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 99.0;
		LEVEL 1 FOR 495.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 247.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 528.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 59.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 280.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 528.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 313.5;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 653.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|reg_fstate~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 313.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 653.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.R_W~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 346.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 620.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.A_C_K~feeder_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 346.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 620.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.A_C_K~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 379.5;
		LEVEL 1 FOR 140.5;
		LEVEL 0 FOR 480.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 520.0;
		LEVEL 0 FOR 24.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 257.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 24.5;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 257.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 57.5;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 290.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 577.5;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 99.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 257.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 709.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 257.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 709.5;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 224.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|cout_actual~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 742.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 224.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 577.5;
		LEVEL 1 FOR 132.0;
		LEVEL 0 FOR 290.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 742.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 224.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector0~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 695.5;
		LEVEL 1 FOR 24.5;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector0~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 662.5;
		LEVEL 1 FOR 57.5;
		LEVEL 0 FOR 200.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector0~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 662.5;
		LEVEL 0 FOR 57.5;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.Oscioso~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 82.5;
		LEVEL 1 FOR 693.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 191.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector1~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 233.5;
		LEVEL 0 FOR 486.5;
		LEVEL 1 FOR 200.0;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.Guarda_dir~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 82.5;
		LEVEL 1 FOR 264.0;
		LEVEL 0 FOR 462.0;
		LEVEL 1 FOR 191.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector2~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 379.5;
		LEVEL 1 FOR 363.0;
		LEVEL 0 FOR 257.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.Guarda_dato~q")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 255.5;
		LEVEL 0 FOR 224.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 742.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 224.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 610.5;
		LEVEL 1 FOR 132.0;
		LEVEL 0 FOR 257.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 544.5;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 257.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 520.0;
		LEVEL 1 FOR 24.5;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 257.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 346.5;
		LEVEL 1 FOR 462.0;
		LEVEL 0 FOR 99.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 313.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 528.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 59.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 280.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 528.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 247.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 528.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 59.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 214.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 99.0;
		LEVEL 1 FOR 495.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 181.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 99.0;
		LEVEL 1 FOR 495.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 148.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 99.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 495.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 313.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 653.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 181.5;
		LEVEL 1 FOR 132.0;
		LEVEL 0 FOR 594.0;
		LEVEL 1 FOR 92.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 115.5;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 528.0;
		LEVEL 1 FOR 66.0;
		LEVEL 0 FOR 66.0;
		LEVEL 1 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 82.5;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 495.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 33.0;
		LEVEL 0 FOR 26.5;
	}
}

TRANSITION_LIST("Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 313.5;
		LEVEL 0 FOR 33.0;
		LEVEL 1 FOR 653.5;
	}
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|scl";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|sda";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|ack";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|hab_dat";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|hab_dir";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|SYNTHESIZED_WIRE_3~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|SYNTHESIZED_WIRE_2~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|SYNTHESIZED_WIRE_3~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|SYNTHESIZED_WIRE_2~clkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|ack~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|hab_dir~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|hab_dat~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|scl~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|scl~inputclkctrl_outclk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|~GND~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|cout_actual~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|sda~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|reg_fstate~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.R_W~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.A_C_K~feeder_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.A_C_K~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|cout_actual~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector0~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector0~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector0~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.Oscioso~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector1~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.Guarda_dir~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|Selector2~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst|fstate.Guarda_dato~q";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Inter_Integrated_Circuit_vlg_vec_tst|i1|inst3|b2v_Comparador|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}
;
