{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 20:33:49 2013 " "Info: Processing started: Thu Oct 24 20:33:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11~1 " "Info: Detected gated clock \"inst11~1\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13~0 " "Info: Detected gated clock \"inst13~0\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acc_clk_gen:inst19\|clock_10Hz " "Info: Detected ripple clock \"acc_clk_gen:inst19\|clock_10Hz\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "acc_clk_gen:inst19\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11~0 " "Info: Detected gated clock \"inst11~0\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 58 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 memory SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_uss3:auto_generated\|ram_block1a4~porta_address_reg9 register SCOMP:inst8\|AC\[9\] 5.772 ns " "Info: Slack time is 5.772 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source memory \"SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_uss3:auto_generated\|ram_block1a4~porta_address_reg9\" and destination register \"SCOMP:inst8\|AC\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "45.89 MHz 21.79 ns " "Info: Fmax is 45.89 MHz (period= 21.79 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.443 ns + Largest memory register " "Info: + Largest memory to register requirement is 16.443 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.667 ns + " "Info: + Setup relationship between source and destination is 16.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.977 ns " "Info: + Latch edge is 25.977 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -7.356 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -7.356 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 9.310 ns " "Info: - Launch edge is 9.310 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns 9.310 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with inverted offset of 9.310 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.051 ns + Largest " "Info: + Largest clock skew is -0.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns SCOMP:inst8\|AC\[9\] 3 REG LCFF_X58_Y22_N1 9 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X58_Y22_N1; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[9\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[9] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[9] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.705 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source memory is 2.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.661 ns) 2.705 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_uss3:auto_generated\|ram_block1a4~porta_address_reg9 3 MEM M4K_X52_Y22 4 " "Info: 3: + IC(0.953 ns) + CELL(0.661 ns) = 2.705 ns; Loc. = M4K_X52_Y22; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_uss3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_uss3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_uss3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.44 % ) " "Info: Total cell delay = 0.661 ns ( 24.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 75.56 % ) " "Info: Total interconnect delay = 2.044 ns ( 75.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[9] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_uss3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_uss3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[9] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.671 ns - Longest memory register " "Info: - Longest memory to register delay is 10.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_uss3:auto_generated\|ram_block1a4~porta_address_reg9 1 MEM M4K_X52_Y22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y22; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_uss3:auto_generated\|ram_block1a4~porta_address_reg9'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_uss3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_uss3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_uss3:auto_generated\|q_a\[7\] 2 MEM M4K_X52_Y22 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y22; Fanout = 6; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_uss3:auto_generated\|q_a\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_uss3.tdf" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/db/altsyncram_uss3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.275 ns) 4.707 ns SCOMP:inst8\|Add1~27 3 COMB LCCOMB_X61_Y21_N12 1 " "Info: 3: + IC(1.439 ns) + CELL(0.275 ns) = 4.707 ns; Loc. = LCCOMB_X61_Y21_N12; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|q_a[7] SCOMP:inst8|Add1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.150 ns) 6.128 ns SCOMP:inst8\|Add1~28 4 COMB LCCOMB_X61_Y21_N14 2 " "Info: 4: + IC(1.271 ns) + CELL(0.150 ns) = 6.128 ns; Loc. = LCCOMB_X61_Y21_N14; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~28'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { SCOMP:inst8|Add1~27 SCOMP:inst8|Add1~28 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.414 ns) 7.542 ns SCOMP:inst8\|Add1~68 5 COMB LCCOMB_X59_Y23_N0 2 " "Info: 5: + IC(1.000 ns) + CELL(0.414 ns) = 7.542 ns; Loc. = LCCOMB_X59_Y23_N0; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~68'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { SCOMP:inst8|Add1~28 SCOMP:inst8|Add1~68 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.613 ns SCOMP:inst8\|Add1~70 6 COMB LCCOMB_X59_Y23_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.613 ns; Loc. = LCCOMB_X59_Y23_N2; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~70'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.023 ns SCOMP:inst8\|Add1~71 7 COMB LCCOMB_X59_Y23_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 8.023 ns; Loc. = LCCOMB_X59_Y23_N4; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~71'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~71 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.420 ns) 9.376 ns SCOMP:inst8\|Selector17~5 8 COMB LCCOMB_X58_Y22_N12 1 " "Info: 8: + IC(0.933 ns) + CELL(0.420 ns) = 9.376 ns; Loc. = LCCOMB_X58_Y22_N12; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector17~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { SCOMP:inst8|Add1~71 SCOMP:inst8|Selector17~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 10.083 ns SCOMP:inst8\|Selector17~6 9 COMB LCCOMB_X58_Y22_N16 1 " "Info: 9: + IC(0.269 ns) + CELL(0.438 ns) = 10.083 ns; Loc. = LCCOMB_X58_Y22_N16; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector17~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { SCOMP:inst8|Selector17~5 SCOMP:inst8|Selector17~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.245 ns) 10.587 ns SCOMP:inst8\|Selector17~7 10 COMB LCCOMB_X58_Y22_N0 1 " "Info: 10: + IC(0.259 ns) + CELL(0.245 ns) = 10.587 ns; Loc. = LCCOMB_X58_Y22_N0; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector17~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { SCOMP:inst8|Selector17~6 SCOMP:inst8|Selector17~7 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.671 ns SCOMP:inst8\|AC\[9\] 11 REG LCFF_X58_Y22_N1 9 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 10.671 ns; Loc. = LCFF_X58_Y22_N1; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[9\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector17~7 SCOMP:inst8|AC[9] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 51.54 % ) " "Info: Total cell delay = 5.500 ns ( 51.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.171 ns ( 48.46 % ) " "Info: Total interconnect delay = 5.171 ns ( 48.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.671 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|q_a[7] SCOMP:inst8|Add1~27 SCOMP:inst8|Add1~28 SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~71 SCOMP:inst8|Selector17~5 SCOMP:inst8|Selector17~6 SCOMP:inst8|Selector17~7 SCOMP:inst8|AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "10.671 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|q_a[7] {} SCOMP:inst8|Add1~27 {} SCOMP:inst8|Add1~28 {} SCOMP:inst8|Add1~68 {} SCOMP:inst8|Add1~70 {} SCOMP:inst8|Add1~71 {} SCOMP:inst8|Selector17~5 {} SCOMP:inst8|Selector17~6 {} SCOMP:inst8|Selector17~7 {} SCOMP:inst8|AC[9] {} } { 0.000ns 0.000ns 1.439ns 1.271ns 1.000ns 0.000ns 0.000ns 0.933ns 0.269ns 0.259ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.150ns 0.414ns 0.071ns 0.410ns 0.420ns 0.438ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[9] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 {} } { 0.000ns 1.091ns 0.953ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.671 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|q_a[7] SCOMP:inst8|Add1~27 SCOMP:inst8|Add1~28 SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~71 SCOMP:inst8|Selector17~5 SCOMP:inst8|Selector17~6 SCOMP:inst8|Selector17~7 SCOMP:inst8|AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "10.671 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|ram_block1a4~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_uss3:auto_generated|q_a[7] {} SCOMP:inst8|Add1~27 {} SCOMP:inst8|Add1~28 {} SCOMP:inst8|Add1~68 {} SCOMP:inst8|Add1~70 {} SCOMP:inst8|Add1~71 {} SCOMP:inst8|Selector17~5 {} SCOMP:inst8|Selector17~6 {} SCOMP:inst8|Selector17~7 {} SCOMP:inst8|AC[9] {} } { 0.000ns 0.000ns 1.439ns 1.271ns 1.000ns 0.000ns 0.000ns 0.933ns 0.269ns 0.259ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.150ns 0.414ns 0.071ns 0.410ns 0.420ns 0.438ns 0.245ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|count_10hz\[11\] register acc_clk_gen:inst19\|count_10hz\[0\] 15.564 ns " "Info: Slack time is 15.564 ns for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|count_10hz\[11\]\" and destination register \"acc_clk_gen:inst19\|count_10hz\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "225.43 MHz 4.436 ns " "Info: Fmax is 225.43 MHz (period= 4.436 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.794 ns + Largest register register " "Info: + Largest register to register requirement is 19.794 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns + Largest " "Info: + Largest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.665 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns acc_clk_gen:inst19\|count_10hz\[0\] 3 REG LCFF_X20_Y12_N11 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X20_Y12_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.657 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.657 ns acc_clk_gen:inst19\|count_10hz\[11\] 3 REG LCFF_X20_Y11_N1 3 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X20_Y11_N1; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[11] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.81 % ) " "Info: Total cell delay = 1.536 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[11] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[11] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[11] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.230 ns - Longest register register " "Info: - Longest register to register delay is 4.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|count_10hz\[11\] 1 REG LCFF_X20_Y11_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y11_N1; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|count_10hz[11] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.371 ns) 1.081 ns acc_clk_gen:inst19\|LessThan0~3 2 COMB LCCOMB_X21_Y11_N2 1 " "Info: 2: + IC(0.710 ns) + CELL(0.371 ns) = 1.081 ns; Loc. = LCCOMB_X21_Y11_N2; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~3'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { acc_clk_gen:inst19|count_10hz[11] acc_clk_gen:inst19|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.416 ns) 1.746 ns acc_clk_gen:inst19\|LessThan0~5 3 COMB LCCOMB_X21_Y11_N10 1 " "Info: 3: + IC(0.249 ns) + CELL(0.416 ns) = 1.746 ns; Loc. = LCCOMB_X21_Y11_N10; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { acc_clk_gen:inst19|LessThan0~3 acc_clk_gen:inst19|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.420 ns) 2.603 ns acc_clk_gen:inst19\|LessThan0~6 4 COMB LCCOMB_X21_Y11_N0 2 " "Info: 4: + IC(0.437 ns) + CELL(0.420 ns) = 2.603 ns; Loc. = LCCOMB_X21_Y11_N0; Fanout = 2; COMB Node = 'acc_clk_gen:inst19\|LessThan0~6'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 3.014 ns acc_clk_gen:inst19\|LessThan0~7 5 COMB LCCOMB_X21_Y11_N30 23 " "Info: 5: + IC(0.261 ns) + CELL(0.150 ns) = 3.014 ns; Loc. = LCCOMB_X21_Y11_N30; Fanout = 23; COMB Node = 'acc_clk_gen:inst19\|LessThan0~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.510 ns) 4.230 ns acc_clk_gen:inst19\|count_10hz\[0\] 6 REG LCFF_X20_Y12_N11 2 " "Info: 6: + IC(0.706 ns) + CELL(0.510 ns) = 4.230 ns; Loc. = LCFF_X20_Y12_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.867 ns ( 44.14 % ) " "Info: Total cell delay = 1.867 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.363 ns ( 55.86 % ) " "Info: Total interconnect delay = 2.363 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.230 ns" { acc_clk_gen:inst19|count_10hz[11] acc_clk_gen:inst19|LessThan0~3 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.230 ns" { acc_clk_gen:inst19|count_10hz[11] {} acc_clk_gen:inst19|LessThan0~3 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~7 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.710ns 0.249ns 0.437ns 0.261ns 0.706ns } { 0.000ns 0.371ns 0.416ns 0.420ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[11] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.230 ns" { acc_clk_gen:inst19|count_10hz[11] acc_clk_gen:inst19|LessThan0~3 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.230 ns" { acc_clk_gen:inst19|count_10hz[11] {} acc_clk_gen:inst19|LessThan0~3 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~7 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.710ns 0.249ns 0.437ns 0.261ns 0.706ns } { 0.000ns 0.371ns 0.416ns 0.420ns 0.150ns 0.510ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register SCOMP:inst8\|PC\[0\] register SCOMP:inst8\|PC_STACK\[0\] 530 ps " "Info: Minimum slack time is 530 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"SCOMP:inst8\|PC\[0\]\" and destination register \"SCOMP:inst8\|PC_STACK\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns + Shortest register register " "Info: + Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|PC\[0\] 1 REG LCFF_X63_Y21_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y21_N3; Fanout = 4; REG Node = 'SCOMP:inst8\|PC\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|PC[0] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.149 ns) 0.462 ns SCOMP:inst8\|PC_STACK\[0\]~feeder 2 COMB LCCOMB_X63_Y21_N14 1 " "Info: 2: + IC(0.313 ns) + CELL(0.149 ns) = 0.462 ns; Loc. = LCCOMB_X63_Y21_N14; Fanout = 1; COMB Node = 'SCOMP:inst8\|PC_STACK\[0\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { SCOMP:inst8|PC[0] SCOMP:inst8|PC_STACK[0]~feeder } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns SCOMP:inst8\|PC_STACK\[0\] 3 REG LCFF_X63_Y21_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X63_Y21_N15; Fanout = 1; REG Node = 'SCOMP:inst8\|PC_STACK\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|PC_STACK[0]~feeder SCOMP:inst8|PC_STACK[0] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.67 % ) " "Info: Total cell delay = 0.233 ns ( 42.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.33 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { SCOMP:inst8|PC[0] SCOMP:inst8|PC_STACK[0]~feeder SCOMP:inst8|PC_STACK[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { SCOMP:inst8|PC[0] {} SCOMP:inst8|PC_STACK[0]~feeder {} SCOMP:inst8|PC_STACK[0] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -7.356 ns " "Info: + Latch edge is -7.356 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -7.356 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -7.356 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -7.356 ns " "Info: - Launch edge is -7.356 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -7.356 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -7.356 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.659 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns SCOMP:inst8\|PC_STACK\[0\] 3 REG LCFF_X63_Y21_N15 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X63_Y21_N15; Fanout = 1; REG Node = 'SCOMP:inst8\|PC_STACK\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[0] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns SCOMP:inst8\|PC\[0\] 3 REG LCFF_X63_Y21_N3 4 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X63_Y21_N3; Fanout = 4; REG Node = 'SCOMP:inst8\|PC\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[0] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { SCOMP:inst8|PC[0] SCOMP:inst8|PC_STACK[0]~feeder SCOMP:inst8|PC_STACK[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { SCOMP:inst8|PC[0] {} SCOMP:inst8|PC_STACK[0]~feeder {} SCOMP:inst8|PC_STACK[0] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC_STACK[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC_STACK[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|PC[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|PC[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|clock_10hz_int register acc_clk_gen:inst19\|clock_10Hz 270 ps " "Info: Minimum slack time is 270 ps for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|clock_10hz_int\" and destination register \"acc_clk_gen:inst19\|clock_10Hz\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.536 ns + Shortest register register " "Info: + Shortest register to register delay is 0.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|clock_10hz_int 1 REG LCFF_X21_Y11_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N7; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 0.452 ns acc_clk_gen:inst19\|clock_10Hz~feeder 2 COMB LCCOMB_X21_Y11_N28 1 " "Info: 2: + IC(0.303 ns) + CELL(0.149 ns) = 0.452 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|clock_10Hz~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.536 ns acc_clk_gen:inst19\|clock_10Hz 3 REG LCFF_X21_Y11_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.536 ns; Loc. = LCFF_X21_Y11_N29; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.47 % ) " "Info: Total cell delay = 0.233 ns ( 43.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.303 ns ( 56.53 % ) " "Info: Total interconnect delay = 0.303 ns ( 56.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.266 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.266 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.250 ns + Smallest " "Info: + Smallest clock skew is 0.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.909 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.537 ns) 2.909 ns acc_clk_gen:inst19\|clock_10Hz 2 REG LCFF_X21_Y11_N29 1 " "Info: 2: + IC(1.373 ns) + CELL(0.537 ns) = 2.909 ns; Loc. = LCFF_X21_Y11_N29; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 52.80 % ) " "Info: Total cell delay = 1.536 ns ( 52.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 47.20 % ) " "Info: Total interconnect delay = 1.373 ns ( 47.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns acc_clk_gen:inst19\|clock_10hz_int 3 REG LCFF_X21_Y11_N7 2 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X21_Y11_N7; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SCOMP:inst8\|AC\[13\] IO_DATA\[13\] CLOCK_50 13.872 ns register " "Info: tsu for register \"SCOMP:inst8\|AC\[13\]\" (data pin = \"IO_DATA\[13\]\", clock pin = \"CLOCK_50\") is 13.872 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.205 ns + Longest pin register " "Info: + Longest pin to register delay is 9.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[13\] 1 PIN PIN_R24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R24; Fanout = 1; PIN Node = 'IO_DATA\[13\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[13] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns IO_DATA~2 2 COMB IOC_X65_Y17_N1 5 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y17_N1; Fanout = 5; COMB Node = 'IO_DATA~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { IO_DATA[13] IO_DATA~2 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.481 ns) + CELL(0.275 ns) 6.608 ns SCOMP:inst8\|Selector13~1 3 COMB LCCOMB_X57_Y22_N10 2 " "Info: 3: + IC(5.481 ns) + CELL(0.275 ns) = 6.608 ns; Loc. = LCCOMB_X57_Y22_N10; Fanout = 2; COMB Node = 'SCOMP:inst8\|Selector13~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.756 ns" { IO_DATA~2 SCOMP:inst8|Selector13~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.437 ns) 7.323 ns SCOMP:inst8\|Selector13~2 4 COMB LCCOMB_X57_Y22_N4 1 " "Info: 4: + IC(0.278 ns) + CELL(0.437 ns) = 7.323 ns; Loc. = LCCOMB_X57_Y22_N4; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector13~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { SCOMP:inst8|Selector13~1 SCOMP:inst8|Selector13~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 7.993 ns SCOMP:inst8\|Selector13~5 5 COMB LCCOMB_X57_Y22_N26 1 " "Info: 5: + IC(0.250 ns) + CELL(0.420 ns) = 7.993 ns; Loc. = LCCOMB_X57_Y22_N26; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector13~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { SCOMP:inst8|Selector13~2 SCOMP:inst8|Selector13~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.438 ns) 9.121 ns SCOMP:inst8\|Selector13~7 6 COMB LCCOMB_X57_Y22_N18 1 " "Info: 6: + IC(0.690 ns) + CELL(0.438 ns) = 9.121 ns; Loc. = LCCOMB_X57_Y22_N18; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector13~7'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { SCOMP:inst8|Selector13~5 SCOMP:inst8|Selector13~7 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.205 ns SCOMP:inst8\|AC\[13\] 7 REG LCFF_X57_Y22_N19 9 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.205 ns; Loc. = LCFF_X57_Y22_N19; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[13\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector13~7 SCOMP:inst8|AC[13] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 27.22 % ) " "Info: Total cell delay = 2.506 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.699 ns ( 72.78 % ) " "Info: Total interconnect delay = 6.699 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.205 ns" { IO_DATA[13] IO_DATA~2 SCOMP:inst8|Selector13~1 SCOMP:inst8|Selector13~2 SCOMP:inst8|Selector13~5 SCOMP:inst8|Selector13~7 SCOMP:inst8|AC[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.205 ns" { IO_DATA[13] {} IO_DATA~2 {} SCOMP:inst8|Selector13~1 {} SCOMP:inst8|Selector13~2 {} SCOMP:inst8|Selector13~5 {} SCOMP:inst8|Selector13~7 {} SCOMP:inst8|AC[13] {} } { 0.000ns 0.000ns 5.481ns 0.278ns 0.250ns 0.690ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.437ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -7.356 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -7.356 ns" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.653 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.653 ns SCOMP:inst8\|AC\[13\] 3 REG LCFF_X57_Y22_N19 9 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X57_Y22_N19; Fanout = 9; REG Node = 'SCOMP:inst8\|AC\[13\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[13] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.24 % ) " "Info: Total cell delay = 0.537 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 79.76 % ) " "Info: Total interconnect delay = 2.116 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[13] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.205 ns" { IO_DATA[13] IO_DATA~2 SCOMP:inst8|Selector13~1 SCOMP:inst8|Selector13~2 SCOMP:inst8|Selector13~5 SCOMP:inst8|Selector13~7 SCOMP:inst8|AC[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.205 ns" { IO_DATA[13] {} IO_DATA~2 {} SCOMP:inst8|Selector13~1 {} SCOMP:inst8|Selector13~2 {} SCOMP:inst8|Selector13~5 {} SCOMP:inst8|Selector13~7 {} SCOMP:inst8|AC[13] {} } { 0.000ns 0.000ns 5.481ns 0.278ns 0.250ns 0.690ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.437ns 0.420ns 0.438ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[13] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[13] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 IO_DATA\[4\] TIMER:inst7\|COUNT\[4\] 12.246 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"IO_DATA\[4\]\" through register \"TIMER:inst7\|COUNT\[4\]\" is 12.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.697 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.787 ns) 3.159 ns acc_clk_gen:inst19\|clock_10Hz 2 REG LCFF_X21_Y11_N29 1 " "Info: 2: + IC(1.373 ns) + CELL(0.787 ns) = 3.159 ns; Loc. = LCFF_X21_Y11_N29; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.000 ns) 5.125 ns acc_clk_gen:inst19\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(1.966 ns) + CELL(0.000 ns) = 5.125 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'acc_clk_gen:inst19\|clock_10Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 6.697 ns TIMER:inst7\|COUNT\[4\] 4 REG LCFF_X63_Y20_N9 3 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 6.697 ns; Loc. = LCFF_X63_Y20_N9; Fanout = 3; REG Node = 'TIMER:inst7\|COUNT\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.69 % ) " "Info: Total cell delay = 2.323 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 65.31 % ) " "Info: Total interconnect delay = 4.374 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} acc_clk_gen:inst19|clock_10Hz~clkctrl {} TIMER:inst7|COUNT[4] {} } { 0.000ns 0.000ns 1.373ns 1.966ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "timer.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/timer.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.299 ns + Longest register pin " "Info: + Longest register to pin delay is 5.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst7\|COUNT\[4\] 1 REG LCFF_X63_Y20_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y20_N9; Fanout = 3; REG Node = 'TIMER:inst7\|COUNT\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TIMER:inst7|COUNT[4] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/timer.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.271 ns) 0.811 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[4\]~35 2 COMB LCCOMB_X62_Y20_N20 1 " "Info: 2: + IC(0.540 ns) + CELL(0.271 ns) = 0.811 ns; Loc. = LCCOMB_X62_Y20_N20; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[4\]~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { TIMER:inst7|COUNT[4] TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~35 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.436 ns) 1.917 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[4\]~36 3 COMB LCCOMB_X64_Y20_N18 1 " "Info: 3: + IC(0.670 ns) + CELL(0.436 ns) = 1.917 ns; Loc. = LCCOMB_X64_Y20_N18; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[4\]~36'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~35 TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~36 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(2.642 ns) 5.299 ns IO_DATA\[4\] 4 PIN PIN_M19 0 " "Info: 4: + IC(0.740 ns) + CELL(2.642 ns) = 5.299 ns; Loc. = PIN_M19; Fanout = 0; PIN Node = 'IO_DATA\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.382 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~36 IO_DATA[4] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.349 ns ( 63.20 % ) " "Info: Total cell delay = 3.349 ns ( 63.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.950 ns ( 36.80 % ) " "Info: Total interconnect delay = 1.950 ns ( 36.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { TIMER:inst7|COUNT[4] TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~35 TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~36 IO_DATA[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { TIMER:inst7|COUNT[4] {} TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~35 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~36 {} IO_DATA[4] {} } { 0.000ns 0.540ns 0.670ns 0.740ns } { 0.000ns 0.271ns 0.436ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz acc_clk_gen:inst19|clock_10Hz~clkctrl TIMER:inst7|COUNT[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} acc_clk_gen:inst19|clock_10Hz~clkctrl {} TIMER:inst7|COUNT[4] {} } { 0.000ns 0.000ns 1.373ns 1.966ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { TIMER:inst7|COUNT[4] TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~35 TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~36 IO_DATA[4] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { TIMER:inst7|COUNT[4] {} TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~35 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[4]~36 {} IO_DATA[4] {} } { 0.000ns 0.540ns 0.670ns 0.740ns } { 0.000ns 0.271ns 0.436ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] IO_DATA\[15\] 11.509 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"IO_DATA\[15\]\" is 11.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'SW\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 736 8 176 752 "SW\[15..0\]" "" } { 624 192 280 640 "SW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.478 ns) + CELL(0.438 ns) 7.748 ns DIG_IN:inst6\|lpm_bustri:IO_BUS\|dout\[15\]~1 2 COMB LCCOMB_X64_Y18_N2 1 " "Info: 2: + IC(6.478 ns) + CELL(0.438 ns) = 7.748 ns; Loc. = LCCOMB_X64_Y18_N2; Fanout = 1; COMB Node = 'DIG_IN:inst6\|lpm_bustri:IO_BUS\|dout\[15\]~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.916 ns" { SW[15] DIG_IN:inst6|lpm_bustri:IO_BUS|dout[15]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 8.137 ns DIG_IN:inst6\|lpm_bustri:IO_BUS\|dout\[15\]~2 3 COMB LCCOMB_X64_Y18_N12 1 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 8.137 ns; Loc. = LCCOMB_X64_Y18_N12; Fanout = 1; COMB Node = 'DIG_IN:inst6\|lpm_bustri:IO_BUS\|dout\[15\]~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { DIG_IN:inst6|lpm_bustri:IO_BUS|dout[15]~1 DIG_IN:inst6|lpm_bustri:IO_BUS|dout[15]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(2.622 ns) 11.509 ns IO_DATA\[15\] 4 PIN PIN_T22 0 " "Info: 4: + IC(0.750 ns) + CELL(2.622 ns) = 11.509 ns; Loc. = PIN_T22; Fanout = 0; PIN Node = 'IO_DATA\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { DIG_IN:inst6|lpm_bustri:IO_BUS|dout[15]~2 IO_DATA[15] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.042 ns ( 35.12 % ) " "Info: Total cell delay = 4.042 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.467 ns ( 64.88 % ) " "Info: Total interconnect delay = 7.467 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.509 ns" { SW[15] DIG_IN:inst6|lpm_bustri:IO_BUS|dout[15]~1 DIG_IN:inst6|lpm_bustri:IO_BUS|dout[15]~2 IO_DATA[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "11.509 ns" { SW[15] {} SW[15]~combout {} DIG_IN:inst6|lpm_bustri:IO_BUS|dout[15]~1 {} DIG_IN:inst6|lpm_bustri:IO_BUS|dout[15]~2 {} IO_DATA[15] {} } { 0.000ns 0.000ns 6.478ns 0.239ns 0.750ns } { 0.000ns 0.832ns 0.438ns 0.150ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDS:inst14\|BLED\[10\] IO_DATA\[10\] CLOCK_50 -4.571 ns register " "Info: th for register \"LEDS:inst14\|BLED\[10\]\" (data pin = \"IO_DATA\[10\]\", clock pin = \"CLOCK_50\") is -4.571 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -7.356 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -7.356 ns" {  } { { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 8.536 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 8.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.909 ns SCOMP:inst8\|IR\[5\] 3 REG LCFF_X62_Y21_N9 5 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X62_Y21_N9; Fanout = 5; REG Node = 'SCOMP:inst8\|IR\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/scomp.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.275 ns) 3.732 ns inst11~0 4 COMB LCCOMB_X61_Y21_N2 3 " "Info: 4: + IC(0.548 ns) + CELL(0.275 ns) = 3.732 ns; Loc. = LCCOMB_X61_Y21_N2; Fanout = 3; COMB Node = 'inst11~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { SCOMP:inst8|IR[5] inst11~0 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.150 ns) 4.626 ns inst13~0 5 COMB LCCOMB_X62_Y22_N18 2 " "Info: 5: + IC(0.744 ns) + CELL(0.150 ns) = 4.626 ns; Loc. = LCCOMB_X62_Y22_N18; Fanout = 2; COMB Node = 'inst13~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { inst11~0 inst13~0 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.419 ns) 5.696 ns inst13 6 COMB LCCOMB_X64_Y22_N30 1 " "Info: 6: + IC(0.651 ns) + CELL(0.419 ns) = 5.696 ns; Loc. = LCCOMB_X64_Y22_N30; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { inst13~0 inst13 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.000 ns) 6.979 ns inst13~clkctrl 7 COMB CLKCTRL_G5 16 " "Info: 7: + IC(1.283 ns) + CELL(0.000 ns) = 6.979 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'inst13~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 8.536 ns LEDS:inst14\|BLED\[10\] 8 REG LCFF_X59_Y20_N17 1 " "Info: 8: + IC(1.020 ns) + CELL(0.537 ns) = 8.536 ns; Loc. = LCFF_X59_Y20_N17; Fanout = 1; REG Node = 'LEDS:inst14\|BLED\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst13~clkctrl LEDS:inst14|BLED[10] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 25.40 % ) " "Info: Total cell delay = 2.168 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.368 ns ( 74.60 % ) " "Info: Total interconnect delay = 6.368 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.536 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] inst11~0 inst13~0 inst13 inst13~clkctrl LEDS:inst14|BLED[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.536 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[5] {} inst11~0 {} inst13~0 {} inst13 {} inst13~clkctrl {} LEDS:inst14|BLED[10] {} } { 0.000ns 1.091ns 1.031ns 0.548ns 0.744ns 0.651ns 1.283ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LEDS.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/LEDS.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.017 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[10\] 1 PIN PIN_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; PIN Node = 'IO_DATA\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[10] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns IO_DATA~5 2 COMB IOC_X65_Y20_N3 3 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X65_Y20_N3; Fanout = 3; COMB Node = 'IO_DATA~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { IO_DATA[10] IO_DATA~5 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "C:/Users/vjain40/Lab8ii/Lab7/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.942 ns) + CELL(0.149 ns) 5.933 ns LEDS:inst14\|BLED\[10\]~feeder 3 COMB LCCOMB_X59_Y20_N16 1 " "Info: 3: + IC(4.942 ns) + CELL(0.149 ns) = 5.933 ns; Loc. = LCCOMB_X59_Y20_N16; Fanout = 1; COMB Node = 'LEDS:inst14\|BLED\[10\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.091 ns" { IO_DATA~5 LEDS:inst14|BLED[10]~feeder } "NODE_NAME" } } { "LEDS.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.017 ns LEDS:inst14\|BLED\[10\] 4 REG LCFF_X59_Y20_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.017 ns; Loc. = LCFF_X59_Y20_N17; Fanout = 1; REG Node = 'LEDS:inst14\|BLED\[10\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LEDS:inst14|BLED[10]~feeder LEDS:inst14|BLED[10] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "C:/Users/vjain40/Lab8ii/Lab7/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.075 ns ( 17.87 % ) " "Info: Total cell delay = 1.075 ns ( 17.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.942 ns ( 82.13 % ) " "Info: Total interconnect delay = 4.942 ns ( 82.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { IO_DATA[10] IO_DATA~5 LEDS:inst14|BLED[10]~feeder LEDS:inst14|BLED[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.017 ns" { IO_DATA[10] {} IO_DATA~5 {} LEDS:inst14|BLED[10]~feeder {} LEDS:inst14|BLED[10] {} } { 0.000ns 0.000ns 4.942ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.536 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[5] inst11~0 inst13~0 inst13 inst13~clkctrl LEDS:inst14|BLED[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.536 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[5] {} inst11~0 {} inst13~0 {} inst13 {} inst13~clkctrl {} LEDS:inst14|BLED[10] {} } { 0.000ns 1.091ns 1.031ns 0.548ns 0.744ns 0.651ns 1.283ns 1.020ns } { 0.000ns 0.000ns 0.787ns 0.275ns 0.150ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { IO_DATA[10] IO_DATA~5 LEDS:inst14|BLED[10]~feeder LEDS:inst14|BLED[10] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "6.017 ns" { IO_DATA[10] {} IO_DATA~5 {} LEDS:inst14|BLED[10]~feeder {} LEDS:inst14|BLED[10] {} } { 0.000ns 0.000ns 4.942ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 20:33:50 2013 " "Info: Processing ended: Thu Oct 24 20:33:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
