$date
	Mon Mar 31 22:05:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
1%
0$
0#
x"
x!
$end
#3
1$
#5
0!
1"
1#
#9
1!
0"
0%
#10
0#
#15
1#
#19
0!
1"
0$
0&
1%
#20
0#
#25
1#
#29
1&
#30
0#
#35
1!
0"
1#
#40
0#
#45
1#
#48
1$
#50
0#
