INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.ip_user_files/bd/Lab7/ipshared/xilinx.com/xup_inv_v1_0/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_inv_0_0/sim/Lab7_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_inv_0_1/sim/Lab7_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.ip_user_files/bd/Lab7/ipshared/xilinx.com/xup_and2_v1_0/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_and2_0_0/sim/Lab7_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_and2_0_1/sim/Lab7_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.ip_user_files/bd/Lab7/ipshared/xilinx.com/xup_or2_v1_0/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.ip_user_files/bd/Lab7/ip/Lab7_xup_or2_0_0/sim/Lab7_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.ip_user_files/bd/Lab7/hdl/Lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.srcs/sources_1/bd/Lab7/hdl/Lab7_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2014_2_artix7_sources/tutorial/tutorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SANAULLAH/LAB7/LAB7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
