$comment
	File created using the following command:
		vcd file ExecutionUnit.msim.vcd -direction
$end
$date
	Mon Oct 14 10:25:23 2019
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module ExecutionUnit_vlg_vec_tst $end
$var reg 1 ! Cin $end
$var reg 1 " CLK $end
$var reg 1 # Enable $end
$var reg 2 $ OP1 [1:0] $end
$var reg 2 % OP2 [1:0] $end
$var reg 2 & S [1:0] $end
$var reg 4 ' V [3:0] $end
$var wire 1 ( AOut [3] $end
$var wire 1 ) AOut [2] $end
$var wire 1 * AOut [1] $end
$var wire 1 + AOut [0] $end
$var wire 1 , BOut [3] $end
$var wire 1 - BOut [2] $end
$var wire 1 . BOut [1] $end
$var wire 1 / BOut [0] $end
$var wire 1 0 CarryOut $end
$var wire 1 1 COut [3] $end
$var wire 1 2 COut [2] $end
$var wire 1 3 COut [1] $end
$var wire 1 4 COut [0] $end
$var wire 1 5 Invalid $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < inst9~combout $end
$var wire 1 = CLK~combout $end
$var wire 1 > BReg|_~3_combout $end
$var wire 1 ? BReg|_~2_combout $end
$var wire 1 @ Enable~combout $end
$var wire 1 A inst7|inst|6~0_combout $end
$var wire 1 B inst7|inst|6~1_combout $end
$var wire 1 C Cin~combout $end
$var wire 1 D inst11|inst|6~0_combout $end
$var wire 1 E inst11|inst|6~1_combout $end
$var wire 1 F inst8|bit0|inst|6~0_combout $end
$var wire 1 G inst8|bit0|inst|6~1_combout $end
$var wire 1 H AReg|_~6_combout $end
$var wire 1 I inst11|inst3|6~0_combout $end
$var wire 1 J inst11|inst3|6~1_combout $end
$var wire 1 K inst8|bit0|inst10|inst4~0_combout $end
$var wire 1 L inst8|bit0|inst10|inst4~1_combout $end
$var wire 1 M inst8|bit1|inst10|inst1~combout $end
$var wire 1 N inst8|bit1|inst|6~0_combout $end
$var wire 1 O inst7|inst3|6~0_combout $end
$var wire 1 P inst7|inst3|6~1_combout $end
$var wire 1 Q inst8|bit1|inst|6~1_combout $end
$var wire 1 R inst7|inst4|6~0_combout $end
$var wire 1 S inst7|inst4|6~1_combout $end
$var wire 1 T inst8|bit1|inst10|inst4~0_combout $end
$var wire 1 U inst8|bit2|inst|6~0_combout $end
$var wire 1 V inst8|bit2|inst|6~1_combout $end
$var wire 1 W inst11|inst4|6~0_combout $end
$var wire 1 X inst11|inst4|6~1_combout $end
$var wire 1 Y inst8|bit3|inst10|inst4~0_combout $end
$var wire 1 Z inst7|inst5|6~0_combout $end
$var wire 1 [ inst7|inst5|6~1_combout $end
$var wire 1 \ inst8|bit3|inst|6~0_combout $end
$var wire 1 ] inst8|bit3|inst|6~1_combout $end
$var wire 1 ^ inst11|inst5|6~0_combout $end
$var wire 1 _ inst11|inst5|6~1_combout $end
$var wire 1 ` inst8|bit3|inst10|inst4~1_combout $end
$var wire 1 a CReg|dffs [3] $end
$var wire 1 b CReg|dffs [2] $end
$var wire 1 c CReg|dffs [1] $end
$var wire 1 d CReg|dffs [0] $end
$var wire 1 e OP2~combout [1] $end
$var wire 1 f OP2~combout [0] $end
$var wire 1 g S~combout [1] $end
$var wire 1 h S~combout [0] $end
$var wire 1 i AReg|dffs [3] $end
$var wire 1 j AReg|dffs [2] $end
$var wire 1 k AReg|dffs [1] $end
$var wire 1 l AReg|dffs [0] $end
$var wire 1 m OP1~combout [1] $end
$var wire 1 n OP1~combout [0] $end
$var wire 1 o V~combout [3] $end
$var wire 1 p V~combout [2] $end
$var wire 1 q V~combout [1] $end
$var wire 1 r V~combout [0] $end
$var wire 1 s BReg|dffs [3] $end
$var wire 1 t BReg|dffs [2] $end
$var wire 1 u BReg|dffs [1] $end
$var wire 1 v BReg|dffs [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
b11 $
b0 %
b0 &
b101 '
0+
0*
0)
0(
0/
0.
0-
0,
00
04
03
02
01
05
06
17
x8
19
1:
1;
0<
0=
0>
0?
1@
1A
1B
0C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
1R
1S
0T
0U
1V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0d
0c
0b
0a
0f
0e
0h
0g
0l
0k
0j
0i
1n
1m
1r
0q
1p
0o
0v
0u
0t
0s
$end
#50000
1"
1=
1j
1l
1W
1D
1)
1+
1X
1E
1Y
1U
1L
1F
1\
1M
#100000
b1 %
b100 '
0"
0r
1f
0=
0B
0W
1H
0D
1?
0L
0G
0X
0E
0M
0Y
0U
0F
0\
#150000
1"
1=
1t
1W
1-
1X
1Y
1U
1\
#200000
b10 &
b1 $
b0 $
b0 '
0"
0p
0n
0m
1g
0=
1[
0Z
1P
0O
1B
1]
0V
1`
0]
0[
1M
0P
1G
0`
1]
1N
0M
10
0N
00
#250000
1"
1=
1s
0t
1v
1_
0W
1D
1,
0-
1/
1`
0\
0X
1E
0]
0Y
0U
1L
1F
10
0`
1\
1V
1M
0G
1]
1N
00
#300000
b11 %
b10 %
b0 &
b1 $
0"
1n
0g
0f
1e
0=
1[
0R
0]
0N
1G
0_
0D
0?
1>
0E
1]
0S
0\
0L
0F
0V
0M
#350000
1"
1=
1a
1d
1^
1E
11
14
1_
1L
1F
1`
1\
1M
10
#400000
b1 &
b11 $
b0 %
b11 &
b10 $
0"
0e
0n
1m
1h
1g
0=
0^
1W
0H
0E
1D
0>
0[
1Z
0A
0B
0_
1X
0L
0F
1E
0`
0]
1[
1B
0G
0\
1U
0M
1L
1F
1]
00
0]
1M
1G
#450000
1"
1=
0j
0W
0)
0X
0U
#500000
b10 '
b10 &
b10 %
b11 $
0"
1n
1e
0h
1q
0=
0[
1R
1O
1A
1^
1H
0E
0D
1>
1]
1N
0G
0]
1P
0B
1_
0L
0F
1E
1\
1F
1]
1G
#550000
1"
1=
1c
1I
13
1J
1T
0M
1U
0N
1V
#600000
b0 '
b11 &
0"
1h
0q
0=
0]
0V
0U
1Q
0G
0P
0T
0Q
1M
#650000
1"
1=
0a
0c
0d
0^
0I
0E
01
03
04
0_
0J
0F
0\
0M
#700000
b1 '
b101 '
b11 %
b111 '
0"
1f
1r
1q
1p
0=
1_
1^
1W
1I
1D
0>
1<
1B
1P
1S
1\
0_
1X
1J
1E
1M
15
0\
1Y
1U
1T
1Q
0M
1L
1F
1V
1M
1G
#750000
1"
1=
#800000
b1111 '
b1 $
b1 &
b1 %
b0 $
b0 &
b1110 '
b1010 '
b0 %
b1000 '
0"
0f
0e
0h
0g
0n
0m
0r
0q
0p
1o
0=
1_
0^
0W
0I
0H
0<
1\
0U
0Q
1N
1[
0Z
0R
0O
1`
0\
0_
0X
0J
1]
0[
0S
0P
05
0]
0`
1\
0Y
1U
0T
0V
0N
10
0\
0U
00
#850000
1"
1=
#900000
b1 $
b1 &
b1001 '
b1 %
0"
1f
1r
1h
1n
0=
1_
1H
1?
1<
1[
1`
1\
15
1]
10
#950000
1"
1=
#1000000
