<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/Documents/Code/Verilog/FPGA_in_class/hex2seg/tb_hex2seg_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_hex2seg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="3" />
   <wvobject fp_name="/tb_hex2seg/o_seg_1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">o_seg_1[6:0]</obj_property>
      <obj_property name="ObjectShortName">o_seg_1[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_hex2seg/o_seg_0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">o_seg_0[6:0]</obj_property>
      <obj_property name="ObjectShortName">o_seg_0[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_hex2seg/i_hex" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i_hex[3:0]</obj_property>
      <obj_property name="ObjectShortName">i_hex[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
