#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fcda740b970 .scope module, "best_tb" "best_tb" 2 11;
 .timescale -9 -9;
v0x7fcda74504c0_0 .var "aluSelect", 2 0;
v0x7fcda74505b0_0 .var "buffEn", 0 0;
v0x7fcda7450640_0 .var "clk", 0 0;
v0x7fcda7450710_0 .var "muxSelect", 0 0;
v0x7fcda74507e0_0 .net "nIS0", 0 0, L_0x7fcda74510d0;  1 drivers
v0x7fcda74508b0_0 .var "nIn", 7 0;
v0x7fcda7450980_0 .var "n_begin", 7 0;
v0x7fcda7450a10_0 .var "raa", 1 0;
v0x7fcda7450ae0_0 .var "rae", 0 0;
v0x7fcda7450bf0_0 .var "rba", 1 0;
v0x7fcda7450cc0_0 .var "rbe", 0 0;
v0x7fcda7450d90_0 .var "shiftSelect", 1 0;
v0x7fcda7450e60_0 .net "sum", 7 0, v0x7fcda744f380_0;  1 drivers
v0x7fcda7450f30_0 .var "wa", 1 0;
v0x7fcda7451000_0 .var "we", 0 0;
S_0x7fcda740bae0 .scope module, "DUT" "data_path" 2 29, 3 12 0, S_0x7fcda740b970;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "n_is_0";
    .port_info 1 /OUTPUT 8 "run_sum";
    .port_info 2 /INPUT 8 "n_in";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "input_enable_mux";
    .port_info 5 /INPUT 1 "WE";
    .port_info 6 /INPUT 2 "WA";
    .port_info 7 /INPUT 1 "RAE";
    .port_info 8 /INPUT 2 "RAA";
    .port_info 9 /INPUT 1 "RBE";
    .port_info 10 /INPUT 2 "RBA";
    .port_info 11 /INPUT 3 "alu_op";
    .port_info 12 /INPUT 2 "shift_op";
    .port_info 13 /INPUT 1 "output_enable_buf";
v0x7fcda744f470_0 .net "RAA", 1 0, v0x7fcda7450a10_0;  1 drivers
v0x7fcda744f520_0 .net "RAE", 0 0, v0x7fcda7450ae0_0;  1 drivers
v0x7fcda744f5d0_0 .net "RBA", 1 0, v0x7fcda7450bf0_0;  1 drivers
v0x7fcda744f6a0_0 .net "RBE", 0 0, v0x7fcda7450cc0_0;  1 drivers
v0x7fcda744f750_0 .net "WA", 1 0, v0x7fcda7450f30_0;  1 drivers
v0x7fcda744f820_0 .net "WE", 0 0, v0x7fcda7451000_0;  1 drivers
L_0x10853b008 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcda744f8d0_0 .net/2u *"_ivl_0", 7 0, L_0x10853b008;  1 drivers
v0x7fcda744f960_0 .net "alu_op", 2 0, v0x7fcda74504c0_0;  1 drivers
v0x7fcda744fa10_0 .net "alu_out", 7 0, v0x7fcda744e9a0_0;  1 drivers
v0x7fcda744fb20_0 .net "clock", 0 0, v0x7fcda7450640_0;  1 drivers
v0x7fcda744fbb0_0 .net "input_enable_mux", 0 0, v0x7fcda7450710_0;  1 drivers
v0x7fcda744fc60_0 .net "n_in", 7 0, v0x7fcda74508b0_0;  1 drivers
v0x7fcda744fd10_0 .net "n_is_0", 0 0, L_0x7fcda74510d0;  alias, 1 drivers
v0x7fcda744fda0_0 .net "nnn", 7 0, v0x7fcda744cf60_0;  1 drivers
v0x7fcda744fe50_0 .net "output_enable_buf", 0 0, v0x7fcda74505b0_0;  1 drivers
v0x7fcda744ff00_0 .net "rf_a", 7 0, L_0x7fcda74514a0;  1 drivers
v0x7fcda744ffd0_0 .net "rf_b", 7 0, L_0x7fcda74518e0;  1 drivers
v0x7fcda74501a0_0 .var "rf_inp", 7 0;
v0x7fcda7450230_0 .net "run_sum", 7 0, v0x7fcda744f380_0;  alias, 1 drivers
v0x7fcda74502c0_0 .net "shift_op", 1 0, v0x7fcda7450d90_0;  1 drivers
v0x7fcda7450350_0 .net "shifter_out", 7 0, v0x7fcda744ee60_0;  1 drivers
E_0x7fcda7434330 .event edge, v0x7fcda744cf60_0;
L_0x7fcda74510d0 .cmp/eq 8, v0x7fcda744cf60_0, L_0x10853b008;
S_0x7fcda7405d60 .scope module, "c1_mux" "mux21_8" 3 42, 4 11 0, S_0x7fcda740bae0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "to_register_file";
    .port_info 1 /INPUT 8 "from_shifter";
    .port_info 2 /INPUT 8 "input_data";
    .port_info 3 /INPUT 1 "mux_selector";
v0x7fcda7439350_0 .net "from_shifter", 7 0, v0x7fcda744ee60_0;  alias, 1 drivers
v0x7fcda744ce00_0 .net "input_data", 7 0, v0x7fcda74508b0_0;  alias, 1 drivers
v0x7fcda744ceb0_0 .net "mux_selector", 0 0, v0x7fcda7450710_0;  alias, 1 drivers
v0x7fcda744cf60_0 .var "to_register_file", 7 0;
E_0x7fcda742d520 .event edge, v0x7fcda744ceb0_0, v0x7fcda7439350_0, v0x7fcda744ce00_0;
S_0x7fcda744d070 .scope module, "c2_rf" "register_file" 3 49, 5 11 0, S_0x7fcda740bae0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "port_A";
    .port_info 1 /OUTPUT 8 "port_B";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 2 "write_address";
    .port_info 5 /INPUT 1 "read_A_enable";
    .port_info 6 /INPUT 2 "read_A_address";
    .port_info 7 /INPUT 1 "read_B_enable";
    .port_info 8 /INPUT 2 "read_B_address";
    .port_info 9 /INPUT 8 "from_mux";
L_0x10853b050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fcda7451230 .functor XNOR 1, v0x7fcda7450ae0_0, L_0x10853b050, C4<0>, C4<0>;
L_0x10853b128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fcda7451640 .functor XNOR 1, v0x7fcda7450cc0_0, L_0x10853b128, C4<0>, C4<0>;
v0x7fcda744d3b0_0 .net/2u *"_ivl_0", 0 0, L_0x10853b050;  1 drivers
L_0x10853b0e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcda744d460_0 .net/2u *"_ivl_10", 7 0, L_0x10853b0e0;  1 drivers
v0x7fcda744d510_0 .net/2u *"_ivl_14", 0 0, L_0x10853b128;  1 drivers
v0x7fcda744d5d0_0 .net *"_ivl_16", 0 0, L_0x7fcda7451640;  1 drivers
v0x7fcda744d670_0 .net *"_ivl_18", 7 0, L_0x7fcda74516f0;  1 drivers
v0x7fcda744d760_0 .net *"_ivl_2", 0 0, L_0x7fcda7451230;  1 drivers
v0x7fcda744d800_0 .net *"_ivl_20", 3 0, L_0x7fcda7451790;  1 drivers
L_0x10853b170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcda744d8b0_0 .net *"_ivl_23", 1 0, L_0x10853b170;  1 drivers
L_0x10853b1b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcda744d960_0 .net/2u *"_ivl_24", 7 0, L_0x10853b1b8;  1 drivers
v0x7fcda744da70_0 .net *"_ivl_4", 7 0, L_0x7fcda74512e0;  1 drivers
v0x7fcda744db20_0 .net *"_ivl_6", 3 0, L_0x7fcda7451380;  1 drivers
L_0x10853b098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcda744dbd0_0 .net *"_ivl_9", 1 0, L_0x10853b098;  1 drivers
v0x7fcda744dc80_0 .net "clock", 0 0, v0x7fcda7450640_0;  alias, 1 drivers
v0x7fcda744dd20_0 .net "from_mux", 7 0, v0x7fcda74501a0_0;  1 drivers
v0x7fcda744ddd0 .array "internal_register", 3 0, 7 0;
v0x7fcda744de70_0 .net "port_A", 7 0, L_0x7fcda74514a0;  alias, 1 drivers
v0x7fcda744df20_0 .net "port_B", 7 0, L_0x7fcda74518e0;  alias, 1 drivers
v0x7fcda744e0b0_0 .net "read_A_address", 1 0, v0x7fcda7450a10_0;  alias, 1 drivers
v0x7fcda744e140_0 .net "read_A_enable", 0 0, v0x7fcda7450ae0_0;  alias, 1 drivers
v0x7fcda744e1e0_0 .net "read_B_address", 1 0, v0x7fcda7450bf0_0;  alias, 1 drivers
v0x7fcda744e290_0 .net "read_B_enable", 0 0, v0x7fcda7450cc0_0;  alias, 1 drivers
v0x7fcda744e330_0 .net "write_address", 1 0, v0x7fcda7450f30_0;  alias, 1 drivers
v0x7fcda744e3e0_0 .net "write_enable", 0 0, v0x7fcda7451000_0;  alias, 1 drivers
E_0x7fcda744d380 .event posedge, v0x7fcda744dc80_0;
L_0x7fcda74512e0 .array/port v0x7fcda744ddd0, L_0x7fcda7451380;
L_0x7fcda7451380 .concat [ 2 2 0 0], v0x7fcda7450a10_0, L_0x10853b098;
L_0x7fcda74514a0 .functor MUXZ 8, L_0x10853b0e0, L_0x7fcda74512e0, L_0x7fcda7451230, C4<>;
L_0x7fcda74516f0 .array/port v0x7fcda744ddd0, L_0x7fcda7451790;
L_0x7fcda7451790 .concat [ 2 2 0 0], v0x7fcda7450bf0_0, L_0x10853b170;
L_0x7fcda74518e0 .functor MUXZ 8, L_0x10853b1b8, L_0x7fcda74516f0, L_0x7fcda7451640, C4<>;
S_0x7fcda744e570 .scope module, "c3_alu" "alu_unsigned" 3 62, 6 9 0, S_0x7fcda740bae0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "to_shifter";
    .port_info 1 /INPUT 8 "rf_A";
    .port_info 2 /INPUT 8 "rf_B";
    .port_info 3 /INPUT 3 "alu_operation";
v0x7fcda744e760_0 .net "alu_operation", 2 0, v0x7fcda74504c0_0;  alias, 1 drivers
v0x7fcda744e810_0 .net "rf_A", 7 0, L_0x7fcda74514a0;  alias, 1 drivers
v0x7fcda744e8d0_0 .net "rf_B", 7 0, L_0x7fcda74518e0;  alias, 1 drivers
v0x7fcda744e9a0_0 .var "to_shifter", 7 0;
E_0x7fcda744da30 .event edge, v0x7fcda744e760_0, v0x7fcda744de70_0, v0x7fcda744df20_0;
S_0x7fcda744ea90 .scope module, "c4_shift" "shifter8" 3 69, 7 9 0, S_0x7fcda740bae0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "to_bus";
    .port_info 1 /INPUT 8 "from_alu";
    .port_info 2 /INPUT 2 "shift_operation";
v0x7fcda744ecf0_0 .net "from_alu", 7 0, v0x7fcda744e9a0_0;  alias, 1 drivers
v0x7fcda744edc0_0 .net "shift_operation", 1 0, v0x7fcda7450d90_0;  alias, 1 drivers
v0x7fcda744ee60_0 .var "to_bus", 7 0;
E_0x7fcda744eca0 .event edge, v0x7fcda744edc0_0, v0x7fcda744e9a0_0;
S_0x7fcda744ef70 .scope module, "c5_tri_buff" "output_buffer" 3 75, 8 8 0, S_0x7fcda740bae0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "from_shifter";
    .port_info 2 /INPUT 1 "enable";
v0x7fcda744f1f0_0 .net "enable", 0 0, v0x7fcda74505b0_0;  alias, 1 drivers
v0x7fcda744f2a0_0 .net "from_shifter", 7 0, v0x7fcda744ee60_0;  alias, 1 drivers
v0x7fcda744f380_0 .var "result", 7 0;
E_0x7fcda744f1c0 .event edge, v0x7fcda744f1f0_0, v0x7fcda7439350_0;
    .scope S_0x7fcda7405d60;
T_0 ;
    %wait E_0x7fcda742d520;
    %load/vec4 v0x7fcda744ceb0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x7fcda7439350_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x7fcda744ce00_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x7fcda744cf60_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fcda744d070;
T_1 ;
    %wait E_0x7fcda744d380;
    %load/vec4 v0x7fcda744e3e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fcda744dd20_0;
    %load/vec4 v0x7fcda744e330_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcda744ddd0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcda744e570;
T_2 ;
    %wait E_0x7fcda744da30;
    %load/vec4 v0x7fcda744e760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x7fcda744e810_0;
    %store/vec4 v0x7fcda744e9a0_0, 0, 8;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x7fcda744e810_0;
    %load/vec4 v0x7fcda744e8d0_0;
    %and;
    %store/vec4 v0x7fcda744e9a0_0, 0, 8;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x7fcda744e810_0;
    %load/vec4 v0x7fcda744e8d0_0;
    %or;
    %store/vec4 v0x7fcda744e9a0_0, 0, 8;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x7fcda744e810_0;
    %inv;
    %store/vec4 v0x7fcda744e9a0_0, 0, 8;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x7fcda744e810_0;
    %load/vec4 v0x7fcda744e8d0_0;
    %add;
    %store/vec4 v0x7fcda744e9a0_0, 0, 8;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x7fcda744e810_0;
    %load/vec4 v0x7fcda744e8d0_0;
    %sub;
    %store/vec4 v0x7fcda744e9a0_0, 0, 8;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x7fcda744e810_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fcda744e9a0_0, 0, 8;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x7fcda744e810_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7fcda744e9a0_0, 0, 8;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fcda744ea90;
T_3 ;
    %wait E_0x7fcda744eca0;
    %load/vec4 v0x7fcda744edc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fcda744ecf0_0;
    %store/vec4 v0x7fcda744ee60_0, 0, 8;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fcda744ecf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fcda744ee60_0, 0, 8;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fcda744ecf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fcda744ee60_0, 0, 8;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7fcda744ecf0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7fcda744ecf0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fcda744ee60_0, 0, 8;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fcda744ef70;
T_4 ;
    %wait E_0x7fcda744f1c0;
    %load/vec4 v0x7fcda744f1f0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x7fcda744f2a0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7fcda744f380_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fcda740bae0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fcda74501a0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7fcda740bae0;
T_6 ;
    %wait E_0x7fcda7434330;
    %load/vec4 v0x7fcda744fda0_0;
    %store/vec4 v0x7fcda74501a0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fcda740bae0;
T_7 ;
    %wait E_0x7fcda744d380;
    %vpi_call 3 85 "$write", "\012 ************************************************\012" {0 0 0};
    %vpi_call 3 86 "$write", " {data_path}                               %4t\012", $time {0 0 0};
    %vpi_call 3 87 "$write", "               n_is_0:  %1b\012", v0x7fcda744fd10_0 {0 0 0};
    %vpi_call 3 88 "$write", " -------------------------\012" {0 0 0};
    %vpi_call 3 89 "$write", "     input_enable_mux:  %1b\012", v0x7fcda744fbb0_0 {0 0 0};
    %vpi_call 3 90 "$write", "  mux[0], shifter_out:  %4b_%4b\012", &PV<v0x7fcda7450350_0, 4, 4>, &PV<v0x7fcda7450350_0, 0, 4> {0 0 0};
    %vpi_call 3 91 "$write", "         mux[1], n_in:  %4b_%4b\012", &PV<v0x7fcda744fc60_0, 4, 4>, &PV<v0x7fcda744fc60_0, 0, 4> {0 0 0};
    %vpi_call 3 92 "$write", "         mux out, nnn:  %4b_%4b\012", &PV<v0x7fcda744fda0_0, 4, 4>, &PV<v0x7fcda744fda0_0, 0, 4> {0 0 0};
    %vpi_call 3 93 "$write", " ---------------------------------\012" {0 0 0};
    %vpi_call 3 94 "$write", "               rf_inp:  %4b_%4b\012", &PV<v0x7fcda74501a0_0, 4, 4>, &PV<v0x7fcda74501a0_0, 0, 4> {0 0 0};
    %vpi_call 3 95 "$write", "      write enable WE:  %1b  ,   WA:  %2b\012", v0x7fcda744f820_0, v0x7fcda744f750_0 {0 0 0};
    %vpi_call 3 96 "$write", "    read A enable RAE:  %1b  ,  RAA:  %2b\012", v0x7fcda744f520_0, v0x7fcda744f470_0 {0 0 0};
    %vpi_call 3 97 "$write", "    read B enable RBE:  %1b  ,  RBA:  %2b\012", v0x7fcda744f6a0_0, v0x7fcda744f5d0_0 {0 0 0};
    %vpi_call 3 98 "$write", " reg[00]:  %4b_%4b \042sum\042\012", &APV<v0x7fcda744ddd0, 0, 4, 4>, &APV<v0x7fcda744ddd0, 0, 0, 4> {0 0 0};
    %vpi_call 3 99 "$write", " reg[01]:  %4b_%4b \042n\042\012", &APV<v0x7fcda744ddd0, 1, 4, 4>, &APV<v0x7fcda744ddd0, 1, 0, 4> {0 0 0};
    %vpi_call 3 100 "$write", " reg[10]:  %4b_%4b\012", &APV<v0x7fcda744ddd0, 2, 4, 4>, &APV<v0x7fcda744ddd0, 2, 0, 4> {0 0 0};
    %vpi_call 3 101 "$write", " reg[11]:  %4b_%4b\012", &APV<v0x7fcda744ddd0, 3, 4, 4>, &APV<v0x7fcda744ddd0, 3, 0, 4> {0 0 0};
    %vpi_call 3 102 "$write", "               port A:  %4b_%4b\012", &PV<v0x7fcda744ff00_0, 4, 4>, &PV<v0x7fcda744ff00_0, 0, 4> {0 0 0};
    %vpi_call 3 103 "$write", "               port B:  %4b_%4b\012", &PV<v0x7fcda744ffd0_0, 4, 4>, &PV<v0x7fcda744ffd0_0, 0, 4> {0 0 0};
    %vpi_call 3 104 "$write", " --------------------------------------\012" {0 0 0};
    %vpi_call 3 105 "$write", "        alu operation:  %3b\012", v0x7fcda744f960_0 {0 0 0};
    %vpi_call 3 106 "$write", "           alu output:  %4b_%4b\012", &PV<v0x7fcda744fa10_0, 4, 4>, &PV<v0x7fcda744fa10_0, 0, 4> {0 0 0};
    %vpi_call 3 107 "$write", " ---------------------------------\012" {0 0 0};
    %vpi_call 3 108 "$write", "    shifter operation:  %3b\012", v0x7fcda74502c0_0 {0 0 0};
    %vpi_call 3 109 "$write", "       shifter output:  %4b_%4b\012", &PV<v0x7fcda7450350_0, 4, 4>, &PV<v0x7fcda7450350_0, 0, 4> {0 0 0};
    %vpi_call 3 110 "$write", " ---------------------------------\012" {0 0 0};
    %vpi_call 3 111 "$write", "  ouput buffer enable:  %1b\012", v0x7fcda744fe50_0 {0 0 0};
    %vpi_call 3 112 "$write", "          running sum:  %4b_%4b\012", &PV<v0x7fcda7450230_0, 4, 4>, &PV<v0x7fcda7450230_0, 0, 4> {0 0 0};
    %load/vec4 v0x7fcda744fd10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fcda7450230_0;
    %pushi/vec4 0, 255, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 3 114 "$write", "\012^^^ algorithm success: sum =  %2d ^^^\012", v0x7fcda7450230_0 {0 0 0};
T_7.0 ;
    %vpi_call 3 116 "$write", " ************************************************\012" {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fcda740b970;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x7fcda7450640_0;
    %inv;
    %store/vec4 v0x7fcda7450640_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fcda740b970;
T_9 ;
    %vpi_call 2 53 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fcda740b970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450640_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fcda7450980_0, 0, 8;
    %vpi_call 2 58 "$write", "\012 test the data path  ,  n = %1d\012\012", v0x7fcda7450980_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7451000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450a10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450bf0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fcda74504c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda74505b0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %load/vec4 v0x7fcda7450980_0;
    %store/vec4 v0x7fcda74508b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7451000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450f30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450a10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450bf0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcda74504c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda74505b0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7451000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450a10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450cc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450bf0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fcda74504c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda74505b0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7451000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450ae0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450a10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450bf0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fcda74504c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda74505b0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7451000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450a10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450cc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450bf0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fcda74504c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda74505b0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7451000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450ae0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450a10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450bf0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fcda74504c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda74505b0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7451000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450a10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450cc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450bf0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fcda74504c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda74505b0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7451000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450ae0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcda7450a10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450bf0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fcda74504c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450d90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda74505b0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x7fcda74507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7451000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450f30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda7450ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450a10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcda7450cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450bf0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcda74504c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcda7450d90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcda74505b0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 198 "$write", "\012\012 SUCCESS, n = %2d  ,  sum = %2d\012\012", v0x7fcda7450980_0, v0x7fcda7450e60_0 {0 0 0};
    %vpi_call 2 199 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~ %3t\012\012", $time {0 0 0};
    %vpi_call 2 200 "$finish" {0 0 0};
T_9.0 ;
    %vpi_call 2 202 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "best_tb.v";
    "./data_path.v";
    "./../comp1_mux21_8/mux21_8.v";
    "./../comp2_register_file/register_file.v";
    "./../comp3_alu_unsigned/alu_unsigned.v";
    "./../comp4_shifter8/shifter8.v";
    "./../comp5_output_buffer/output_buffer.v";
