// Seed: 112387839
module module_0 (
    output wor id_0,
    input uwire module_0,
    input wor id_2,
    input uwire id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    output wor id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input supply0 id_11
    , id_19,
    input tri id_12,
    input tri id_13,
    input supply1 id_14,
    output wire id_15,
    output wire id_16,
    output supply0 id_17
);
  assign id_4 = id_12 == (-1);
  wire id_20;
  assign module_1.id_1 = 0;
  assign id_16 = id_0++;
endmodule
module module_1 #(
    parameter id_2 = 32'd97,
    parameter id_3 = 32'd53,
    parameter id_4 = 32'd86
) (
    output tri id_0,
    inout tri1 id_1,
    output tri0 _id_2,
    input supply1 _id_3,
    input tri0 _id_4,
    input tri0 id_5,
    input supply0 id_6
);
  logic [7:0] id_8;
  bit [id_4 : -1] id_9;
  always @(1 != 1) begin : LABEL_0
    id_9 <= id_8[1'd0 : 1'h0];
  end
  logic [id_2 : 1 'b0] id_10;
  logic [ id_4 : id_3] id_11;
  ;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_1,
      id_0,
      id_5,
      id_6,
      id_0,
      id_0,
      id_6,
      id_5,
      id_6,
      id_6,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
