;redcode
;assert 1
	SPL 0, <367
	CMP -232, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN 0, <-1
	DJN -1, @-20
	ADD 217, <60
	ADD 217, <60
	SUB @121, 106
	ADD @121, 106
	ADD @121, 106
	SUB @0, @-2
	SLT #130, 8
	MOV -1, <-20
	JMN 0, <-11
	SLT #130, 8
	ADD 210, 60
	JMN 0, <-11
	JMN 0, <-11
	SPL 0, <367
	JMN 0, <-11
	SPL 0, <367
	MOV @121, @106
	SUB @0, @2
	SUB @0, @2
	DAT #-30, #9
	DAT #-30, #9
	SLT #130, 8
	JMN 0, <-1
	SLT #130, 8
	SLT #130, 8
	SUB @121, @106
	ADD @-30, 9
	JMN 0, <-1
	SLT 130, 8
	ADD 240, 60
	SUB 3, 670
	SUB @121, 103
	DAT <130, #8
	MOV -4, <-20
	SPL 0, <367
	CMP <300, 90
	ADD 240, 60
	ADD 240, 60
	CMP -232, <-120
	DJN 3, #115
	JMN @12, #200
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	SUB #322, @200
	JMP @12, #200
