LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY ClockDivider IS
	GENERIC ( N : INTEGER := 5000000 );
	PORT (clk: IN STD_LOGIC );

END Shifter;