{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740997529756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740997529762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 03 15:25:29 2025 " "Processing started: Mon Mar 03 15:25:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740997529762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997529762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes_encrypter -c aes_encrypter " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes_encrypter -c aes_encrypter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997529762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740997530235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740997530235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/memory/rtl/aes_sbox.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/memory/rtl/aes_sbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/gf_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/gf_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gf_mul " "Found entity 1: gf_mul" {  } { { "../../mix_column/verilog/rtl/gf_mul.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/key_expansion/verilog/rtl/sub_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/key_expansion/verilog/rtl/sub_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_word " "Found entity 1: sub_word" {  } { { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/aes_encrypter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/aes_encrypter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_encrypter " "Found entity 1: aes_encrypter" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/sub_byte/verilog/rtl/sub_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/sub_byte/verilog/rtl/sub_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_byte " "Found entity 1: sub_byte" {  } { { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/shift_rows/verilog/rtl/shift_rows.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/shift_rows/verilog/rtl/shift_rows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "../../shift_rows/verilog/rtl/shift_rows.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/mix_column.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/mix_column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "../../mix_column/verilog/rtl/mix_column.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/fifo_128/verilog/rtl/fifo_128.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/fifo_128/verilog/rtl/fifo_128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_128 " "Found entity 1: fifo_128" {  } { { "../../fifo_128/verilog/rtl/fifo_128.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/key_expansion/key_expansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/key_expansion/key_expansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_expansion " "Found entity 1: key_expansion" {  } { { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes_encrypter " "Elaborating entity \"aes_encrypter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740997541830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_expansion key_expansion:key_exp " "Elaborating entity \"key_expansion\" for hierarchy \"key_expansion:key_exp\"" {  } { { "rtl/aes_encrypter.sv" "key_exp" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997541851 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "exp_key " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"exp_key\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1740997541866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_word key_expansion:key_exp\|sub_word:sub_word " "Elaborating entity \"sub_word\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\"" {  } { { "../../key_expansion/key_expansion.sv" "sub_word" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997541866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx " "Elaborating entity \"aes_sbox\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\"" {  } { { "../../key_expansion/verilog/rtl/sub_word.sv" "subsword\[0\].sboxx" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997541866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom " "Elaborating entity \"altsyncram\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\"" {  } { { "../../memory/rtl/aes_sbox.sv" "sbox_rom" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997541914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom " "Elaborated megafunction instantiation \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\"" {  } { { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997541930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom " "Instantiated megafunction \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997541930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997541930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997541930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sbox.mif " "Parameter \"INIT_FILE\" = \"sbox.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997541930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997541930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997541930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997541930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997541930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997541930 ""}  } { { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740997541930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dt21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dt21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dt21 " "Found entity 1: altsyncram_dt21" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997541977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997541977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dt21 key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated " "Elaborating entity \"altsyncram_dt21\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997541977 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_a " "Variable or input pin \"data_a\" is defined but never used." {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1740997541977 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_128 fifo_128:input_fifo " "Elaborating entity \"fifo_128\" for hierarchy \"fifo_128:input_fifo\"" {  } { { "rtl/aes_encrypter.sv" "input_fifo" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997542071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 1 fifo_128.sv(22) " "Verilog HDL assignment warning at fifo_128.sv(22): truncated value with size 128 to match size of target (1)" {  } { { "../../fifo_128/verilog/rtl/fifo_128.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740997542087 "|aes_encrypter|fifo_128:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_byte sub_byte:aes_rounds\[0\].sub_byte_inst " "Elaborating entity \"sub_byte\" for hierarchy \"sub_byte:aes_rounds\[0\].sub_byte_inst\"" {  } { { "rtl/aes_encrypter.sv" "aes_rounds\[0\].sub_byte_inst" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997542102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rows shift_rows:aes_rounds\[0\].shift_rows_inst " "Elaborating entity \"shift_rows\" for hierarchy \"shift_rows:aes_rounds\[0\].shift_rows_inst\"" {  } { { "rtl/aes_encrypter.sv" "aes_rounds\[0\].shift_rows_inst" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997542236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_column mix_column:aes_rounds\[0\].mix_columns_inst " "Elaborating entity \"mix_column\" for hierarchy \"mix_column:aes_rounds\[0\].mix_columns_inst\"" {  } { { "rtl/aes_encrypter.sv" "aes_rounds\[0\].mix_columns_inst" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997542260 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1740997542292 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mul_mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mul_mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1740997542292 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mul " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mul\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1740997542292 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "const_mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"const_mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1740997542292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mul mix_column:aes_rounds\[0\].mix_columns_inst\|gf_mul:row_loop\[0\].col_loop\[0\].mul_loop\[0\].gf_mul_inst " "Elaborating entity \"gf_mul\" for hierarchy \"mix_column:aes_rounds\[0\].mix_columns_inst\|gf_mul:row_loop\[0\].col_loop\[0\].mul_loop\[0\].gf_mul_inst\"" {  } { { "../../mix_column/verilog/rtl/mix_column.sv" "row_loop\[0\].col_loop\[0\].mul_loop\[0\].gf_mul_inst" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997542292 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:sub_byte_last\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[14\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[14].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[13\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[13].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[12\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[12].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[10\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[10].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[9\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[9].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[8\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[8].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[6\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[6].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[5\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[5].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[4\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[4].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\] " "Synthesized away node \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997545787 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1740997545787 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1740997545787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1740997547504 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[16\] GND " "Pin \"data_out\[16\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[17\] GND " "Pin \"data_out\[17\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[18\] GND " "Pin \"data_out\[18\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[19\] GND " "Pin \"data_out\[19\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[20\] GND " "Pin \"data_out\[20\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[21\] GND " "Pin \"data_out\[21\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[22\] GND " "Pin \"data_out\[22\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[23\] GND " "Pin \"data_out\[23\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[24\] GND " "Pin \"data_out\[24\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[25\] GND " "Pin \"data_out\[25\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[26\] GND " "Pin \"data_out\[26\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[27\] GND " "Pin \"data_out\[27\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[28\] GND " "Pin \"data_out\[28\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[29\] GND " "Pin \"data_out\[29\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[30\] GND " "Pin \"data_out\[30\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[31\] GND " "Pin \"data_out\[31\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[32\] GND " "Pin \"data_out\[32\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[33\] GND " "Pin \"data_out\[33\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[34\] GND " "Pin \"data_out\[34\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[35\] GND " "Pin \"data_out\[35\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[36\] GND " "Pin \"data_out\[36\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[37\] GND " "Pin \"data_out\[37\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[38\] GND " "Pin \"data_out\[38\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[39\] GND " "Pin \"data_out\[39\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[40\] GND " "Pin \"data_out\[40\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[41\] GND " "Pin \"data_out\[41\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[42\] GND " "Pin \"data_out\[42\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[43\] GND " "Pin \"data_out\[43\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[44\] GND " "Pin \"data_out\[44\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[45\] GND " "Pin \"data_out\[45\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[46\] GND " "Pin \"data_out\[46\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[47\] GND " "Pin \"data_out\[47\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[48\] GND " "Pin \"data_out\[48\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[49\] GND " "Pin \"data_out\[49\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[50\] GND " "Pin \"data_out\[50\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[51\] GND " "Pin \"data_out\[51\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[52\] GND " "Pin \"data_out\[52\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[53\] GND " "Pin \"data_out\[53\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[54\] GND " "Pin \"data_out\[54\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[55\] GND " "Pin \"data_out\[55\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[56\] GND " "Pin \"data_out\[56\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[57\] GND " "Pin \"data_out\[57\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[58\] GND " "Pin \"data_out\[58\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[59\] GND " "Pin \"data_out\[59\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[60\] GND " "Pin \"data_out\[60\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[61\] GND " "Pin \"data_out\[61\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[62\] GND " "Pin \"data_out\[62\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[63\] GND " "Pin \"data_out\[63\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[64\] GND " "Pin \"data_out\[64\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[65\] GND " "Pin \"data_out\[65\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[66\] GND " "Pin \"data_out\[66\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[67\] GND " "Pin \"data_out\[67\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[68\] GND " "Pin \"data_out\[68\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[69\] GND " "Pin \"data_out\[69\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[69]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[70\] GND " "Pin \"data_out\[70\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[70]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[71\] GND " "Pin \"data_out\[71\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[72\] GND " "Pin \"data_out\[72\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[72]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[73\] GND " "Pin \"data_out\[73\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[73]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[74\] GND " "Pin \"data_out\[74\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[74]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[75\] GND " "Pin \"data_out\[75\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[75]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[76\] GND " "Pin \"data_out\[76\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[76]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[77\] GND " "Pin \"data_out\[77\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[77]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[78\] GND " "Pin \"data_out\[78\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[78]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[79\] GND " "Pin \"data_out\[79\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[79]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[80\] GND " "Pin \"data_out\[80\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[80]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[81\] GND " "Pin \"data_out\[81\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[81]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[82\] GND " "Pin \"data_out\[82\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[82]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[83\] GND " "Pin \"data_out\[83\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[83]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[84\] GND " "Pin \"data_out\[84\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[84]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[85\] GND " "Pin \"data_out\[85\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[85]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[86\] GND " "Pin \"data_out\[86\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[86]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[87\] GND " "Pin \"data_out\[87\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[87]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[88\] GND " "Pin \"data_out\[88\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[88]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[89\] GND " "Pin \"data_out\[89\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[89]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[90\] GND " "Pin \"data_out\[90\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[90]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[91\] GND " "Pin \"data_out\[91\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[91]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[92\] GND " "Pin \"data_out\[92\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[92]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[93\] GND " "Pin \"data_out\[93\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[93]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[94\] GND " "Pin \"data_out\[94\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[94]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[95\] GND " "Pin \"data_out\[95\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[95]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[96\] GND " "Pin \"data_out\[96\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[96]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[97\] GND " "Pin \"data_out\[97\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[97]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[98\] GND " "Pin \"data_out\[98\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[98]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[99\] GND " "Pin \"data_out\[99\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[99]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[100\] GND " "Pin \"data_out\[100\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[100]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[101\] GND " "Pin \"data_out\[101\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[101]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[102\] GND " "Pin \"data_out\[102\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[102]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[103\] GND " "Pin \"data_out\[103\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[103]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[104\] GND " "Pin \"data_out\[104\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[104]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[105\] GND " "Pin \"data_out\[105\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[105]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[106\] GND " "Pin \"data_out\[106\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[106]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[107\] GND " "Pin \"data_out\[107\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[107]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[108\] GND " "Pin \"data_out\[108\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[108]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[109\] GND " "Pin \"data_out\[109\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[109]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[110\] GND " "Pin \"data_out\[110\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[110]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[111\] GND " "Pin \"data_out\[111\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[111]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[112\] GND " "Pin \"data_out\[112\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[112]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[113\] GND " "Pin \"data_out\[113\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[113]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[114\] GND " "Pin \"data_out\[114\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[114]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[115\] GND " "Pin \"data_out\[115\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[115]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[116\] GND " "Pin \"data_out\[116\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[116]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[117\] GND " "Pin \"data_out\[117\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[117]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[118\] GND " "Pin \"data_out\[118\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[118]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[119\] GND " "Pin \"data_out\[119\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[119]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[120\] GND " "Pin \"data_out\[120\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[120]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[121\] GND " "Pin \"data_out\[121\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[121]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[122\] GND " "Pin \"data_out\[122\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[122]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[123\] GND " "Pin \"data_out\[123\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[123]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[124\] GND " "Pin \"data_out\[124\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[124]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[125\] GND " "Pin \"data_out\[125\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[125]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[126\] GND " "Pin \"data_out\[126\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[126]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[127\] GND " "Pin \"data_out\[127\]\" is stuck at GND" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740997547883 "|aes_encrypter|data_out[127]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1740997547883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740997548198 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1968 " "1968 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740997549242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740997550445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997550445 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:sub_byte_last\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 98 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:sub_byte_last|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[8\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[8].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[7\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|sub_byte:aes_rounds[7].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550952 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550968 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550968 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550968 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550968 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550968 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[6\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[6].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550970 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[5\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[5].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[4\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[4].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[3\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[3].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[2\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[2].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997550984 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[2\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[2].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[1\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[1].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[7\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[7].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[3\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[3].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[11\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[11].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"sub_byte:aes_rounds\[0\].sub_byte_inst\|aes_sbox:substitute\[15\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 23 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst|aes_sbox:substitute[15].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[1\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551000 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[1].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "32 " "Ignored 32 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[0\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[0\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[6\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[6\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[0\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[0\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "key_expansion:key_exp " "Ignored Virtual Pin assignment to \"key_expansion:key_exp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[5\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[5\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:shift_rows_last " "Ignored Virtual Pin assignment to \"shift_rows:shift_rows_last\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[2\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[2\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[1\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[1\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "fifo_128:output_fifo " "Ignored Virtual Pin assignment to \"fifo_128:output_fifo\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[8\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[8\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[8\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[8\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[0\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[0\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[6\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[6\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[5\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[5\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[1\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[1\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[4\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[4\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:sub_byte_last " "Ignored Virtual Pin assignment to \"sub_byte:sub_byte_last\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[2\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[2\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[2\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[2\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[3\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[3\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[3\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[3\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[7\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[7\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[8\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[8\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[7\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[7\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "fifo_128:input_fifo " "Ignored Virtual Pin assignment to \"fifo_128:input_fifo\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[7\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[7\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[4\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[4\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[4\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[4\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[5\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[5\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[3\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[3\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[1\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[1\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[6\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[6\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1740997551015 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1740997551015 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "127 " "Design contains 127 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "No output dependent on input pin \"data_in\[12\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "No output dependent on input pin \"data_in\[13\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "No output dependent on input pin \"data_in\[14\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "No output dependent on input pin \"data_in\[15\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[16\] " "No output dependent on input pin \"data_in\[16\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[17\] " "No output dependent on input pin \"data_in\[17\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[18\] " "No output dependent on input pin \"data_in\[18\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[19\] " "No output dependent on input pin \"data_in\[19\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[20\] " "No output dependent on input pin \"data_in\[20\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[21\] " "No output dependent on input pin \"data_in\[21\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[22\] " "No output dependent on input pin \"data_in\[22\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[23\] " "No output dependent on input pin \"data_in\[23\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[24\] " "No output dependent on input pin \"data_in\[24\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[25\] " "No output dependent on input pin \"data_in\[25\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[26\] " "No output dependent on input pin \"data_in\[26\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[27\] " "No output dependent on input pin \"data_in\[27\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[28\] " "No output dependent on input pin \"data_in\[28\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[29\] " "No output dependent on input pin \"data_in\[29\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[30\] " "No output dependent on input pin \"data_in\[30\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[31\] " "No output dependent on input pin \"data_in\[31\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[32\] " "No output dependent on input pin \"data_in\[32\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[33\] " "No output dependent on input pin \"data_in\[33\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[34\] " "No output dependent on input pin \"data_in\[34\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[35\] " "No output dependent on input pin \"data_in\[35\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[36\] " "No output dependent on input pin \"data_in\[36\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[37\] " "No output dependent on input pin \"data_in\[37\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[38\] " "No output dependent on input pin \"data_in\[38\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[39\] " "No output dependent on input pin \"data_in\[39\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[40\] " "No output dependent on input pin \"data_in\[40\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[41\] " "No output dependent on input pin \"data_in\[41\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[42\] " "No output dependent on input pin \"data_in\[42\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[43\] " "No output dependent on input pin \"data_in\[43\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[44\] " "No output dependent on input pin \"data_in\[44\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[45\] " "No output dependent on input pin \"data_in\[45\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[46\] " "No output dependent on input pin \"data_in\[46\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[47\] " "No output dependent on input pin \"data_in\[47\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[48\] " "No output dependent on input pin \"data_in\[48\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[49\] " "No output dependent on input pin \"data_in\[49\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[50\] " "No output dependent on input pin \"data_in\[50\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[51\] " "No output dependent on input pin \"data_in\[51\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[52\] " "No output dependent on input pin \"data_in\[52\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[53\] " "No output dependent on input pin \"data_in\[53\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[54\] " "No output dependent on input pin \"data_in\[54\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[55\] " "No output dependent on input pin \"data_in\[55\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[56\] " "No output dependent on input pin \"data_in\[56\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[57\] " "No output dependent on input pin \"data_in\[57\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[58\] " "No output dependent on input pin \"data_in\[58\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[59\] " "No output dependent on input pin \"data_in\[59\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[60\] " "No output dependent on input pin \"data_in\[60\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[61\] " "No output dependent on input pin \"data_in\[61\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[62\] " "No output dependent on input pin \"data_in\[62\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[63\] " "No output dependent on input pin \"data_in\[63\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[64\] " "No output dependent on input pin \"data_in\[64\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[64]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[65\] " "No output dependent on input pin \"data_in\[65\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[65]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[66\] " "No output dependent on input pin \"data_in\[66\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[66]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[67\] " "No output dependent on input pin \"data_in\[67\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[67]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[68\] " "No output dependent on input pin \"data_in\[68\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[68]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[69\] " "No output dependent on input pin \"data_in\[69\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[69]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[70\] " "No output dependent on input pin \"data_in\[70\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[70]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[71\] " "No output dependent on input pin \"data_in\[71\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[71]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[72\] " "No output dependent on input pin \"data_in\[72\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[72]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[73\] " "No output dependent on input pin \"data_in\[73\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[73]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[74\] " "No output dependent on input pin \"data_in\[74\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[74]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[75\] " "No output dependent on input pin \"data_in\[75\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[75]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[76\] " "No output dependent on input pin \"data_in\[76\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[76]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[77\] " "No output dependent on input pin \"data_in\[77\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[77]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[78\] " "No output dependent on input pin \"data_in\[78\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[78]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[79\] " "No output dependent on input pin \"data_in\[79\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[79]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[80\] " "No output dependent on input pin \"data_in\[80\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[80]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[81\] " "No output dependent on input pin \"data_in\[81\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[81]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[82\] " "No output dependent on input pin \"data_in\[82\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[82]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[83\] " "No output dependent on input pin \"data_in\[83\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[83]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[84\] " "No output dependent on input pin \"data_in\[84\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[84]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[85\] " "No output dependent on input pin \"data_in\[85\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[85]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[86\] " "No output dependent on input pin \"data_in\[86\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[86]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[87\] " "No output dependent on input pin \"data_in\[87\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[87]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[88\] " "No output dependent on input pin \"data_in\[88\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[88]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[89\] " "No output dependent on input pin \"data_in\[89\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[89]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[90\] " "No output dependent on input pin \"data_in\[90\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[90]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[91\] " "No output dependent on input pin \"data_in\[91\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[91]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[92\] " "No output dependent on input pin \"data_in\[92\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[92]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[93\] " "No output dependent on input pin \"data_in\[93\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[93]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[94\] " "No output dependent on input pin \"data_in\[94\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[94]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[95\] " "No output dependent on input pin \"data_in\[95\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[95]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[96\] " "No output dependent on input pin \"data_in\[96\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[96]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[97\] " "No output dependent on input pin \"data_in\[97\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[97]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[98\] " "No output dependent on input pin \"data_in\[98\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[98]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[99\] " "No output dependent on input pin \"data_in\[99\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[99]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[100\] " "No output dependent on input pin \"data_in\[100\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[100]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[101\] " "No output dependent on input pin \"data_in\[101\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[101]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[102\] " "No output dependent on input pin \"data_in\[102\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[102]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[103\] " "No output dependent on input pin \"data_in\[103\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[103]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[104\] " "No output dependent on input pin \"data_in\[104\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[104]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[105\] " "No output dependent on input pin \"data_in\[105\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[105]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[106\] " "No output dependent on input pin \"data_in\[106\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[106]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[107\] " "No output dependent on input pin \"data_in\[107\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[107]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[108\] " "No output dependent on input pin \"data_in\[108\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[108]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[109\] " "No output dependent on input pin \"data_in\[109\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[109]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[110\] " "No output dependent on input pin \"data_in\[110\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[110]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[111\] " "No output dependent on input pin \"data_in\[111\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[111]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[112\] " "No output dependent on input pin \"data_in\[112\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[112]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[113\] " "No output dependent on input pin \"data_in\[113\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[113]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[114\] " "No output dependent on input pin \"data_in\[114\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[114]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[115\] " "No output dependent on input pin \"data_in\[115\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[115]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[116\] " "No output dependent on input pin \"data_in\[116\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[116]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[117\] " "No output dependent on input pin \"data_in\[117\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[117]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[118\] " "No output dependent on input pin \"data_in\[118\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[118]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[119\] " "No output dependent on input pin \"data_in\[119\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[119]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[120\] " "No output dependent on input pin \"data_in\[120\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[120]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[121\] " "No output dependent on input pin \"data_in\[121\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[121]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[122\] " "No output dependent on input pin \"data_in\[122\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[122]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[123\] " "No output dependent on input pin \"data_in\[123\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[123]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[124\] " "No output dependent on input pin \"data_in\[124\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[124]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[125\] " "No output dependent on input pin \"data_in\[125\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[125]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[126\] " "No output dependent on input pin \"data_in\[126\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[126]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[127\] " "No output dependent on input pin \"data_in\[127\]\"" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740997551172 "|aes_encrypter|data_in[127]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740997551172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2820 " "Implemented 2820 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "259 " "Implemented 259 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740997551188 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740997551188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2111 " "Implemented 2111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740997551188 ""} { "Info" "ICUT_CUT_TM_RAMS" "321 " "Implemented 321 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1740997551188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740997551188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1607 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1607 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740997551456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 03 15:25:51 2025 " "Processing ended: Mon Mar 03 15:25:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740997551456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740997551456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740997551456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997551456 ""}
