// Seed: 1728983861
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    output wire id_15
    , id_17
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    output uwire id_2
);
  final $clog2(27);
  ;
  always assign id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  wire id_4, id_5;
  wire id_6;
  wire id_7, id_8;
endmodule
