Date: Thu, 27 Jul 2000 22:01:30 -0500 (CDT)
From: Oliver Xymoron <>
Subject: RE: Cache coherency... and locking
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2000/7/27/199

On Thu, 27 Jul 2000, Linda Walsh wrote:
> Some followup -- it was setting/testing 1 integer.  So it
> seems it can safely be done w/o lock.
Cool.
> Talking with an internal engineer here -- NUMA uses MESI
> cache control similarly to the i386 cache coherency model,
> so a write of one CPU to a an area of memory will be seen
> on other processors as soon as they ask for that memory.
That's specific to MIPS. A general Linux NUMA model probably won't assume
coherence.
--
 "Love the dolphins," she advised him. "Write by W.A.S.T.E.." 
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/