

================================================================
== Vitis HLS Report for 'paillier_fl_kernel'
================================================================
* Date:           Sat Jun 21 16:57:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Fl-pailler_fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.110 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52  |paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     279|    300|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     316|    356|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                         |control_s_axi                                 |        0|   0|  112|  168|    0|
    |grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52  |paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1  |        0|   0|  167|  132|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                              |        0|   0|  279|  300|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                              Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_on_subcall_done                                         |       and|   0|  0|   2|           1|           1|
    |grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln178_fu_65_p2                                                     |      icmp|   0|  0|  18|          32|           1|
    +------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                   |          |   0|  0|  22|          34|           3|
    +------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |data_in_TREADY_int_regslice  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  34|          7|    2|          7|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   4|   0|    4|          0|
    |grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln178_reg_76                                                    |   1|   0|    1|          0|
    |trunc_ln163_reg_71                                                   |  31|   0|   31|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  37|   0|   37|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  paillier_fl_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  paillier_fl_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  paillier_fl_kernel|  return value|
|data_in_TDATA          |   in|  128|        axis|             data_in|       pointer|
|data_in_TVALID         |   in|    1|        axis|             data_in|       pointer|
|data_in_TREADY         |  out|    1|        axis|             data_in|       pointer|
|grad_stream_TDATA      |   in|  128|        axis|         grad_stream|       pointer|
|grad_stream_TVALID     |   in|    1|        axis|         grad_stream|       pointer|
|grad_stream_TREADY     |  out|    1|        axis|         grad_stream|       pointer|
|data_out_TDATA         |  out|  128|        axis|            data_out|       pointer|
|data_out_TVALID        |  out|    1|        axis|            data_out|       pointer|
|data_out_TREADY        |   in|    1|        axis|            data_out|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

