/*
 * SPDX-License-Identifier: Apache-2.0
 *
 * Copyright (c) 2021 ASPEED Technology Inc.
 */

#include <arm/armv7-m.dtsi>
#include <mem.h>
#include <aspeed/ast10x0-irq.h>
#include <zephyr/dt-bindings/clock/ast26xx_clock.h>
#include <zephyr/dt-bindings/reset/ast26xx_reset.h>
#include <zephyr/dt-bindings/pinctrl/ast26xx-pinctrl-groups.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m3";
			reg = <0>;
		};
	};

	dram_ro_region: memory@0 {
		device_type = "memory";
	};

	soc {
		syscon: syscon@7e6e2000 {
			compatible = "syscon";
			reg = <0x7e6e2000 0x1000>;
			sysclk: sysclk {
				compatible = "aspeed,ast26xx-clock";
				#clock-cells = <1>;
			};

			sysrst: sysrst {
				compatible = "aspeed,ast10x0-reset";
				#reset-cells = <1>;
			};

			pinctrl: pinctrl {
				compatible = "aspeed,pinctrl";
			};
		};

		ipc: ipc@7e6c0000 {
			compatible = "aspeed,ast2600-ipc";
			reg = <0x7e6c0000 0x100>;
			interrupts = <182 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <183 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <184 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <185 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <186 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <187 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <188 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <189 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <190 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <191 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <192 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <193 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <194 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <195 AST10X0_IRQ_DEFAULT_PRIORITY>,
				     <196 AST10X0_IRQ_DEFAULT_PRIORITY>;
		};

		udma: udma@7e79e000 {
			compatible = "aspeed,udma";
			interrupts = <INTR_UARTDMA AST10X0_IRQ_DEFAULT_PRIORITY>;
			reg = <0x7e79e000 0x1000>;
		};

		gpio0: gpio@7e780000 {
			compatible = "aspeed,gpio";
			reg = <0x7e780000 0x400>;
			interrupts = <72 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_APB2>;
			gpio0_a_d: gpio0_a_d {
				#gpio-cells = <2>;
				gpio-controller;
				ngpios = <32>;
				interrupt-controller;
				#interrupt-cells = <2>;
				aspeed,cmd-src = <2>;
				pin-offset = <0>;
			};

			gpio0_e_h: gpio0_e_h {
				#gpio-cells = <2>;
				gpio-controller;
				ngpios = <32>;
				interrupt-controller;
				#interrupt-cells = <2>;
				aspeed,cmd-src = <2>;
				pin-offset = <32>;
			};

			gpio0_i_l: gpio0_i_l {
				#gpio-cells = <2>;
				gpio-controller;
				ngpios = <32>;
				interrupt-controller;
				#interrupt-cells = <2>;
				aspeed,cmd-src = <2>;
				pin-offset = <64>;
			};

			gpio0_m_p: gpio0_m_p {
				#gpio-cells = <2>;
				gpio-controller;
				ngpios = <32>;
				interrupt-controller;
				#interrupt-cells = <2>;
				aspeed,cmd-src = <2>;
				pin-offset = <96>;
			};

			gpio0_q_t: gpio0_q_t {
				#gpio-cells = <2>;
				gpio-controller;
				ngpios = <32>;
				aspeed,cmd-src = <2>;
				interrupt-controller;
				#interrupt-cells = <2>;
				pin-offset = <128>;
			};

			gpio0_u_x: gpio0_u_x {
				#gpio-cells = <2>;
				gpio-controller;
				ngpios = <32>;
				interrupt-controller;
				#interrupt-cells = <2>;
				aspeed,cmd-src = <2>;
				pin-offset = <160>;
			};

			gpio0_y_z: gpio0_y_z {
				#gpio-cells = <2>;
				gpio-controller;
				ngpios = <16>;
				interrupt-controller;
				#interrupt-cells = <2>;
				aspeed,cmd-src = <2>;
				pin-offset = <192>;
			};
		};

		uart11: serial@7e790500 {
			compatible = "aspeed,uart";
			reg = <0x7e790500 0x100>;
			interrupts = <INTR_UART11 AST10X0_IRQ_DEFAULT_PRIORITY>;
			clocks = <&sysclk ASPEED_CLK_GATE_UART11CLK>;
			status = "disabled";
			pinctrl-0 = <pinctrl_uart11_default>;
			pinctrl-names = "default";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};

#include "ast26xx-pinctrl.dtsi"
