Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  5 17:01:32 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_sender_wrapper_timing_summary_routed.rpt -pb design_sender_wrapper_timing_summary_routed.pb -rpx design_sender_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_sender_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.508        0.000                      0                  105        0.152        0.000                      0                  105        3.667        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_50M                                 {0.000 10.000}       20.000          50.000          
  clk_out1_design_sender_clk_wiz_0_0_1  {0.000 4.167}        8.333           120.000         
  clkfbout_design_sender_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_design_sender_clk_wiz_0_0_1        4.508        0.000                      0                  105        0.152        0.000                      0                  105        3.667        0.000                       0                    49  
  clkfbout_design_sender_clk_wiz_0_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_sender_clk_wiz_0_0_1
  To Clock:  clk_out1_design_sender_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.945ns (28.929%)  route 2.322ns (71.071%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.557    -0.525    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.398    -0.127 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.629     0.502    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X108Y70        LUT4 (Prop_lut4_I1_O)        0.232     0.734 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3/O
                         net (fo=2, routed)           0.240     0.973    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.078 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.540     1.618    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X109Y71        LUT2 (Prop_lut2_I0_O)        0.105     1.723 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.414     2.137    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X110Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.242 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.499     2.741    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X112Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
                         clock pessimism              0.406     7.755    
                         clock uncertainty           -0.083     7.672    
    SLICE_X112Y67        FDRE (Setup_fdre_C_R)       -0.423     7.249    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -2.741    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.945ns (28.929%)  route 2.322ns (71.071%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.557    -0.525    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.398    -0.127 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.629     0.502    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X108Y70        LUT4 (Prop_lut4_I1_O)        0.232     0.734 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3/O
                         net (fo=2, routed)           0.240     0.973    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.078 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.540     1.618    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X109Y71        LUT2 (Prop_lut2_I0_O)        0.105     1.723 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.414     2.137    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X110Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.242 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.499     2.741    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X112Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/C
                         clock pessimism              0.406     7.755    
                         clock uncertainty           -0.083     7.672    
    SLICE_X112Y67        FDRE (Setup_fdre_C_R)       -0.423     7.249    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -2.741    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.945ns (29.783%)  route 2.228ns (70.217%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.557    -0.525    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.398    -0.127 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.629     0.502    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X108Y70        LUT4 (Prop_lut4_I1_O)        0.232     0.734 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3/O
                         net (fo=2, routed)           0.240     0.973    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.078 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.540     1.618    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X109Y71        LUT2 (Prop_lut2_I0_O)        0.105     1.723 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.414     2.137    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X110Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.242 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.406     2.648    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/C
                         clock pessimism              0.406     7.755    
                         clock uncertainty           -0.083     7.672    
    SLICE_X110Y67        FDRE (Setup_fdre_C_R)       -0.352     7.320    design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.945ns (29.783%)  route 2.228ns (70.217%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.557    -0.525    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.398    -0.127 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.629     0.502    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X108Y70        LUT4 (Prop_lut4_I1_O)        0.232     0.734 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3/O
                         net (fo=2, routed)           0.240     0.973    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.078 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.540     1.618    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X109Y71        LUT2 (Prop_lut2_I0_O)        0.105     1.723 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.414     2.137    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X110Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.242 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.406     2.648    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/C
                         clock pessimism              0.406     7.755    
                         clock uncertainty           -0.083     7.672    
    SLICE_X110Y67        FDRE (Setup_fdre_C_R)       -0.352     7.320    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.945ns (29.783%)  route 2.228ns (70.217%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.557    -0.525    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.398    -0.127 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.629     0.502    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X108Y70        LUT4 (Prop_lut4_I1_O)        0.232     0.734 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3/O
                         net (fo=2, routed)           0.240     0.973    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.078 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.540     1.618    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X109Y71        LUT2 (Prop_lut2_I0_O)        0.105     1.723 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.414     2.137    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X110Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.242 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.406     2.648    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/C
                         clock pessimism              0.406     7.755    
                         clock uncertainty           -0.083     7.672    
    SLICE_X110Y67        FDRE (Setup_fdre_C_R)       -0.352     7.320    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.945ns (29.818%)  route 2.224ns (70.182%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.557    -0.525    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.398    -0.127 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.629     0.502    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X108Y70        LUT4 (Prop_lut4_I1_O)        0.232     0.734 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3/O
                         net (fo=2, routed)           0.240     0.973    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.078 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.540     1.618    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X109Y71        LUT2 (Prop_lut2_I0_O)        0.105     1.723 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.414     2.137    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X110Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.242 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.402     2.644    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/C
                         clock pessimism              0.406     7.755    
                         clock uncertainty           -0.083     7.672    
    SLICE_X111Y67        FDRE (Setup_fdre_C_R)       -0.352     7.320    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.945ns (29.818%)  route 2.224ns (70.182%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.557    -0.525    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.398    -0.127 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.629     0.502    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X108Y70        LUT4 (Prop_lut4_I1_O)        0.232     0.734 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3/O
                         net (fo=2, routed)           0.240     0.973    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.078 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.540     1.618    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X109Y71        LUT2 (Prop_lut2_I0_O)        0.105     1.723 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.414     2.137    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X110Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.242 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.402     2.644    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/C
                         clock pessimism              0.406     7.755    
                         clock uncertainty           -0.083     7.672    
    SLICE_X111Y67        FDRE (Setup_fdre_C_R)       -0.352     7.320    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.945ns (29.818%)  route 2.224ns (70.182%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.557    -0.525    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.398    -0.127 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.629     0.502    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X108Y70        LUT4 (Prop_lut4_I1_O)        0.232     0.734 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3/O
                         net (fo=2, routed)           0.240     0.973    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.078 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.540     1.618    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X109Y71        LUT2 (Prop_lut2_I0_O)        0.105     1.723 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.414     2.137    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X110Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.242 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.402     2.644    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/C
                         clock pessimism              0.406     7.755    
                         clock uncertainty           -0.083     7.672    
    SLICE_X111Y67        FDRE (Setup_fdre_C_R)       -0.352     7.320    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.945ns (29.818%)  route 2.224ns (70.182%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.557    -0.525    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y72        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.398    -0.127 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[3]/Q
                         net (fo=6, routed)           0.629     0.502    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[3]
    SLICE_X108Y70        LUT4 (Prop_lut4_I1_O)        0.232     0.734 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3/O
                         net (fo=2, routed)           0.240     0.973    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_3_n_0
    SLICE_X108Y71        LUT6 (Prop_lut6_I0_O)        0.105     1.078 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.540     1.618    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X109Y71        LUT2 (Prop_lut2_I0_O)        0.105     1.723 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.414     2.137    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X110Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.242 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.402     2.644    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/C
                         clock pessimism              0.406     7.755    
                         clock uncertainty           -0.083     7.672    
    SLICE_X111Y67        FDRE (Setup_fdre_C_R)       -0.352     7.320    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.939ns (29.052%)  route 2.293ns (70.948%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.349 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.563    -0.519    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.433    -0.086 r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/Q
                         net (fo=8, routed)           0.725     0.639    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg_n_0_[0]
    SLICE_X113Y70        LUT3 (Prop_lut3_I1_O)        0.105     0.744 f  design_sender_i/SenderWrapper_0/inst/sender/cnt[6]_i_3/O
                         net (fo=3, routed)           0.667     1.411    design_sender_i/SenderWrapper_0/inst/sender/cnt[6]_i_3_n_0
    SLICE_X112Y70        LUT5 (Prop_lut5_I1_O)        0.118     1.529 f  design_sender_i/SenderWrapper_0/inst/sender/cnt[4]_i_2/O
                         net (fo=4, routed)           0.493     2.022    design_sender_i/SenderWrapper_0/inst/sender/cnt[4]_i_2_n_0
    SLICE_X112Y67        LUT3 (Prop_lut3_I2_O)        0.283     2.305 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_2/O
                         net (fo=9, routed)           0.408     2.713    design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte0
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.408     7.349    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/C
                         clock pessimism              0.443     7.792    
                         clock uncertainty           -0.083     7.709    
    SLICE_X111Y67        FDRE (Setup_fdre_C_CE)      -0.168     7.541    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  4.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.516%)  route 0.109ns (36.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.625    -0.583    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X109Y71        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[5]/Q
                         net (fo=5, routed)           0.109    -0.333    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]
    SLICE_X108Y71        LUT3 (Prop_lut3_I0_O)        0.048    -0.285 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_0[0]
    SLICE_X108Y71        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.893    -0.822    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y71        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X108Y71        FDRE (Hold_fdre_C_D)         0.133    -0.437    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.519%)  route 0.098ns (34.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.630    -0.578    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/Q
                         net (fo=7, routed)           0.098    -0.339    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[3]
    SLICE_X110Y67        LUT5 (Prop_lut5_I1_O)        0.045    -0.294 r  design_sender_i/SenderWrapper_0/inst/sender/jump[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[6]
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.900    -0.815    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X110Y67        FDRE (Hold_fdre_C_D)         0.092    -0.473    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.389%)  route 0.098ns (34.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.630    -0.578    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/Q
                         net (fo=5, routed)           0.098    -0.338    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[5]
    SLICE_X110Y67        LUT6 (Prop_lut6_I4_O)        0.045    -0.293 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.293    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[7]
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.900    -0.815    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X110Y67        FDRE (Hold_fdre_C_D)         0.092    -0.473    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.431%)  route 0.098ns (34.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.630    -0.578    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.437 f  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/Q
                         net (fo=5, routed)           0.098    -0.338    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[5]
    SLICE_X110Y67        LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_sender_i/SenderWrapper_0/inst/sender/_GEN_0
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.900    -0.815    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X110Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/C
                         clock pessimism              0.251    -0.565    
    SLICE_X110Y67        FDRE (Hold_fdre_C_D)         0.091    -0.474    design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.833%)  route 0.152ns (42.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.627    -0.581    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/Q
                         net (fo=9, routed)           0.152    -0.264    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg_n_0_[2]
    SLICE_X112Y70        LUT6 (Prop_lut6_I2_O)        0.045    -0.219 r  design_sender_i/SenderWrapper_0/inst/sender/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.219    design_sender_i/SenderWrapper_0/inst/sender/cnt[4]
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.897    -0.818    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.121    -0.460    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.640%)  route 0.160ns (43.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.626    -0.582    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[7]/Q
                         net (fo=4, routed)           0.160    -0.258    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[7]
    SLICE_X108Y70        LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_0[9]
    SLICE_X108Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.894    -0.821    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[9]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X108Y70        FDRE (Hold_fdre_C_D)         0.121    -0.461    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.544%)  route 0.155ns (45.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.631    -0.577    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X109Y63        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[4]/Q
                         net (fo=6, routed)           0.155    -0.280    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg_n_0_[4]
    SLICE_X109Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.235 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt[4]
    SLICE_X109Y63        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.900    -0.815    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X109Y63        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[4]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X109Y63        FDRE (Hold_fdre_C_D)         0.092    -0.485    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.630    -0.578    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.239    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[0]
    SLICE_X112Y67        LUT2 (Prop_lut2_I0_O)        0.043    -0.196 r  design_sender_i/SenderWrapper_0/inst/sender/jump[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[1]
    SLICE_X112Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.900    -0.815    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X112Y67        FDRE (Hold_fdre_C_D)         0.131    -0.447    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.213ns (56.957%)  route 0.161ns (43.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.630    -0.578    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.253    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[0]
    SLICE_X111Y67        LUT5 (Prop_lut5_I1_O)        0.049    -0.204 r  design_sender_i/SenderWrapper_0/inst/sender/jump[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[4]
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.900    -0.815    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y67        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X111Y67        FDRE (Hold_fdre_C_D)         0.107    -0.457    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.632    -0.576    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X110Y63        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.257    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg_n_0_[0]
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.042    -0.215 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt[1]
    SLICE_X110Y63        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.903    -0.812    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X110Y63        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[1]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X110Y63        FDRE (Hold_fdre_C_D)         0.107    -0.469    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_sender_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.333       6.741      BUFGCTRL_X0Y16   design_sender_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X109Y64    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X110Y64    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y64    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y64    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y64    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y64    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y64    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y63    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_sender_clk_wiz_0_0_1
  To Clock:  clkfbout_design_sender_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_sender_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   design_sender_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



