<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Ashling RiscFree IDE for Altera® FPGAs</title>

    <link rel="stylesheet" href="/css/mv_product/quartus_development_software_tools_ashling_riscFree_IDE_for_altera_FPGAs_ecosystem.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Intel® Stratix® 10 FPGA and SoC FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/stratix-10-framed-badge_1920-1080_10.webp" alt="">
                        </div>
                        <p>Intel® Stratix® 10 FPGA and SoC FPGA deliver innovative advantages in performance, power efficiency, density, and system integration. Featuring the revolutionary Intel® Hyperflex™ FPGA Architecture and built combining Intel's patented Embedded Multi-Die Interconnect Bridge (EMIB) technology, the Advanced Interface Bus (AIB), and a growing portfolio of chiplets, Intel® Stratix® 10 devices deliver up to 2X performance gains over previous-generation, high-performance FPGA.<sup>1</sup></p>
                        <p>See also: <a href="">FPGA Design Software</a>, <a href="">Design Store</a>, <a href="">Downloads</a>, <a href="">Community</a>, and <a href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/stratix-10-framed-badge_1920-1080_10.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Overview</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Ecosystem</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">What's New</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Videos</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Embedded IP Suite</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Ecosystem ------------------------------>
    <section>
        <div style="background-color: #F7F7F7;" class="mv_coman_padd">
            <div class="container">
                <div style="text-align: center;">
                    <h1 style="font-weight: 350;">Ecosystem</h1>
                    <a class="mv_coman_btn" href="">Ashling RiscFree IDE for Intel® FPGAs user guide</a>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------------ Software Development ------------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_coman_padd">
            <div class="container">
                <div class="row mv_overview_wrap">
                    <div class="col-md-7 align-content-center">
                        <h1 style="font-weight: 350;">Software Development</h1>
                        <p class="mb-2">The Ashling RiscFree IDE for Intel® FPGAs is the Integrated development environment for creating embedded applications on Intel’s Arm* based hard processor system and Nios V soft processors. This IDE delivers homogenous and heterogeneous multi-processor design, and debug capabilities. Currently supported key features include:</p>
                        <ul> 
                            <li>Included with the Quartus Prime Software Pro version 22.2 onwards or available as a standalone free download for embedded software developers.</li> 
                            <li>Full tool-chain including Ashling RiscFree for Intel® FPGAs IDE, Compiler, Debugger and Trace.</li> 
                            <li>IDE based on Eclipse with full source and project creation, editing, build and debug support.</li> 
                            <li>Run-time Debug with support for the Intel® FPGA Download Cable II (USB Blaster II).</li> 
                            <li>Register Visualization for Nios® V processors and Arm* cores.</li> 
                            <li>Real Time Operating System (RTOS) debug awareness.</li> 
                            <li>For more information, read the Ashling RiscFree IDE for Intel® FPGAs User Guide.</li> 
                        </ul>
                        <a class="mv_coman_btn" href="">Watch Ashling RiscFree IDE video<i style="margin-left: 10px;" class="fa-solid fa-arrow-right"></i></a>
                    </div>
                    <div class="col-md-5">
                        <video class="w-100" controls loop>
                            <source src="/img/mv_video/video.mp4" type="video/mp4">
                        </video>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ----------------------------------------------------------------------------------------- -->

    <!---------------------------- FPGA Platform table -------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_product_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-4">Embedded Operating Systems</h2>
                <table class="mv_product_table w-100">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Operating System</p>
                            </th>
                            <th>
                                <p class="mb-2">Availability</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>Intel HAL</td>
                            <td>Shipped in Quartus</td>
                        </tr>
                        <tr>
                            <td>uC/OS-II</td>
                            <td>Shipped in Quartus</td>
                        </tr>
                        <tr>
                            <td>FreeRTOS</td>
                            <td>Shipped in Quartus</td>
                        </tr>
                        <tr>
                            <td>Zephyr</td>
                            <td><a class="b_special_a1" href="">Rocketboards.org</a></td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>