# Summary

* [Introduction](README.md)
* [Lab\_1](lab1.md)
  * [1.1.实验目的](lab1/shi-yan-mu-de.md)
  * [1.2.实验设备](lab1/shi-yan-she-bei.md)
  * [1.3.实验原理](lab1/shi-yan-yuan-li.md)
    * [1.3.1.ALU实验](lab1/shi-yan-yuan-li/alushi-yan.md)
    * [1.3.2.存储器实验](lab1/shi-yan-yuan-li/cun-chu-qi-shi-yan.md)
      * [1.3.2.1.存储器阵列](lab1/shi-yan-yuan-li/cun-chu-qi-shi-yan/cun-chu-qi-zhen-lie.md)
      * [1.3.2.2.存储器端口](lab1/shi-yan-yuan-li/cun-chu-qi-shi-yan/1322cun-chu-qi-duan-kou.md)
    * [1.3.3.Verilog组合逻辑实现方式](lab1/shi-yan-yuan-li/verilogzu-he-luo-ji-shi-xian-fang-shi.md)
  * [1.4.实验内容](lab1/shi-yan-nei-rong.md)
    * [1.4.1.ALU实验](lab1/shi-yan-nei-rong/141alushi-yan.md)
    * [1.4.2.存储器实验](lab1/shi-yan-nei-rong/142cun-chu-qi-shi-yan.md)
  * [附录A.MINISYS开发板基本信息](lab1/fu-lu-a-minisys-kai-fa-ban-ji-ben-xin-xi.md)
  * [附录B.MINISYS引脚说明](lab1/fu-lu-b-minisys-yin-jiao-shuo-ming.md)
  * [附录C.七段数码管的使用](lab1/fu-lu-c-qi-duan-shu-ma-guan-de-shi-yong.md)
  * [附录D.\(无\)符号扩展](lab1/fu-lu-d-65e029-fu-hao-kuo-zhan.md)
  * [附录E.Block Memory Generator设置](lab1/fu-lu-e-block-memory-generator-she-zhi.md)
* [Lab\_2](lab2.md)
  * [2.1.实验目的](lab2/21shi-yan-mu-de.md)
  * [2.2.实验设备](lab2/22shi-yan-she-bei.md)
  * [2.3.实验原理](lab2/23shi-yan-yuan-li.md)
  * [2.4.实验内容](lab2/24shi-yan-nei-rong.md)
  * [2.5.实验步骤](lab2/25shi-yan-bu-zou.md)
  * [附录A](lab2/fu-lu-a.md)
* [Lab\_3](lab3.md)
* [Lab\_4](lab4.md)

