{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529213622941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529213622943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 16 22:33:42 2018 " "Processing started: Sat Jun 16 22:33:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529213622943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529213622943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529213622943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529213623190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/sevensegmentcontroler.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/sevensegmentcontroler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentController " "Found entity 1: sevenSegmentController" {  } { { "../sevenSegmentControler.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/sevenSegmentControler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529213623238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529213623238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/lcdcontrollertop.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/lcdcontrollertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDcontrollerTop " "Found entity 1: LCDcontrollerTop" {  } { { "../LCDcontrollerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontrollerTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529213623246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529213623246 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"LCDreadWriteSel\";  expecting \";\" LCDcontroller.v(144) " "Verilog HDL syntax error at LCDcontroller.v(144) near text \"LCDreadWriteSel\";  expecting \";\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623256 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"LCDreadWriteSel\";  expecting \";\" LCDcontroller.v(155) " "Verilog HDL syntax error at LCDcontroller.v(155) near text \"LCDreadWriteSel\";  expecting \";\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 155 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623256 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"LCDreadWriteSel\";  expecting \";\" LCDcontroller.v(165) " "Verilog HDL syntax error at LCDcontroller.v(165) near text \"LCDreadWriteSel\";  expecting \";\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623256 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"LCDreadWriteSel\";  expecting \";\" LCDcontroller.v(176) " "Verilog HDL syntax error at LCDcontroller.v(176) near text \"LCDreadWriteSel\";  expecting \";\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 176 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623256 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" LCDcontroller.v(184) " "Verilog HDL syntax error at LCDcontroller.v(184) near text \"<=\";  expecting \"=\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 184 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623256 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" LCDcontroller.v(194) " "Verilog HDL syntax error at LCDcontroller.v(194) near text \"<=\";  expecting \"=\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623256 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" LCDcontroller.v(195) " "Verilog HDL syntax error at LCDcontroller.v(195) near text \"<=\";  expecting \"=\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 195 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623256 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" LCDcontroller.v(203) " "Verilog HDL syntax error at LCDcontroller.v(203) near text \"<=\";  expecting \"=\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 203 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623256 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" LCDcontroller.v(204) " "Verilog HDL syntax error at LCDcontroller.v(204) near text \"<=\";  expecting \"=\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 204 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" LCDcontroller.v(214) " "Verilog HDL syntax error at LCDcontroller.v(214) near text \"<=\";  expecting \"=\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 214 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" LCDcontroller.v(215) " "Verilog HDL syntax error at LCDcontroller.v(215) near text \"<=\";  expecting \"=\"" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 215 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1529213623257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCDcontroller.v(51) " "Verilog HDL information at LCDcontroller.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529213623257 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lcdController LCDcontroller.v(7) " "Ignored design unit \"lcdController\" at LCDcontroller.v(7) due to previous errors" {  } { { "../LCDcontroller.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/LCDcontroller.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1529213623257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/lcdcontroller.v 0 0 " "Found 0 design units, including 0 entities, in source file /google drive/logic design practice/lcdcontroller/lcdcontroller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529213623257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg " "Generated suppressed messages file H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529213623302 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529213623458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 16 22:33:43 2018 " "Processing ended: Sat Jun 16 22:33:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529213623458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529213623458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529213623458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529213623458 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus II Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529213624070 ""}
