# SystemVerilog Tutorial

SystemVerilog study



The based study material:
[SystemVerilog Tutorial](http://www.asic-world.com/systemverilog/literal_values4.html#String_Literals)

Directory:

- [Literals Value](https://github.com/chenpup/SV/blob/master/note/Literal%20Values.md)



