<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Device Configuration - Support Center</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/dk_nav_header.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
        @media(max-width:767px){
            .mv_coman_btn{
                margin-top: 1rem;
            }
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">FPGA Support Resources</a></li>
                <li><a href="">Device Configuration Support Center</a></li>
                <li><p class="mb-0">Configuration Support Center
                </p></li>
            </ol>
        </div>
    </nav>
</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Device Configuration - Support Center</h1>
            <p style="color: #fff;">Device Configuration Support Center provides documentation and training to select a design, and implement configuration features.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#dk_device_specific" class="text-dark text-decoration-none py-4 d-block">
                            1. Device Specific Configuration Details		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_configuration_schemes" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. Configuration Schemes and IP
                        </a>
                    </li>
                    <li>
                        <a href="#dk_advanced_confi" class="text-dark text-decoration-none py-4 d-block">
                            3. Advanced Configuration Features		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_quartus_prime" class="text-dark text-decoration-none py-4 d-block">
                            4. Quartus® Prime Software Design Flow		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_board_design5" class="text-dark text-decoration-none py-4 d-block">
                            5. Board Design		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_debug6" class="text-dark text-decoration-none py-4 d-block">
                            6. Debug	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_design_example_ref" class="text-dark text-decoration-none py-4 d-block">
                            Design Examples and Reference Designs	
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    <section id="">
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <p>You will find information on how to select, design, and implement configuration schemes and features. There are also guidelines on how to bring up your system and debug the configuration links. This page is organized into categories that align with a configuration system design flow from start to finish.</p>
                <p>Get support resources for <b>Agilex™ 7, Stratix® 10, Arria® 10,</b> and <b>Cyclone® 10</b> devices from the pages below. For other devices, search from the following links: <a class="b_special_a1" href="">Documentation</a>, <a class="b_special_a1" href="">Training Courses</a>, <a class="b_special_a1" href="">Intel® FPGA Quick Videos</a>, <a class="b_special_a1" href="">Intel® FPGA Design Examples</a>, and <a class="b_special_a1" href="">FPGA Knowledge Base</a>.</p>
                <p>Note: The information for Agilex<b>™</b> 5 devices will be updated in future releases.</p>
            </div>
        </div>
    </section>

    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/darshit_image/diagram-configuration-support-flow-rev.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    
    <!---------------------------------- 1. Device and IP Selection ------------------------------>
    <section id="dk_device_specific">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">1. Device Specific Configuration Details</h2>
                <h4 style="font-weight: 300; padding-bottom: 1.5rem;">Table 1 - Configuration Schemes and Features Overview</h4>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Device Family</p>
                            </th>
                            <th colspan="4">
                                <p class="mb-2">Configuration Schemes</p>
                            </th>
                            <th colspan="5">
                                <p class="mb-2">Configuration Features</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td class="medium-column">&nbsp;</td>
                            <td class="small-column"><p><b>Scheme</b></p></td>
                            <td class="small-column"><p><b>Data Width</b></p></td>
                            <td class="small-column"><p><b>Max Clock Rate</b></p></td>
                            <td class="small-column"><p><b>Max Data Rate</b></p></td>
                            <td class="small-column"><p><b>Design Security</b></p></td>
                            <td class="medium-column"><p><b>Partial Reconfiguration&nbsp;(2)</b></p></td>
                            <td class="small-column"><p><b>Remote System Update</b></p></td>
                            <td class="small-column"><p><b>Single Event Upsets</b></p></td>
                            <td class="medium-column"><p><b>Configuration via Protocol</b></p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="5">Agilex™ 7</td>
                            <td rowspan="3">Avalon® Streaming</td>
                            <td><p>32 bits</p></td>
                            <td>125 MHz</td>
                            <td>4000 Mbps</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td rowspan="3">Parallel Flash Loader II IP core</td>
                            <td style="text-align: center;" rowspan="3">√</td>
                            <td style="text-align: center;" rowspan="3">N/A</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>16 bits</td>
                            <td>125 MHz</td>
                            <td><p>2000 Mbps</p></td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>8 bits</td>
                            <td>125 MHz</td>
                            <td>1000 Mbps</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>Active Serial (AS)</td>
                            <td>4 bits</td>
                            <td>166<sup>(1)</sup>&nbsp;MHz</td>
                            <td><p>664 Mbps</p></td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>JTAG</td>
                            <td>1 bit</td>
                            <td>30 MHz</td>
                            <td>30 Mbps</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">N/A</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">N/A</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="4">Agilex™ 5</td>
                            <td rowspan="2" class="small-column">Avalon® Streaming&nbsp;&nbsp;</td>
                            <td>16 bits</td>
                            <td>125 MHz</td>
                            <td><p>2000 Mbps</p></td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td rowspan="2">Parallel Flash Loader II IP core</td>
                            <td rowspan="2" style="text-align: center;">√</td>
                            <td rowspan="2" style="text-align: center;">N/A</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td>8 bits</td>
                            <td>125 MHz</td>
                            <td>1000 Mbps</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column">Active Serial (AS)</td>
                            <td>4 bits</td>
                            <td>166<sup>(1)</sup>&nbsp;MHz</td>
                            <td>664 Mbps</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column">JTAG</td>
                            <td>1 bit</td>
                            <td>30 MHz</td>
                            <td>30 Mbps</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">N/A</td>
                            <td style="text-align: center;">√</td>
                            <td style="text-align: center;">N/A</td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="5" class="medium-column"><p>Stratix® 10</p></td>
                            <td rowspan="3" class="small-column"><p>Avalon®-ST</p></td>
                            <td class="small-column"><p>32 bits</p></td>
                            <td class="small-column"><p>125 MHz</p></td>
                            <td class="small-column"><p>4000 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√</p></td>
                            <td rowspan="3" class="small-column"><p>Parallel Flash Loader II IP core</p></td>
                            <td rowspan="3" style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="3" class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>16 bits</p></td>
                            <td class="small-column"><p>125 MHz</p></td>
                            <td class="small-column"><p>2000 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>8 bits</p></td>
                            <td class="small-column"><p>125 MHz</p></td>
                            <td class="small-column"><p>1000 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>Active Serial (AS)</p></td>
                            <td class="small-column"><p>4 bits</p></td>
                            <td class="small-column"><p>125<sup>(1)&nbsp;</sup>MHz</p></td>
                            <td class="small-column"><p>500 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>JTAG</p></td>
                            <td class="small-column"><p>1 bit</p></td>
                            <td class="small-column"><p>30 MHz</p></td>
                            <td class="small-column"><p>30 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√</p></td>
                            <td class="small-column"><p style="text-align: center;">N/A</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="9" class="medium-column"><p>Arria® 10</p></td>
                            <td rowspan="2" class="small-column"><p>Configuration via HPS</p></td>
                            <td class="small-column"><p>32&nbsp;bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>3200 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="2" style="text-align: center;" class="medium-column"><p>√</p></td>
                            <td rowspan="2" class="small-column"><p>via HPS</p></td>
                            <td rowspan="2" style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="2" class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>16&nbsp;bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>1600 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="3" class="small-column"><p>Fast Passive Parallel (FPP)</p></td>
                            <td class="small-column"><p>32&nbsp;bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>3200 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="3" style="text-align: center;" class="medium-column"><p>√</p></td>
                            <td rowspan="3" class="small-column"><p>Parallel Flash Loader IP core</p></td>
                            <td rowspan="3" style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="3" class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>16 bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>1600 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>8&nbsp;bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>800 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" class="small-column"><p>Active Serial (AS)</p></td>
                            <td class="small-column"><p>4&nbsp;bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>400 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="2" style="text-align: center;" class="medium-column"><p>√<sup>(3)</sup></p></td>
                            <td rowspan="2" style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="2" style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="2" style="text-align: center;" class="medium-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>1&nbsp;bit</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>100 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>Passive Serial (PS)</p></td>
                            <td class="small-column"><p>1 bit</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>100 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√<sup>(3)</sup></p></td>
                            <td class="small-column"><p>Parallel Flash Loader IP core</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>JTAG</p></td>
                            <td class="small-column"><p>1 bit</p></td>
                            <td class="small-column"><p>33 MHz</p></td>
                            <td class="small-column"><p>33 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>&nbsp;</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√<sup>(3)</sup></p></td>
                            <td class="small-column"><p style="text-align: center;">N/A</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="7" class="medium-column"><p>Cyclone® 10 GX</p></td>
                            <td rowspan="3" class="small-column"><p>Fast Passive Parallel (FPP)</p></td>
                            <td class="small-column"><p>32&nbsp;bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>3200 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="3" style="text-align: center;" class="medium-column"><p>√</p></td>
                            <td rowspan="3" class="small-column"><p>Parallel Flash Loader IP core</p></td>
                            <td rowspan="3" style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="3" class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>16 bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>1600 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>8&nbsp;bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>800 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="2" class="small-column"><p>Active Serial (AS)</p></td>
                            <td class="small-column"><p>4&nbsp;bit</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>400 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="2" style="text-align: center;" class="medium-column"><p>√<sup>(3)</sup></p></td>
                            <td rowspan="2" style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="2" style="text-align: center;" class="small-column"><p>√</p></td>
                            <td rowspan="2" style="text-align: center;" class="medium-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>1&nbsp;bits</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>100 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>Passive Serial (PS)</p></td>
                            <td class="small-column"><p>1 bit</p></td>
                            <td class="small-column"><p>100 MHz</p></td>
                            <td class="small-column"><p>100 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√<sup>(3)</sup></p></td>
                            <td class="small-column"><p>Parallel Flash Loader IP core</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>JTAG</p></td>
                            <td class="small-column"><p>1 bit</p></td>
                            <td class="small-column"><p>33 MHz</p></td>
                            <td class="small-column"><p>33 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>N/A</p></td>
                            <td style="text-align: center;" class="medium-column"><p>√<sup>(3)</sup></p></td>
                            <td class="small-column"><p style="text-align: center;">N/A</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td rowspan="4" class="medium-column"><p>Cyclone® 10 LP</p></td>
                            <td class="small-column"><p>Fast Passive Parallel (FPP)</p></td>
                            <td class="small-column"><p>8 bits</p></td>
                            <td class="small-column"><p>66<sup>(4)</sup>/100<sup>(6)</sup>&nbsp;MHz</p></td>
                            <td class="small-column"><p>528<sup>(4)</sup>/800<sup>(6)</sup>&nbsp;Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>N/A</p></td>
                            <td style="text-align: center;" class="medium-column"><p>N/A</p></td>
                            <td class="small-column"><p>Parallel Flash Loader IP core</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>Passive Serial (PS)</p></td>
                            <td class="small-column"><p>1 bit</p></td>
                            <td class="small-column"><p>66<sup>(4)</sup>/133<sup>(5)</sup>&nbsp;MHz</p></td>
                            <td class="small-column"><p>66<sup>(4)</sup>/133<sup>(5)</sup>&nbsp;Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>N/A</p></td>
                            <td style="text-align: center;" class="medium-column"><p>N/A</p></td>
                            <td class="small-column"><p>Parallel Flash Loader IP core</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>Active Serial (AS)</p></td>
                            <td class="small-column"><p>1 bit</p></td>
                            <td class="small-column"><p>40 MHz</p></td>
                            <td class="small-column"><p>40 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>N/A</p></td>
                            <td style="text-align: center;" class="medium-column"><p>N/A</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td class="small-column"><p>JTAG</p></td>
                            <td class="small-column"><p>1 bit</p></td>
                            <td class="small-column"><p>25 MHz</p></td>
                            <td class="small-column"><p>25 Mbps</p></td>
                            <td style="text-align: center;" class="small-column"><p>N/A</p></td>
                            <td style="text-align: center;" class="medium-column"><p>N/A</p></td>
                            <td class="small-column"><p style="text-align: center;">N/A</p</td>
                            <td style="text-align: center;" class="small-column"><p>√</p></td>
                            <td class="medium-column"><p style="text-align: center;">N/A</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td colspan="10" class="small-column">Notes:
                                <ol>
                                    <li>The maximum clock rate when using OSC_CLK_1 as configuration clock source. The maximum clock rate reduces if you use the internal oscillator as the configuration clock source, during SmartVID operation, or when the device is in user mode.</li>
                                    <li>You can perform partial reconfiguration after the device is fully configured. For more information, refer to the&nbsp;<a href="/content/www/us/en/docs/programmable/683834/current/faq.html">Partial Reconfiguration User Guide</a>.</li>
                                    <li>Partial configuration can be performed only when it is configured as internal host.</li>
                                    <li>Supply voltage for internal logic, VCCINT = 1.0 V.</li>
                                    <li>Supply voltage for internal logic, VCCINT = 1.2 V.</li>
                                    <li>Supply voltage for internal logic, VCCINT = 1.2 V. Cyclone 10 LP 1.2 V core voltage devices support 133 MHz DCLK fMAX for 10CL006, 10CL010, 10CL016, 10CL025, and 10CL040 only.</li>
                                </ol>
                            </td>
                        </tr>
                        </tbody>
                </table>
            </div>
        </div>
    </section>
    <!-- ------------------ 2. Configuration Schemes and IP  ------------------->

    <section id="dk_configuration_schemes">
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <h2 style="font-weight: 350;">2. Configuration Schemes and IP</h2>

                <h4 class="mb-4" style="font-weight: 300;">Configuration User Guides<br></h3>
                <p>Agilex™<b>&nbsp;</b>7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Configuration User Guide</a></li>
                </ul>
                <p class="mb-0">Agilex™<b>&nbsp;</b>5&nbsp;Devices</p>
                <ul>
                    <li><a title="Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs</a></li>
                </ul>
                <p class="mb-0">Stratix 10® Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Configuration User Guide</a></li>
                </ul>
                
                <h3 style="font-weight: 350; padding: 1.5rem 0rem;">Configuration via HPS</h3>

                <p>Configure the FPGA portion of the SoC device by utilizing Hard Processor System (HPS)</p>
                <p class="mb-0">Agilex™<b>&nbsp;</b>7 Devices<br></p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Hard Processor System Technical Reference Manual</a></li>
                </ul>
                <p class="mb-0">Agilex™<b>&nbsp;</b>5<b>&nbsp;</b>Devices</p>
                <ul>
                    <li><a title="Hard Processor System Technical Reference Manual: Agilex™ 5 SoCs" class="b_special_a1" href="">Hard Processor System Technical Reference Manual: Agilex™ 5 SoCs</a></li>
                    </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 SoC FPGA Boot User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Stratix® 10 Hard Processor System Technical Reference Manual</a></li>
                    </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 SoC FPGA Boot User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Arria® 10 Hard Processor System Technical Reference Manual</a></li>
                </ul>
                
                <h3 class="mb-4" style="font-weight: 300; padding-top: 1.5rem;">Fast Passive Parallel</h3>

                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Additional Resources:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Intel® FPGA Parallel Flash Loader IP Core User Guide</a><br>
                    </li>
                </ul>

                <h3 class="mb-4" style="font-weight: 300; padding-top: 1.5rem;">Active Serial</h3>

                <p class="mb-0">Agilex™<b>&nbsp;</b>7 Devices</p>
                <ul>
                    <li><a href="">Agilex™ 7 Configuration User Guide</a></li>
                </ul>
                <p class="mb-0">Agilex™<b>&nbsp;</b>5&nbsp;Devices</p>
                <ul>
                    <li><a title="Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Configuration User Guide</a><br>
                    </li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Additional Resources:</p>
                <p class="mb-0"><a class="b_special_a1" href="">AN 370: Using the Intel FPGA Serial Flash Loader IP Core with the Intel® Quartus® Prime Software</a><br>
                </p>
                <p class="mb-0"><a class="b_special_a1" href="">AN 418: SRunner: An Embedded Solution for Serial Configuration Device Programming</a></p>

                <h3 class="mb-4" style="font-weight: 300; padding-top: 1.5rem;">Passive Serial</h3>

                <p class="mb-0">Arria® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Additional Resources:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Intel FPGA Parallel Flash Loader IP Core User Guide</a><br>
                    </li>
                </ul>

                <h3 class="mb-4" style="font-weight: 300; padding-top: 1.5rem;">JTAG</h3>
                <p class="mb-0">Agilex™ 7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Configuration User Guide</a></li>
                    <li><a class="b_special_a1" href="">AN 936: Executing SDM Commands via JTAG Interface</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Configuration User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">AN 936: Executing SDM Commands via JTAG Interface</a></li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Additional Resources:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cable and Adapter Drivers Information</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">AN 425: Using the Command-Line Jam STAPL Solution for Device Programming</a></li>
                    <li><a class="b_special_a1" href="">Programming Support for Jam STAPL Language</a></li>
                    <li><a class="b_special_a1" href="">AN 414: The JRunner Software Driver: An Embedded Solution for PLD JTAG Configuration</a></li>
                </ul>
            </div>
        </div>
    </section>

    <!-- -----------------------------  3. Advanced Configuration Features  -------------------- -->

    <section id="dk_advanced_confi">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 300;">3. Advanced Configuration Features</h2>
                <h4 class="mb-3" style="font-weight: 300;">Device Security</h4>
                
                <p class="mb-0">Agilex™ 7 Devices</p>
                <ul>
                    <li><a title="Agilex™ 7 Device Security User Guide" class="b_special_a1" href="">Agilex™ 7 Device Security User Guide</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a title="Agilex™ 7 Device Security User Guide" class="b_special_a1" href="">Stratix® 10 Device Security User Guide</a></li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a title="Agilex™ 7 Device Security User Guide" class="b_special_a1" href="">Arria® 10 Core Fabric and General Purpose I/Os Handbook</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a title="Agilex™ 7 Device Security User Guide" class="b_special_a1" href="">Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook</a></li>
                </ul>
                <p class="mb-0">Additional Resources:</p>
                <ul>
                    <li><a title="Agilex™ 7 Device Security User Guide" class="b_special_a1" href="">AN 556: Using the Design Security Features in Intel FPGAs</a></li>
                </ul>

                <h3 class="mb-4" style="font-weight: 300; padding-top: 1.5rem;">Partial Reconfiguration</h3>

                <p class="mb-0">Agilex™ 7 Devices<br></p>
                <ul>
                    <li><a class="b_special_a1" href="">Partial Reconfiguration Solutions IP User Guide</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Partial Reconfiguration Solutions IP User Guide" class="b_special_a1" href="">Partial Reconfiguration Solutions IP User Guide</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Partial Reconfiguration Solutions IP User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">AN 825: Partially Reconfiguring a Design on Stratix® 10 GX FPGA Development Board</a></li>
                    <li><a class="b_special_a1" href="">AN 826: Hierarchical Partial Reconfiguration Tutorial for Stratix® 10 GX FPGA Development Board</a></li>
                    <li><a class="b_special_a1" href="">AN 818: Static Update Partial Reconfiguration Tutorial for Stratix® 10 GX FPGA Development Board</a></li>
                    <li><a class="b_special_a1" href="">AN 819: Partial Reconfiguration over PCI Express* Reference Design for Stratix® 10 Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 820: Hierarchical Partial Reconfiguration over PCI Express Reference Design for Stratix® 10 Devices</a></li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Partial Reconfiguration Solutions IP User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Arria® 10 CvP Initialization and Partial Reconfiguration via Protocol User Guide</a></li>
                    <li><a class="b_special_a1" href="">AN 817: Static Update Partial Reconfiguration Tutorial for Arria® 10 GX FPGA Development Board</a></li>
                    <li><a class="b_special_a1" href="">AN 798: Partial Reconfiguration with the Arria® 10 HPS</a></li>
                    <li><a class="b_special_a1" href="">AN 797: Partially Reconfiguring a Design on Arria® 10 GX FPGA Development Board</a></li>
                    <li><a class="b_special_a1" href="">AN 784: Partial Reconfiguration over PCI Express Reference Design for Arria® 10 Devices</a></li>
                    <li><a class="b_special_a1" href="">AN 805: Hierarchical Partial Reconfiguration of a Design on Arria® 10 SoC Development Board</a></li>
                    <li><a class="b_special_a1" href="">AN 806: Hierarchical Partial Reconfiguration Tutorial for Arria® 10 GX FPGA Development Board</a></li>
                    <li><a class="b_special_a1" href="">AN 813: Hierarchical Partial Reconfiguration over PCI Express Reference Design for Arria® 10 Devices</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Partial Reconfiguration Solutions IP User Guide</a><br>
                    </li>
                </ul>
                <p class="mb-0">Additional Resources:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Quartus® Prime Pro Edition User Guide: Partial Reconfiguration</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Quartus® Prime Standard Edition User Guide: Partial Reconfiguration</a></li>
                    <li><a title="Partial Reconfiguration Support Page" class="b_special_a1" href="">Partial Reconfiguration Support Page</a></li>
                    <li><a class="b_special_a1" href="">Quartus® Prime Standard Edition User Guide: Partial Reconfiguration Intel FPGA IP</a></li>
                    <li><a class="b_special_a1" href="">Partial Reconfiguration IP Core User Guide.pdf</a></li>
                </ul>

                <h3 class="mb-4" style="font-weight: 350; padding-top: 1.5rem;">Remote System Upgrade</h3>
                <p class="mb-0">Agilex™ 7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Configuration User Guide</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Configuration User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Example of Tcl script</a></li>
                    <li><a class="b_special_a1" href="">Stratix® 10 SoC Remote System Update (RSU) User Guide</a></li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 Core Fabric and General Purpose I/Os Handbook</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Additional Resources:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Remote Update Intel FPGA IP Core User Guide</a><br>
                    </li>
                </ul>

                <h3 class="mb-4" style="padding-top: 1.5rem; font-weight: 300;">Single Event Upset (SEU) Mitigation</h3>
                <p class="mb-0">Agilex™ 7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 SEU Mitigation User Guide</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="SEU Mitigation User Guide: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">SEU Mitigation User Guide: Agilex™ 5 FPGAs and SoCs</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 SEU Mitigation User Guide</a><br>
                    </li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 Core Fabric and General Purpose I/Os Handbook</a></li>
                    <li><a class="b_special_a1" href="">AN 737: SEU Detection and Recovery in Arria® 10 Devices</a></li>
                    <li><a class="b_special_a1" href="">Mitigating Single Event Upsets in Arria® 10 Devices (Video)</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Additional Resources:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Introduction to Single-Event Upsets</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Advanced SEU Detection Intel® FPGA IP User Guide</a></li>
                    <li><a class="b_special_a1" href="">Intel® FPGA Fault Injection IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Understanding Single Event Functional Interrupts in FPGA Designs</a></li>
                    <li><a class="b_special_a1" href="">SEU Mitigation in Intel FPGA Devices: Hierarchy Tagging (Video)</a></li>
                </ul>

                <h3 class="mb-4" style="font-weight: 350; padding-top: 1.5rem;">Configuration via Protocol (CvP)</h3>
                <p class="mb-1"><a title="Configuration via Protocol Support Page" class="b_special_a1" href="">Configuration via Protocol Support Page</a></p>
                <p class="mb-0">Agilex™ 7 Devices<br>
                </p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Device Configuration via Protocol (CvP) Implementation User Guide</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Configuration via Protocol (CvP) Implementation User Guide: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">Configuration via Protocol (CvP) Implementation User Guide: Agilex™ 5 FPGAs and SoCs</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Configuration via Protocol (CvP) Implementation User Guide</a></li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 CvP Initialization and Partial Reconfiguration over PCI Express* User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Software driver code</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX CvP Initialization over PCI Express User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Software driver code</a></li>
                </ul>

                <h3 class="mb-4" style="padding-top: 1.5rem; font-weight: 300;">Flash Access IP</h3>
                <p class="mb-0">Agilex™ 7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Mailbox Client Intel FPGA IP User Guide</a></li>
                    <li><a class="b_special_a1" href="">Mailbox Avalon ST Client Intel FPGA IP User Guide</a></li>
                    <li><a class="b_special_a1" href="">AN 932: Flash Access Migration Guidelines from Control Block-Based Devices to SDM-Based Devices</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Mailbox Client Intel® FPGA IPs User Guide" class="b_special_a1" href="">Mailbox Client Intel® FPGA IPs User Guide</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Mailbox Client Intel FPGA IP User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Serial Flash Mailbox Client Intel FPGA IP User Guide</a></li>
                    <li><a class="b_special_a1" href="">AN 932: Flash Access Migration Guidelines from Control Block-Based Devices to SDM-Based Devices</a></li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Generic Serial Flash Interface Intel FPGA IP Core User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Active Serial Memory Interface (ASMI) Parallel Intel FPGA IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Active Serial Memory Interface (ASMI) Parallel II Intel FPGA IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">AN 720: Simulating the ASMI Block in Your Design</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Generic Serial Flash Interface Intel FPGA IP Core User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Active Serial Memory Interface (ASMI) Parallel I Intel® FPGA IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Active Serial Memory Interface (ASMI) Parallel II Intel FPGA IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">AN 720: Simulating the Active Serial Memory Interface (ASMI) Block in Your Design</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Generic Serial Flash Interface Intel FPGA IP Core User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Active Serial Memory Interface (ASMI) Parallel Intel FPGA IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">Active Serial Memory Interface (ASMI) Parallel II Intel FPGA IP Core User Guide</a></li>
                    <li><a class="b_special_a1" href="">AN 720: Simulating the Active Serial Memory Interface (ASMI) Block in Your Design</a></li>
                </ul>

                <h3 class="mb-4" style="padding-top: 1.5rem; font-weight: 350;">Chip ID IP</h3>
                <p>Agilex™ 7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Mailbox Client Intel FPGA IP User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Mailbox Avalon ST Client Intel FPGA IP User Guide</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Mailbox Client Intel® FPGA IPs User Guide" class="b_special_a1" href="">Mailbox Client Intel® FPGA IPs User Guide</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Chip ID Intel FPGA IP Cores User Guide</a><br>
                    </li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Chip ID Intel FPGA IP Cores User Guide</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Chip ID Intel FPGA IP Cores User Guide</a><br>
                    </li>
                </ul>
            </div>
    </section>

    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------4. Quartus® Prime Software Design Flow ------------------------->
    <section id="dk_quartus_prime">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-4">4. Quartus® Prime Software Design Flow</h2>
                <h4 class="mb-3" style="font-weight: 350;">Table 2 - Device Configuration Setting and Programming Files Generation Flow</h4>
                
                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Topic</p>
                            </th>
                            <th>
                                <p class="mb-2">Description</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td><b>General Setting</b></td>
                            <td>
                                <ul>
                                    <li>General page of the Device and Pin Options dialog box in the Intel Quartus Prime Software.</li>
                                    <li>Specify the device options. These options are independent on the configuration scheme.</li>
                                </ul>
                            </td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><b>Configuration Setting</b></td>
                            <td valign="top">
                            <ul>
                                <li>Configuration page of the Device and Pin Options dialog box in the Intel Quartus Prime Software.</li>
                                <li>Specify the Device Configuration scheme, Configuration Device setting and Configuration Pin setting.</li>
                            </ul>
                        </td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><b>Programming Files Setting</b></td>
                            <td>
                                <ul>
                                    <li>Programming Files page of the Device and Pin Options dialog box in the Intel Quartus Prime Software.</li>
                                     <li>Select the programming file format to generate. Selecting the programming file in this page is optional, user is recommended to use the Convert Programming File or Programming File Generator to convert/generate the type of programming file for the used of selected configuration scheme.</li>
                                </ul>
                            </td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><b>Others Optional Advanced Feature Setting</b></td>
                            <td>
                                <ul>
                                    <li>Error Detection CRC, CvP Settings and Partial Reconfiguration page of the Device and Pin Options dialog box in the Intel Quartus Prime Software.</li>
                                    <li>Error Detection CRC page - Specify whether error detection is used and the rate at which it is checked.</li>
                                    <li>CvP Settings page - Specify the type of CvP settings.</li>
                                    <li>Partial Reconfiguration page - Specify Partial Reconfiguration settings.</li>
                                </ul>
                            </td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><b>Generate Configuration and Programming Files</b></td>
                            <td>
                                <ul>
                                    <li>Once design compilation is completed, the Convert Programming Files or Programming File Generator is the tool in Intel Quartus Prime Software to convert/generate the type of programming file for selected configuration scheme or configuration feature.</li>
                                </ul>
                            </td>
                        </tr>
                        </tbody>
                </table>

                <h3 class="mb-4" style="font-weight: 300;">Where Can I Find Information on Device Configuration Settings and Configuration &amp; Programming Files Generation?</h3>
                <p class="mb-0">Agilex™ 7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Configuration User Guide</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Configuration User Guide</a><br>
                    </li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 Core Fabric and General Purpose I/Os Handbook</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook</a><br>
                    </li>
                </ul>

            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 5. Board Design ------------------------->
    <section id="dk_board_design5">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-2">5. Board Design</h2>
                <h4 style="font-weight: 300; padding-bottom: 1.5rem;">Where Can I Find Information on Device Configuration Design Guidelines?</h4>

                <p class="mb-0">Agilex™ 7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 886: Agilex™ 7 Device Design Guidelines</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Device Design Guidelines: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">Device Design Guidelines: Agilex™ 5 FPGAs and SoCs</a></li>
                    <li><a title="Cyclone® V to Agilex™ 5 Device Migration Guide" class="b_special_a1" href="">Cyclone® V to Agilex™ 5 Device Migration Guide</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Device Design Guidelines</a><br>
                    </li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">AN 738: Arria® 10 Device Design Guidelines</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">AN 763: Arria® 10 SoC Device Design Guidelines</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Device Design Guidelines</a></li>
                </ul>

                <h3 class="mb-3" style="font-weight: 300;">Where Can I Find Information on the Connection Guidelines for Configuration Pin?</h3>

                <p class="mb-0">Agilex™ 7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Pin Connection Guidelines: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">Pin Connection Guidelines: Agilex™ 5 FPGAs and SoCs</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Device Family Pin Connection Guidelines</a><br>
                    </li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 GX, GT, and SX Device Family Pin Connection Guidelines</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Device Family Pin Connection Guidelines</a><br>
                    </li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Device Family Pin Connection Guidelines</a><br>
                    </li>
                </ul>

                <h3 class="mb-4" style="font-weight: 300;">Where Can I Find Information on Configuration Specifications?</h3>

                <p class="mb-0">The configuration specification in the device datasheet specifies the following specifications:</p>
                <ul>
                    <li>Timing specifications for configuration control pins<br>
                    </li>
                    <li>Timing/Performance specifications for each of the supported configuration scheme</li>
                    <li>Configuration bit stream sizes</li>
                </ul>
                <p class="mb-0">Agilex™ 7 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7 Device Datasheet</a></li>
                </ul>
                <p class="mb-0">Agilex™ 5 Devices</p>
                <ul>
                    <li><a title="Agilex™ 5 FPGAs and SoCs Device Data Sheet" class="b_special_a1" href="">Agilex™ 5 FPGAs and SoCs Device Data Sheet</a></li>
                </ul>
                <p class="mb-0">Stratix® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Stratix® 10 Device Datasheet</a><br>
                    </li>
                </ul>
                <p class="mb-0">Arria® 10 Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 Device Datasheet</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Arria® 10 Core Fabric and General Purpose I/Os Handbook</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 GX Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Device Datasheet</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Cyclone® 10 GX Core Fabric and General Purpose I/Os Handbook</a></li>
                </ul>
                <p class="mb-0">Cyclone® 10 LP Devices</p>
                <ul>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Device Datasheet</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook</a></li>
                </ul>
            </div>
        </div>
    </section>

    <section id="dk_debug6">
        <div class="container">
            <h2 style="font-weight: 350;">6. Debug</h2>
            <p class="mb-1">Configuration debugger tool helps you debug programming and configuration issues. This tool is supported in Intel® Quartus® Prime Pro Edition Programmer version 21.3 onwards.</p>
            <p><a class="b_special_a1" href="">AN 955: Programmer’s Configuration Debugger Tool</a></p>
            <h3 class="mb-4" style="font-weight:350;">FPGA Configuration Troubleshooter</h3>
            <p class="mb-0">Agilex™ 7 and Stratix® 10 FPGA System Console Debugging Tool Using JTAG</p>
            <ul>
                <li><a class="b_special_a1" href="">AN 936: Executing SDM Commands via JTAG Interface</a></li>
            </ul>
            <p class="mb-0">Stratix® 10 FPGA SDM Debug Toolkit helps you debug your configuration issues.</p>
            <ul>
                <li>It is available in Intel Quartus Prime Pro Edition software v18.1 and onwards.</li>
            </ul>
            <p class="mb-0">Searching a tool to debug configuration failures / design security / error detection cyclic redundancy check (CRC) on Arria® 10 devices?</p>
            <ul>
                <li>To get this configuration diagnostic tool, please contact your Intel® sales representative.<br>
                </li>
            </ul>
            <p class="mb-0">You can use this troubleshooter or fault tree analysis to identify possible configuration failure causes.</p>
            <ul>
                <li><a class="b_special_a1" href="">FPGA Configuration Troubleshooter</a></li>
                <li><a class="b_special_a1" href="">Configuration Fault Tree Analysis</a></li>
            </ul>
            <h3 class="mb-4" style="font-weight: 300;">Knowledge Base Solution</h3>
            <p>Go to <a class="b_special_a1" href="">Knowledge Base</a>, enter the keywords of the issue you face to find for the solution.</p>

            <h2 class="mb-3" style="font-weight: 300; padding: 1rem 0rem;">Configuration Devices</h2>
            <h3 class="mb-4" style="font-weight: 300;">Table 3 - Intel® FPGA Configuration Devices</h3>

            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Configuration Device Family</p>
                        </th>
                        <th>
                            <p class="mb-2">Capacity</p>
                        </th>
                        <th>
                            <p class="mb-2">Package</p>
                        </th>
                        <th>
                            <p class="mb-2">Voltage</p>
                        </th>
                        <th>
                            <p class="mb-2">FPGA Product Family Compatibility</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td>EPCQ-A†</td>
                        <td>4 Mb - 32 Mb</td>
                        <td>8-pin SOIC</td>
                        <td>3.3 V</td>
                        <td>Compatible with Stratix® V, Arria® V, Cyclone® V, Cyclone® 10 LP and earlier FPGA families.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td>EPCQ-A†</td>
                        <td>64 Mb - 128 Mb</td>
                        <td>16-pin SOIC</td>
                        <td>3.3 V</td>
                        <td>Compatible with Stratix® V, Arria® V, Cyclone® V, Cyclone® 10 LP and earlier FPGA families.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td colspan="5">Notes:&nbsp;†&nbsp;<a class="b_special_a1" href="">EPCQ-A</a>&nbsp;family is supported from Quartus® Prime Standard Edition Software v17.1 onwards. For product family support for legacy families&nbsp;not included in version 17.1 file a Service Request.&nbsp;See also&nbsp;<a class="b_special_a1" href="">Configuration Devices</a>.</td>
                    </tr>
                </tbody>
            </table>

            <h3 class="mb-4" style="font-weight: 300;">Table 4 - Intel Supported Third Party Configuration Devices</h3>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Intel FPGA</p>
                        </th>
                        <th>
                            <p class="mb-2">Vendor</p>
                        </th>
                        <th colspan="2">
                            <p class="mb-2">Part Number</p>
                        </th>
                        <th>
                            <p class="mb-2">Byte addressing	</p>
                        </th>
                        <th colspan="2">
                            <p class="mb-2">Dummy Clock Settings</p>
                        </th>
                        <th>
                            <p class="mb-2">Permanent Quad-Enabled flash?</p>
                        </th>
                        <th class="medium-column">
                            <p class="mb-2">Support Category</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td colspan="2" class="medium-column">&nbsp;</td>
                        <td style="text-align: center;"><b>Prefix</b></td>
                        <td style="text-align: center;"><b>Suffix</b></td>
                        <td style="text-align: center;">&nbsp;</td>
                        <td style="text-align: center;"><b>ASx1</b></td>
                        <td style="text-align: center;"><b>ASx4</b></td>
                        <td style="text-align: center;" colspan="2" class="medium-column">&nbsp;</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="22" height="407" width="64">Agilex™ 7</td>
                        <td rowspan="5" width="92" class="medium-column">Micron</td>
                        <td width="103">MT25QU128</td>
                        <td width="127">ABA8E12-0AAT</td>
                        <td rowspan="5" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="5" width="64">N/A</td>
                        <td rowspan="5" width="64">Note<sup>(14)</sup></td>
                        <td rowspan="5" width="64">No<sup>(6)</sup></td>
                        <td rowspan="5" width="258" class="medium-column">Intel Tested and Supported</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU256</td>
                        <td width="127">ABA8E12-0AAT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU512</td>
                        <td width="127">ABB8E12-0AAT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU01G</td>
                        <td width="127">BBB8E12-0AAT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU02G</td>
                        <td width="127">CBB8E12-0AAT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="6" height="120" width="92" class="medium-column">Macronix<sup>(10)</sup></td>
                        <td width="103">MX25U12835F</td>
                        <td width="127">XDI-10G</td>
                        <td rowspan="6" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="6" width="64">N/A</td>
                        <td rowspan="6" width="64">Note<sup>(14)</sup></td>
                        <td rowspan="6" width="64">No<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Intel Tested and Supported</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U25643G</td>
                        <td width="127">XDI00</td>
                        <td width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U25645G</td>
                        <td width="127">XDI00</td>
                        <td rowspan="4" width="258" class="medium-column">Intel Tested and Supported</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U51245G</td>
                        <td width="127">XDI00</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66U1G45G</td>
                        <td width="127">XDI00</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66U2G45G</td>
                        <td width="127">XRI00</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="3" height="60" width="92" class="medium-column">ISSI</td>
                        <td width="103">IS25WP256E</td>
                        <td width="127">-RHLE</td>
                        <td rowspan="3" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="3" width="64">N/A</td>
                        <td rowspan="3" width="64">Note<sup>(14)</sup></td>
                        <td rowspan="3" width="64">No<sup>(6)</sup></td>
                        <td rowspan="3" width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">IS25WP512M</td>
                        <td width="127">-RHLE</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">IS25WP01G</td>
                        <td width="127">-RHLE<sup>(22)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="5" height="107" width="92" class="medium-column">Gigadevice</td>
                        <td width="103">GD25LB512ME</td>
                        <td width="127">BFRY<sup>(23)</sup></td>
                        <td rowspan="5" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="5" width="64">N/A</td>
                        <td rowspan="5" width="64">Note<sup>(14)</sup></td>
                        <td rowspan="5" width="64">No<sup>(6)</sup></td>
                        <td rowspan="5" width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">GD25LT512ME</td>
                        <td width="127">BIRY<sup>(23)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">GD55LB01GE</td>
                        <td width="127">BIRY<sup>(23)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">GD55LT01GE</td>
                        <td width="127">BFRY<sup>(23)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">GD55LB02GE</td>
                        <td width="127">BIR<sup>(23)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="92" class="medium-column" rowspan="3">Winbond</td>
                        <td width="103">W25Q512NW</td>
                        <td width="127">FIA<sup>(23)</sup></td>
                        <td width="64" rowspan="3">3-byte<sup>(1)</sup></td>
                        <td width="64" rowspan="3">N/A</td>
                        <td width="64" rowspan="3">Note<sup>(14)</sup></td>
                        <td width="64" rowspan="3">No<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td>W25Q02NW</td>
                        <td>TBIA</td>
                        <td rowspan="2">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td>W25Q01NW</td>
                        <td>TBIA</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td>Agilex™ 5</td>
                        <td colspan="8"><p>Agilex™ 5 devices support generic QSPI flash controllers that are capable of supporting any Quad SPI flash devices that meet both the following criteria.<br></p>
                        <ul>
                            <li>Supports Serial Flash Discoverable Parameter (SFDP) standard</li>
                            <li>Supports dedicated pin reset</li>
                        </ul>
                        <p>Intel recommends you use QSPI flash devices from Micron*, Macronix* and ISSI*. The quad SPI device that meets the above both criteria is supported by Quartus Programming File Generator Tools and Quartus Programmer version 24.1 Pro Edition or newer versions. For more information, refer to&nbsp;<a title="Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs" class="b_special_a1" href="">Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs</a>.</p>
                    </td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="23" height="420" width="64">Stratix® 10</td>
                        <td rowspan="5" width="92" class="medium-column">Micron</td>
                        <td width="103">MT25QU128</td>
                        <td width="127">ABA8ESF-0SIT</td>
                        <td rowspan="5" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="5" width="64">N/A</td>
                        <td rowspan="5" width="64">Note<sup>(14)</sup></td>
                        <td rowspan="5" width="64">No<sup>(6)</sup></td>
                        <td rowspan="3" width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU256</td>
                        <td width="127">ABA8E12-1SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU512</td>
                        <td width="127">ABB8ESF-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU01G</td>
                        <td width="127">BBB8ESF-0SIT</td>
                        <td width="258" class="medium-column">Intel Tested and Supported</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU02G</td>
                        <td width="127">CBB8E12-0SIT</td>
                        <td width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="7" height="140" width="92" class="medium-column">Macronix<sup>(10)</sup></td>
                        <td width="103">MX25U12835F</td>
                        <td width="127">MI-100</td>
                        <td rowspan="7" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="7" width="64">N/A</td>
                        <td rowspan="7" width="64">Note<sup>(14)</sup></td>
                        <td rowspan="7" width="64">No<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U25643G</td>
                        <td width="127">XDI00</td>
                        <td rowspan="3" width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U25645G</td>
                        <td width="127">XDI00</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U51245G</td>
                        <td width="127">XDI00</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66U51235F</td>
                        <td width="127">XDI-10G</td>
                        <td rowspan="2" width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66U1G45G</td>
                        <td width="127">XDI00</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66U2G45G</td>
                        <td width="127">XRI00</td>
                        <td width="258" class="medium-column">Intel Tested and Supported</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="3" height="60" width="92" class="medium-column">ISSI</td>
                        <td width="103">IS25WP256E</td>
                        <td width="127">-RHLE</td>
                        <td rowspan="3" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="3" width="64">N/A</td>
                        <td rowspan="3" width="64">Note<sup>(14)</sup></td>
                        <td rowspan="3" width="64">No<sup>(6)</sup></td>
                        <td rowspan="3" width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">IS25WP512M</td>
                        <td width="127">-RHLE</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">IS25WP01G</td>
                        <td width="127">-RILE<sup>(22)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="5" height="100" width="92" class="medium-column">Gigadevice</td>
                        <td width="103">GD25LB512ME</td>
                        <td width="127">BFRY<sup>(23)</sup></td>
                        <td rowspan="5" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="5" width="64">N/A</td>
                        <td rowspan="5" width="64">Note<sup>(14)</sup></td>
                        <td rowspan="5" width="64">No<sup>(6)</sup></td>
                        <td rowspan="5" width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">GD25LT512ME</td>
                        <td width="127">BIRY<sup>(23)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">GD55LB01GE</td>
                        <td width="127">BIRY<sup>(23)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">GD55LT01GE</td>
                        <td width="127">BFRY<sup>(23)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">GD55LB02GE</td>
                        <td width="127">BIR<sup>(23)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="92" class="medium-column" rowspan="3">Winbond</td>
                        <td width="103">W25Q512NW</td>
                        <td width="127">FIA<sup>(23)</sup></td>
                        <td width="64" rowspan="3">3-byte<sup>(1)</sup></td>
                        <td width="64" rowspan="3">N/A</td>
                        <td width="64" rowspan="3">Note<sup>(14)</sup></td>
                        <td width="64" rowspan="3">No<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td>W25Q02NW</td>
                        <td>TBIA</td>
                        <td rowspan="2">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td>W25Q01NW</td>
                        <td>TBIA</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="19" height="392" width="64">Arria® 10, Cyclone® 10 GX</td>
                        <td rowspan="9" width="92" class="medium-column">Micron</td>
                        <td width="103">MT25QU256</td>
                        <td width="127">ABA8E12-1SIT</td>
                        <td rowspan="9" width="64">4-byte<sup>(4)</sup></td>
                        <td rowspan="9" width="64">10<sup>(4)</sup></td>
                        <td rowspan="9" width="64">10<sup>(4)</sup></td>
                        <td rowspan="9" width="64">No<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU512</td>
                        <td width="127">ABB8ESF-0SIT</td>
                        <td width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU512</td>
                        <td width="127">ABB8E12-0SIT</td>
                        <td rowspan="3" width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL512</td>
                        <td width="127">ABA8ESF-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL512</td>
                        <td width="127">ABB8ESF-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU01G</td>
                        <td width="127">BBB8ESF-0SIT</td>
                        <td width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU01G</td>
                        <td width="127">BBB8E12-0SIT</td>
                        <td rowspan="2" width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="28" width="103">MT25QU01G</td>
                        <td width="127">BBA8E12-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU02G</td>
                        <td width="127">CBB8E12-0SIT</td>
                        <td width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="7" height="140" width="92" class="medium-column">Macronix</td>
                        <td width="103">MX25U256</td>
                        <td width="127">45GXDI54<sup>(3)</sup></td>
                        <td rowspan="2" width="64">4-byte<sup>(5)</sup></td>
                        <td rowspan="2" width="64">10<sup>(5)</sup></td>
                        <td rowspan="2" width="64">10<sup>(5)</sup></td>
                        <td rowspan="2" width="64">Yes<sup>(6)</sup></td>
                        <td rowspan="2" width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U512</td>
                        <td width="127">45GXDI54<sup>(3)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U512</td>
                        <td width="127">45GMI00<sup>(18)</sup></td>
                        <td rowspan="2" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="2" width="64">8<sup>(1)</sup></td>
                        <td rowspan="2" width="64">6<sup>(1)</sup></td>
                        <td rowspan="2" width="64">No<sup>(6)</sup></td>
                        <td rowspan="2" width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66L512</td>
                        <td width="127">35FMI-10G<sup>(19)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66U1G</td>
                        <td width="127">45GXDI54<sup>(3)</sup></td>
                        <td width="64">4-byte<sup>(5)</sup></td>
                        <td width="64">10<sup>(5)</sup></td>
                        <td width="64">10<sup>(5)</sup></td>
                        <td width="64">Yes<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66L1G</td>
                        <td width="127">45GMI-10G<sup>(20)</sup></td>
                        <td width="64">3-byte<sup>(1)</sup></td>
                        <td width="64">8<sup>(1)</sup></td>
                        <td width="64">6<sup>(1)</sup></td>
                        <td width="64">No<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66U2G</td>
                        <td width="127">45GXRI54<sup>(3)</sup></td>
                        <td width="64">4-byte<sup>(5)</sup></td>
                        <td width="64">10<sup>(5)</sup></td>
                        <td width="64">10<sup>(5)</sup></td>
                        <td width="64">Yes<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="3" height="60" width="92" class="medium-column">Cypress/Infineon</td>
                        <td width="103">S25FS512</td>
                        <td width="127">SDSBHV210</td>
                        <td rowspan="3" width="64">3-byte<sup>(1)(2)</sup></td>
                        <td rowspan="3" width="64">8<sup>(1)</sup></td>
                        <td rowspan="3" width="64">6<sup>(1)</sup></td>
                        <td rowspan="3" width="64">No<sup>(6)</sup></td>
                        <td rowspan="3" width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">S25FL512<sup>(25)</sup></td>
                        <td width="127">AGMFI011</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">S70FL01G<sup>(25)</sup></td>
                        <td width="127">SAGMFI011</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="24" height="482" width="64">Cyclone® V, Cyclone® V SoC, Arria® V, Arria® V SoC, Stratix® V</td>
                        <td rowspan="8" width="92" class="medium-column">Micron</td>
                        <td width="103">MT25QL128</td>
                        <td width="127">ABA8ESF-0SIT</td>
                        <td width="64">3-byte<sup>(1)</sup></td>
                        <td width="64">12<sup>(4)</sup></td>
                        <td width="64">12<sup>(4)</sup></td>
                        <td width="64">No<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU128</td>
                        <td width="127">ABA8ESF-0SIT</td>
                        <td rowspan="2" width="64">3-byte<sup>(1)</sup></td>
                        <td rowspan="2" width="64">10<sup>(1)</sup></td>
                        <td rowspan="2" width="64">10<sup>(1)</sup></td>
                        <td rowspan="2" width="64">No<sup>(6)</sup></td>
                        <td rowspan="2" width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QU256</td>
                        <td width="127">ABA8ESF-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL256</td>
                        <td width="127">ABA8ESF-0SIT</td>
                        <td rowspan="2" width="64">4-byte<sup>(4)</sup></td>
                        <td rowspan="2" width="64">4<sup>(4)</sup></td>
                        <td rowspan="2" width="64">10<sup>(4)</sup></td>
                        <td rowspan="2" width="64">No<sup>(6)</sup></td>
                        <td rowspan="2" width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL512</td>
                        <td width="127">ABB8ESF-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="21" width="103">MT25QL512</td>
                        <td width="127">ABA8ESF-0SIT</td>
                        <td width="64">3-byte<sup>(1)</sup></td>
                        <td width="64">10<sup>(1)</sup></td>
                        <td width="64">10<sup>(1)</sup></td>
                        <td width="64">No<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL01G</td>
                        <td width="127">BBB8ESF-0SIT</td>
                        <td rowspan="2" width="64">4-byte<sup>(4)</sup></td>
                        <td rowspan="2" width="64">4<sup>(4)</sup></td>
                        <td rowspan="2" width="64">10<sup>(4)</sup></td>
                        <td rowspan="2" width="64">No<sup>(6)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL02G</td>
                        <td width="127">CBB8E12-0SIT</td>
                        <td width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="9" height="180" width="92" class="medium-column">Macronix</td>
                        <td width="103">MX25L128</td>
                        <td width="127">33FMI-10G<sup>(15)</sup></td>
                        <td rowspan="9" width="64">3-byte<sup>(1)(2)</sup></td>
                        <td rowspan="9" width="64">8<sup>(1)</sup></td>
                        <td rowspan="9" width="64">6<sup>(1)</sup></td>
                        <td rowspan="9" width="64">No<sup>(6)</sup></td>
                        <td rowspan="2" width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25L256</td>
                        <td width="127">45GMI-08G<sup>(16)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25L256</td>
                        <td width="127">35FMI-10G<sup>(16)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25L512</td>
                        <td width="127">45GMI-08G<sup>(15)</sup></td>
                        <td width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66L512</td>
                        <td width="127">35FMI-10G<sup>(15)</sup></td>
                        <td rowspan="5" width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U512</td>
                        <td width="127">45GMI00<sup>(16)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25U512</td>
                        <td width="127">45GXDI00<sup>(16)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66L1G</td>
                        <td width="127">45GMI-10G<sup>(16)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX66U2G</td>
                        <td width="127">45GXR100<sup>(15)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="5" height="100" width="92" class="medium-column">Cypress/Infineon</td>
                        <td width="103">S25FL128<sup>(25)</sup></td>
                        <td width="127">SAGMFI000</td>
                        <td rowspan="5" width="64">3-byte<sup>(1)(2)</sup></td>
                        <td rowspan="5" width="64">8<sup>(1)</sup></td>
                        <td rowspan="5" width="64">6<sup>(1)</sup></td>
                        <td rowspan="5" width="64">No<sup>(6)</sup></td>
                        <td rowspan="3" width="258" class="medium-column">Known to Work<sup>(13)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">S25FL256<sup>(25)</sup></td>
                        <td width="127">SAGMFI000</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">S25FL512<sup>(25)</sup></td>
                        <td width="127">SAGMFI010</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">S25FL512<sup>(25)</sup></td>
                        <td width="127">SAGMFIG11</td>
                        <td rowspan="2" width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">S70FL01G<sup>(25)</sup></td>
                        <td width="127">SAGMFI011<sup>(17)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="2" height="40" width="92" class="medium-column">Gigadevice</td>
                        <td width="103">GD25Q127</td>
                        <td width="127">CFIG<sup>(15)</sup></td>
                        <td rowspan="2" width="64">3-byte<sup>(1)(2)</sup></td>
                        <td rowspan="2" width="64">8<sup>(1)</sup></td>
                        <td rowspan="2" width="64">4<sup>(1)</sup></td>
                        <td rowspan="2" width="64">No<sup>(6)</sup></td>
                        <td rowspan="2" width="258" class="medium-column">Known to Work<sup>(12)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">GD25Q256</td>
                        <td width="127">DFIG<sup>(15)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="11" height="220" width="64">Cyclone® 10 LP</td>
                        <td rowspan="5" width="92" class="medium-column">Micron</td>
                        <td width="103">MT25QL128</td>
                        <td width="127">ABA8ESF-0SIT</td>
                        <td rowspan="5" width="64">3-byte<sup>(1)(2)</sup></td>
                        <td rowspan="5" width="64">8<sup>(1)</sup></td>
                        <td rowspan="5" width="64">N/A</td>
                        <td rowspan="5" width="64">No<sup>(6)</sup></td>
                        <td rowspan="5" width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL256</td>
                        <td width="127">ABA8ESF-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL512</td>
                        <td width="127">ABB8ESF-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL01G</td>
                        <td width="127">BBB8ESF-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MT25QL02G</td>
                        <td width="127">CBB8E12-0SIT</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="3" height="60" width="92" class="medium-column">Macronix</td>
                        <td width="103">MX25L128</td>
                        <td width="127">33FMI-10G</td>
                        <td rowspan="3" width="64">3-byte<sup>(1)(2)</sup></td>
                        <td rowspan="3" width="64">8<sup>(1)</sup></td>
                        <td rowspan="3" width="64">N/A</td>
                        <td rowspan="3" width="64">No<sup>(6)</sup></td>
                        <td rowspan="3" width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25L256</td>
                        <td width="127">45GMI-08G</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">MX25L512</td>
                        <td width="127">45GMI-08G</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td rowspan="3" height="60" width="92" class="medium-column">Cypress/Infineon</td>
                        <td width="103">S25FL128<sup>(25)</sup></td>
                        <td width="127">SAGMFI000</td>
                        <td rowspan="3" width="64">3-byte<sup>(1)(2)</sup></td>
                        <td rowspan="3" width="64">8<sup>(1)</sup></td>
                        <td rowspan="3" width="64">N/A</td>
                        <td rowspan="3" width="64">No<sup>(6)</sup></td>
                        <td rowspan="3" width="258" class="medium-column">Known to Work<sup>(11)</sup></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">S25FL256<sup>(25)</sup></td>
                        <td width="127">SAGMFI000</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td height="20" width="103">S25FL512<sup>(25)</sup></td>
                        <td width="127">SAGMFI0I0</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td colspan="9" class="medium-column"><p>Table 3 shows the criteria of third party configuration devices supported by Intel Quartus Convert Programming File Tools/Programming File Generator and Quartus Programmer version 21.3 Pro Edition and 20.1 Standard Edition onwards.<br></p>
                        <p>Intel tested and supported: These devices receive regression testing with Intel FPGA tools and their use is fully supported by Intel FPGA Technical Support.</p>
                        <p>Known to work: These devices are supported by Intel Quartus Convert Programming File Tools or Programming File Generator Tools and Quartus Programmer version 21.3 Pro Edition or 20.1 Standard Edition or newer versions. For devices not explicitly listed in the Configuration Device list in Programming File Generator Tools, you can define a custom device using the available menu options.</p>
                        </td>
                    </tr>
                    </tbody>
            </table>

            <p>Notes:</p>
            <ol>
                <li>Using the default setting of the configuration devices.</li>
                <li>When performing remote system upgrade, the start address of the images must be set within first 128 Mb.</li>
                <li>Arria® 10 and Cyclone® 10 GX devices support only Macronix configuration devices with part number MX25U25645GXDI54, MX25U51245GXDI54, MX66U1G45GXDI54, MX66U2G45GXRI54.</li>
                <li>Intel Quartus Programmer set the non-volatile configuration register during programming operation. User need to set the register manually if using a third-party programmer.</li>
                <li>The configuration devices is permanent to this value, user do not have the options to change this setting.</li>
                <li>Intel Quartus Programmer issues command to enable quad mode</li>
                <li>These configuration devices are not supported by legacy ASMI Parallel I Intel FPGA IP core and ASMI Parallel II Intel FPGA IP core. For new design, please refer to Generic Serial Flash Interface Intel FPGA IP core.</li>
                <li>AS x 1 - Active serial configuration support 1 bit data width</li>
                <li>AS x 4 - Active serial configuration scheme support 4 bit data width</li>
                <li>Stratix® 10 and Agilex® 7 devices do not support Macronix configuration devices with part number MX25U25645GXDI54, MX25U51245GXDI54, MX66U1G45GXDI54 and MX66U2G45GXRI54.</li>
                <li>Tested with FPGA configuration.</li>
                <li>Tested with HPS.</li>
                <li>Tested with FPGA configuration and HPS.</li>
                <li>FPGA boot ROM perform normal READ operation to load the firmware which is initial part of the bit stream, after firmware is loaded, it reads the Serial Flash Discovery Parameter(SFDP) table defined by flash vendor to determine the number of dummy clock cycles for performing Quad I/O FAST READ operation to load the rest of the bit stream.</li>
                <li>U-Boot updates needed. U-Boot used for flashing.</li>
                <li>U-Boot updates needed.</li>
                <li>Two chip selects. HPS Flash Programmer and BootROM use only CS0.</li>
                <li>U-Boot modifications needed</li>
                <li>Programmed with U-Boot</li>
                <li>Programmed with modified U-Boot</li>
                <li>S70FS01G is incompatible with Arria® 10 and Cyclone® 10 GX device.</li>
                <li>You need to define New Flash Memory Configuration Device based on programming flow template: Device ID=0x9d 0x70 0x1b, Device density=1024Mb, Total device die=1, Programming flow template=Macronix. Refer to add a custom flash device in Generic Flash Programmer User Guide: <a class="b_special_a1" href="">Intel Quartus Prime Pro Edition</a>.</li>
                <li>You need to define New Flash Memory Configuration Device based on programming flow template: Device ID=0x00 0x00 0x00, Device density=512Mb/1024Mb/2048Mb, Total device die=1, Programming flow template=Macronix. Refer to add a custom flash device in Generic Flash Programmer User Guide: <a class="b_special_a1" href="">Intel Quartus Prime Pro Edition</a>.</li>
                <li>You need to define New Flash Memory Configuration Device based on programming flow template: Need to add part to Programmer: Device ID=0x9d 0x70 0x1b, Device density=1024Mb, Total device die=1, Programming flow template=Issi. Refer to add a custom flash device in Generic Flash Programmer User Guide: <a class="b_special_a1" href="">Intel Quartus Prime Pro Edition</a>.</li>
                <li>The Quartus Prime software does not support the flash specification 'CS# toggle with no CLK and Data is considered as non-valid,' which affects certain configuration devices within the S25FL-S family and S70FL01GS.</li>
                </ol>
                <p>&nbsp;</p>
        </div>
    </section>

    <section id="dk_design_example_ref">
        <div class="container">
            <h2 style="font-weight: 350;">Design Examples and Reference Designs</h2>
            <p class="mb-1"><a class="b_special_a1" href="">Design Store</a><br></p>
            <p class="mb-0">Agilex™ 7 Devices<br></p>
            <ul>
                <li><a class="b_special_a1" href="">Agilex™ 7 Mailbox Client Intel FPGA IP Core Design Example (QSPI flash Access and Remote System Update)</a><br>
                </li>
                <li><a class="b_special_a1" href="">Chip ID Reading using AVST Mailbox IP in Agilex™ 7</a></li>
                <li><a class="b_special_a1" href="">Agilex™ 7&nbsp;P-tile CvP Example Design for Initialization mode</a></li>
            </ul>
            <p class="mb-0">Stratix® 10 Devices</p>
            <ul>
                <li><a class="b_special_a1" href="">Stratix® 10 Mailbox Client Intel FPGA IP Core Design Example (QSPI flash Access and Remote System Update)<br>
                 </a></li>
                <li><a class="b_special_a1" href="">Stratix® 10 CvP Initialization Design Example</a></li>
                <li><a class="b_special_a1" href="">Stratix® 10 H-Tile CvP Design Example</a></li>
                <li><a class="b_special_a1" href="">Stratix® 10 H-tile CvP Example Design for Initialization mode</a></li>
                <li><a class="b_special_a1" href="">Stratix® 10 H-tile CvP Example Design for Update mode</a></li>
                <li><a class="b_special_a1" href="">Stratix® 10 Serial Flash Mailbox Client Intel FPGA IP Core Design Example</a></li>
            </ul>
            <p class="mb-0">Arria® 10 Devices</p>
            <ul>
                <li><a class="b_special_a1" href="">CvP Example Designs for Arria® 10 GX FPGA Development Kit (FPGA Wiki)<br>
                 </a></li>
                <li><a class="b_special_a1" href="">Arria® 10 Remote System Update (RSU) with Avalon-MM Interface (FPGA Wiki)</a></li>
                <li><a class="b_special_a1" href="">Board Update Portal Utilizing EPCQ Flash Memory Reference Design</a></li>
                <li><a class="b_special_a1" href="">Customizable Flash Programmer for Arria® 10</a><br>
                </li>
            </ul>
            <p class="mb-0">Cyclone® 10 GX Devices</p>
            <ul>
                <li><a class="b_special_a1" href="">Cyclone® 10 GX CvP Initialization Design Example</a><br>
                </li>
                <li><a class="b_special_a1" href="">Cyclone® 10 GX Remote System Update</a></li>
            </ul>
            <p class="mb-0">Cyclone® 10 LP Devices</p>
            <ul>
                <li><a class="b_special_a1" href="">Remote System Upgrade with System Console for Cyclone® 10 LP</a><br>
                </li>
                <li><a class="b_special_a1" href="">Cyclone® 10 LP Remote System Update Design Example</a></li>
            </ul>

            <div class="row" style="padding: 1.5rem 0rem;">
                <div class="col-md-8">
                    <h3 class="mb-0" style="font-weight: 300;">Table 5 - Training Courses and Videos</h3>
                </div>
                <div class="col-md-4" style="text-align: end;">
                    <a class="mv_coman_btn" href="">Intel® FPGA Technical Training Catalog</a>
                </div>
            </div>
            
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Video Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td><a href="">Introduction to Configuring Intel FPGAs</a></td>
                        <td>Learn the configuration schemes, solutions, features and tools available for configuring Intel FPGAs and programming configuration devices.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Configuration Schemes for Intel FPGAs</a></p></td>
                        <td width="800" class="large-column"><p>Learn the difference between all the configuration schemes that can be used to configure Intel FPGAs.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Configuration for Stratix® 10 Devices</a></p></td>
                        <td width="800" class="large-column"><p>Learn the unique configuration features available in the Stratix® 10 devices.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Remote System Upgrade in MAX® 10 Devices</a></p></td>
                        <td width="800" class="large-column"><p>Learn how to set up and perform a RSU in an MAX® 10 device.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Creating Second Stage Bootloader for Intel FPGA SoCs</a></p></td>
                        <td width="800" class="large-column"><p>Learn the flow and tools available to quickly customize and generate the second stage boot software.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Secure Boot with Arria® 10 SoC FPGAs</a></p></td>
                        <td width="800" class="large-column"><p>Learn to generate and program Arria® 10 SoC FPGAs with and encrypted and/or signed second stage boot image.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Mitigating Single Event Upsets in Arria® 10 and Cyclone® 10 GX Devices</a></p></td>
                        <td width="800" class="large-column"><p>Learn the features of the Arria® 10 and Cyclone® 10 GX device families that can be used in the designing your own SEU mitigation solution.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">SEU Mitigation in Intel FPGA Devices: Hierarchy Tagging</a></p></td>
                        <td width="800" class="large-column"><p>Learn how you can improve your sensitivity processing solution by supplementing single event upset (SEU) mitigation technique with feature called hierarchy tagging.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">SEU Mitigation in Intel FPGA Devices: Fault Injection</a></p></td>
                        <td width="800" class="large-column"><p>Learn about Fault Injection IP core and Fault Injection Debugger software to reduce Failure in Time (FIT) rate.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Using the Generic Serial Flash Interface</a></p></td>
                        <td class="large-column"><p>Learn how to use the Generic Serial Flash Interface Intel FPGA IP Core to program any serial peripheral interface (SPI) type flash device.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">SoC Hardware Overview: Flash Controllers and Interface Protocols</a></p></td>
                        <td class="large-column"><p>Learn about&nbsp;the Hard Processor Subsystem (HPS) found on the Cyclone® V, Arria® V, and Arria® 10 SoCs.&nbsp;The online training includes information about the non-volatile storage controllers and the various interface protocols.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Partial Reconfiguration for Intel FPGA Devices: Introduction &amp; Project Assignments</a></p></td>
                        <td class="large-column"><p>Partial Reconfiguration Training part 1 of 4. This part of the training introduces you to the PR feature and the general design flow for a PR design. You'll also learn about design partition and Logic Lock region assignments, required assignments for implementing a PR design, and recommendations for how to floorplan a design for PR.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Partial Reconfiguration for Intel FPGA Devices: Design Guidelines &amp; Host Requirements</a></p></td>
                        <td class="large-column"><p>Partial Reconfiguration Training part 2 of 4.&nbsp;This part of the training discusses the guidelines for creating a PR design, including the creation of a port superset and freeze logic. It also discusses the requirements for a PR host, the logic added to the design's static region or an external device to control PR operations.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Partial Reconfiguration for Intel FPGA Devices: PR Host IP &amp; Implementations</a></p></td>
                        <td class="large-column"><p>Partial Reconfiguration Training part 3 of 4.&nbsp;This part of the training discusses all of the PR IP included in the Intel Quartus Prime software, including the PR Controller IP, Region Controller IP, and Freeze Bridge IP. You'll also see how to use these IP to implement either an internal or external host design.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Partial Reconfiguration for Intel FPGA Devices: Output Files &amp; Demonstration</a></p></td>
                        <td class="large-column"><p>Partial Reconfiguration Training part 4 of 4.&nbsp;This final part of the training discusses the entire design flow for a PR project. It also looks at the files output from the flow. Also included is a demonstration of a complete and functional PR design using the Arria® 10 GX development kit.</p></td>
                    </tr>
                    </tbody>
            </table>

            <div class="row" style="padding: 1.5rem 0rem;">
                <div class="col-md-8">
                    <h3 class="mb-4" style="font-weight: 350;">Table 6 - Additional Videos</h3>
                </div>
                <div class="col-md-4" style="text-align: end;">
                    <a class="mv_coman_btn" href="">Intel® FPGA Quick Videos</a>
                </div>
            </div>

            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Video Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr class="data" data-category-id="">
                        <td><a class="b_special_a1" href="">Introduction to Configuring Intel FPGAs</a></td>
                        <td>Learn the configuration schemes, solutions, features and tools available for configuring Intel FPGAs and programming configuration devices.</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Configuration Schemes for Intel FPGAs</a></p></td>
                        <td width="800" class="large-column"><p>Learn the difference between all the configuration schemes that can be used to configure Intel FPGAs.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Configuration for Stratix® 10 Devices</a></p></td>
                        <td width="800" class="large-column"><p>Learn the unique configuration features available in the Stratix® 10 devices.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Remote System Upgrade in MAX® 10 Devices</a></p></td>
                        <td width="800" class="large-column"><p>Learn how to set up and perform a RSU in an MAX® 10 device.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Creating Second Stage Bootloader for Intel FPGA SoCs</a></p></td>
                        <td width="800" class="large-column"><p>Learn the flow and tools available to quickly customize and generate the second stage boot software.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Secure Boot with Arria® 10 SoC FPGAs</a></p></td>
                        <td width="800" class="large-column"><p>Learn to generate and program Arria® 10 SoC FPGAs with and encrypted and/or signed second stage boot image.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">Mitigating Single Event Upsets in Arria® 10 and Cyclone® 10 GX Devices</a></p></td>
                        <td width="800" class="large-column"><p>Learn the features of the Arria® 10 and Cyclone® 10 GX device families that can be used in the designing your own SEU mitigation solution.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">SEU Mitigation in Intel FPGA Devices: Hierarchy Tagging</a></p></td>
                        <td width="800" class="large-column"><p>Learn how you can improve your sensitivity processing solution by supplementing single event upset (SEU) mitigation technique with feature called hierarchy tagging.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td width="500" class="medium-column"><p><a class="b_special_a1" href="">SEU Mitigation in Intel FPGA Devices: Fault Injection</a></p></td>
                        <td width="800" class="large-column"><p>Learn about Fault Injection IP core and Fault Injection Debugger software to reduce Failure in Time (FIT) rate.</p</td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Using the Generic Serial Flash Interface</a></p></td>
                        <td class="large-column"><p>Learn how to use the Generic Serial Flash Interface Intel FPGA IP Core to program any serial peripheral interface (SPI) type flash device.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">SoC Hardware Overview: Flash Controllers and Interface Protocols</a></p></td>
                        <td class="large-column"><p>Learn about&nbsp;the Hard Processor Subsystem (HPS) found on the Cyclone® V, Arria® V, and Arria® 10 SoCs.&nbsp;The online training includes information about the non-volatile storage controllers and the various interface protocols.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Partial Reconfiguration for Intel FPGA Devices: Introduction &amp; Project Assignments</a></p></td>
                        <td class="large-column"><p>Partial Reconfiguration Training part 1 of 4. This part of the training introduces you to the PR feature and the general design flow for a PR design. You'll also learn about design partition and Logic Lock region assignments, required assignments for implementing a PR design, and recommendations for how to floorplan a design for PR.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Partial Reconfiguration for Intel FPGA Devices: Design Guidelines &amp; Host Requirements</a></p></td>
                        <td class="large-column"><p>Partial Reconfiguration Training part 2 of 4.&nbsp;This part of the training discusses the guidelines for creating a PR design, including the creation of a port superset and freeze logic. It also discusses the requirements for a PR host, the logic added to the design's static region or an external device to control PR operations.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Partial Reconfiguration for Intel FPGA Devices: PR Host IP &amp; Implementations</a></p></td>
                        <td class="large-column"><p>Partial Reconfiguration Training part 3 of 4.&nbsp;This part of the training discusses all of the PR IP included in the Intel Quartus Prime software, including the PR Controller IP, Region Controller IP, and Freeze Bridge IP. You'll also see how to use these IP to implement either an internal or external host design.</p></td>
                    </tr>
                    <tr class="data" data-category-id="">
                        <td class="medium-column"><p><a class="b_special_a1" href="">Partial Reconfiguration for Intel FPGA Devices: Output Files &amp; Demonstration</a></p></td>
                        <td class="large-column"><p>Partial Reconfiguration Training part 4 of 4.&nbsp;This final part of the training discusses the entire design flow for a PR project. It also looks at the files output from the flow. Also included is a demonstration of a complete and functional PR design using the Arria® 10 GX development kit.</p></td>
                    </tr>
                    </tbody>
            </table>

        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <section>
        <div class="container">
            <h3 class="mb-4" style="font-weight: 300;">Explore Other Developer Centers</h3>
            <p class="mb-0">For other design guidelines, visit the following Developer Centers:</p>
            <ul>
                <li><b><a class="b_special_a1" href="" title="Board Developer Center">Board Developer Center</a></b> - Contains detailed guidelines and considerations for high-speed PCB designs with Altera® FPGAs and SoC FPGAs.<br>
                </li>
                <li><b><a class="b_special_a1" href="" title="Embedded Software Developer Center">Embedded Software Developer Center</a></b> - Contains guidance on how to design in an embedded environment with SoC FPGAs.</li>
                <li><b><a class="b_special_a1" href="" title="FPGA Developer Center">FPGA Developer Center</a></b> - Contains resources to complete your Altera® FPGA design.</li>
            </ul>
            <p class="mb-0">&nbsp;</p>
        </div>
    </section>

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/diagram-configuration-support-flow-rev.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ----------------------------------------------------------------------------- -->

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>