var group__group__smif__data__structures =
[
    [ "SMIF Memory Description Structures", "group__group__smif__data__structures__memslot.html", "group__group__smif__data__structures__memslot" ],
    [ "SMIF_Type", "struct_s_m_i_f___type.html", null ],
    [ "cy_stc_smif_config_t", "structcy__stc__smif__config__t.html", [
      [ "mode", "structcy__stc__smif__config__t.html#aafd7927f913f7ce00475898ca8a032f8", null ],
      [ "deselectDelay", "structcy__stc__smif__config__t.html#a2a21acf4b0f7c82eecb82fea66f492c7", null ],
      [ "rxClockSel", "structcy__stc__smif__config__t.html#a192e6efde98ece259efad3c9e64d40f8", null ],
      [ "blockEvent", "structcy__stc__smif__config__t.html#aa6fcae8a59c000ef79d71de06695b659", null ]
    ] ],
    [ "cy_stc_smif_context_t", "structcy__stc__smif__context__t.html", [
      [ "txBufferAddress", "structcy__stc__smif__context__t.html#acff2aacf21f0f0f0acbd52bc1bcf116c", null ],
      [ "txBufferSize", "structcy__stc__smif__context__t.html#a76534a64c100c52834f143227f8ce195", null ],
      [ "txBufferCounter", "structcy__stc__smif__context__t.html#a188f98b4786f86ba5786265c9ea3d850", null ],
      [ "rxBufferAddress", "structcy__stc__smif__context__t.html#a6544fae213708b4c687cfaa0e8c18be5", null ],
      [ "rxBufferSize", "structcy__stc__smif__context__t.html#ab852f4441c28829246c33921555c091d", null ],
      [ "rxBufferCounter", "structcy__stc__smif__context__t.html#ab4e278d4e4175e7fd374c87892589a2c", null ],
      [ "transferStatus", "structcy__stc__smif__context__t.html#afb2aab2415d3a0122d5321a58ca0b942", null ],
      [ "txCompleteCb", "structcy__stc__smif__context__t.html#a71a18df866cf403b715696915290a8d0", null ],
      [ "rxCompleteCb", "structcy__stc__smif__context__t.html#ab9a4c6932ab197e3d62ebc0b253200f5", null ],
      [ "timeout", "structcy__stc__smif__context__t.html#ab5ea1c5ff56657fbff10620e7a8e37aa", null ]
    ] ],
    [ "cy_smif_event_cb_t", "group__group__smif__data__structures.html#ga13688dde62e8977a11ab69cf6b2c39b5", null ]
];