abs
access
after
alias
all
and
architecture
array
assert
attribute
begin
block
body
buffer
bus
case
component
configuration
constant
disconnect
downto
else
elsif
end
entity
exit
file
for
function
generate
generic
group
guarded
if
impure
in
inertial
inout
is
label
library
linkage
literal
loop
map
mod
nand
new
next
nor
not
null
of
on
open
or
others
out
package
port
postponed
procedure
process
pure
range
record
register
reject
rem
report
return
rol
ror
select
severity
signal
shared
sla
sll
sra
srl
subtype
then
to
transport
type
unaffected
units
until
use
variable
wait
when
while
with
xnor
xor
is_x
resolved
rising_edge
to_bit
to_bitvector
to_stdulogic
to_stdulogicvector
to_stdlogicvector
t_x01
t_x01z
t_ux01z
std_ulogic
std_ulogic_vector
std_logic
std_logic_vector
x01
x01z
ux01z
