#! /nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/bin/vvp -v
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x2eca4730 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x2ee01810_0 .var "clk", 0 0;
v0x2ee018b0_0 .var "reset", 0 0;
S_0x2ec8f540 .scope module, "processor" "top" 2 11, 3 1 0, S_0x2eca4730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x2ee00ea0_0 .net "DataAdrM", 0 0, L_0x2ee22d10;  1 drivers
v0x2ee00f80_0 .net "InstrF", 31 0, L_0x2ee23140;  1 drivers
v0x2ee010d0_0 .net "MemWriteM", 0 0, L_0x2ee064b0;  1 drivers
v0x2ee01170_0 .net "PCF", 31 0, v0x2edf49a0_0;  1 drivers
v0x2ee01210_0 .net "ReadDataM", 31 0, L_0x2ee23390;  1 drivers
v0x2ee01360_0 .net "WriteDataM", 0 0, L_0x2ee22ec0;  1 drivers
L_0x7c61cc4e8188 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2ee01420_0 .net *"_ivl_12", 30 0, L_0x7c61cc4e8188;  1 drivers
L_0x7c61cc4e8140 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2ee01500_0 .net *"_ivl_7", 30 0, L_0x7c61cc4e8140;  1 drivers
v0x2ee015e0_0 .net "clk", 0 0, v0x2ee01810_0;  1 drivers
v0x2ee01710_0 .net "reset", 0 0, v0x2ee018b0_0;  1 drivers
L_0x2ee22d10 .part v0x2ededb90_0, 0, 1;
L_0x2ee22ec0 .part v0x2edfa6a0_0, 0, 1;
L_0x2ee23400 .concat [ 1 31 0 0], L_0x2ee22d10, L_0x7c61cc4e8140;
L_0x2ee23540 .concat [ 1 31 0 0], L_0x2ee22ec0, L_0x7c61cc4e8188;
S_0x2ec90fc0 .scope module, "DataMem" "DataMemory" 3 46, 4 1 0, S_0x2ec8f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x2ee23390 .functor BUFZ 32, L_0x2ee231b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2ed7f7d0 .array "RAM", 0 2097151, 31 0;
v0x2ed7df80_0 .net *"_ivl_0", 31 0, L_0x2ee231b0;  1 drivers
v0x2ed7e050_0 .net *"_ivl_3", 20 0, L_0x2ee23250;  1 drivers
v0x2ed81250_0 .net *"_ivl_4", 22 0, L_0x2ee232f0;  1 drivers
L_0x7c61cc4e80f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2ed81350_0 .net *"_ivl_7", 1 0, L_0x7c61cc4e80f8;  1 drivers
v0x2ec8f400_0 .net "address", 31 0, L_0x2ee23400;  1 drivers
v0x2ec8ee40_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edd85e0_0 .net "read_data", 31 0, L_0x2ee23390;  alias, 1 drivers
v0x2edd86c0_0 .net "we", 0 0, L_0x2ee064b0;  alias, 1 drivers
v0x2edd8780_0 .net "write_data", 31 0, L_0x2ee23540;  1 drivers
E_0x2ed07960 .event posedge, v0x2ec8ee40_0;
L_0x2ee231b0 .array/port v0x2ed7f7d0, L_0x2ee232f0;
L_0x2ee23250 .part L_0x2ee23400, 2, 21;
L_0x2ee232f0 .concat [ 21 2 0 0], L_0x2ee23250, L_0x7c61cc4e80f8;
S_0x2edd8900 .scope module, "InstrMem" "InstructionMemory" 3 37, 5 1 0, S_0x2ec8f540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x2ee23140 .functor BUFZ 32, L_0x2ee22f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2edd8ab0 .array "RAM", 0 2097151, 31 0;
v0x2edd8b90_0 .net *"_ivl_0", 31 0, L_0x2ee22f60;  1 drivers
v0x2edd8c70_0 .net *"_ivl_3", 20 0, L_0x2ee23000;  1 drivers
v0x2edd8d30_0 .net *"_ivl_4", 22 0, L_0x2ee230a0;  1 drivers
L_0x7c61cc4e80b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2edd8e10_0 .net *"_ivl_7", 1 0, L_0x7c61cc4e80b0;  1 drivers
v0x2edd8f40_0 .net "address", 31 0, v0x2edf49a0_0;  alias, 1 drivers
v0x2edd9020_0 .net "instruction", 31 0, L_0x2ee23140;  alias, 1 drivers
L_0x2ee22f60 .array/port v0x2edd8ab0, L_0x2ee230a0;
L_0x2ee23000 .part v0x2edf49a0_0, 2, 21;
L_0x2ee230a0 .concat [ 21 2 0 0], L_0x2ee23000, L_0x7c61cc4e80b0;
S_0x2edd9160 .scope module, "arm" "arm" 3 22, 6 1 0, S_0x2ec8f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCF";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "ALUOutM";
    .port_info 6 /OUTPUT 32 "WriteDataM";
    .port_info 7 /INPUT 32 "ReadDataM";
P_0x2edd9340 .param/l "ALUCONTROL_WIDTH" 1 6 11, +C4<00000000000000000000000000000101>;
P_0x2edd9380 .param/l "ALU_FLAGS_WIDTH" 1 6 12, +C4<00000000000000000000000000000101>;
v0x2edfdd80_0 .net "ALUControlE", 4 0, L_0x2ee04a40;  1 drivers
v0x2edff270_0 .net "ALUFlagsE", 4 0, L_0x2ee21bf0;  1 drivers
v0x2edff330_0 .net "ALUOutM", 31 0, v0x2ededb90_0;  1 drivers
v0x2edff3d0_0 .net "ALUSrcE", 0 0, L_0x2ee049a0;  1 drivers
v0x2edff470_0 .net "BranchTakenE", 0 0, L_0x2ee05e20;  1 drivers
RS_0x7c61cca70768 .resolv tri, L_0x2ee04c00, L_0x2ee04f10;
v0x2edff560_0 .net8 "CarryE", 0 0, RS_0x7c61cca70768;  2 drivers
v0x2edff600_0 .net "FlushD", 0 0, L_0x2ee22ac0;  1 drivers
v0x2edff6a0_0 .net "FlushE", 0 0, L_0x2ee228c0;  1 drivers
v0x2edff740_0 .net "ForwardAE", 1 0, v0x2edfe120_0;  1 drivers
v0x2edff890_0 .net "ForwardBE", 1 0, v0x2edfe210_0;  1 drivers
v0x2edff950_0 .net "ImmSrcD", 1 0, L_0x2ee022d0;  1 drivers
v0x2edffa10_0 .net "InstrD", 31 0, v0x2edf0eb0_0;  1 drivers
v0x2edffad0_0 .net "InstrF", 31 0, L_0x2ee23140;  alias, 1 drivers
v0x2edffb90_0 .net "Match_12D_E", 0 0, L_0x2ee225e0;  1 drivers
v0x2edffc30_0 .net "Match_1E_M", 0 0, L_0x2ee22100;  1 drivers
v0x2edffcd0_0 .net "Match_1E_W", 0 0, L_0x2ee221a0;  1 drivers
v0x2edffd70_0 .net "Match_2E_M", 0 0, L_0x2ee22240;  1 drivers
v0x2edffe10_0 .net "Match_2E_W", 0 0, L_0x2ee22370;  1 drivers
v0x2edffeb0_0 .net "MemWriteM", 0 0, L_0x2ee064b0;  alias, 1 drivers
v0x2edfffa0_0 .net "MemtoRegE", 0 0, L_0x2ee04750;  1 drivers
v0x2ee00090_0 .net "MemtoRegW", 0 0, L_0x2ee06c30;  1 drivers
v0x2ee00130_0 .net "PCF", 31 0, v0x2edf49a0_0;  alias, 1 drivers
v0x2ee001f0_0 .net "PCSrcW", 0 0, L_0x2ee06f70;  1 drivers
v0x2ee00320_0 .net "PCWrPendingF", 0 0, L_0x2ee07200;  1 drivers
v0x2ee003c0_0 .net "ReadDataM", 31 0, L_0x2ee23390;  alias, 1 drivers
v0x2ee00480_0 .net "RegSrcD", 1 0, L_0x2ee01f60;  1 drivers
v0x2ee00540_0 .net "RegWriteM", 0 0, L_0x2ee067d0;  1 drivers
v0x2ee00630_0 .net "RegWriteW", 0 0, L_0x2ee06ed0;  1 drivers
v0x2ee00760_0 .net "StallD", 0 0, L_0x2ee226c0;  1 drivers
v0x2ee00800_0 .net "StallF", 0 0, L_0x2ee22730;  1 drivers
v0x2ee008f0_0 .net "WriteDataM", 31 0, v0x2edfa6a0_0;  1 drivers
v0x2ee00a00_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2ee00aa0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
L_0x2ee072c0 .part v0x2edf0eb0_0, 12, 20;
S_0x2edd9620 .scope module, "Control_unit" "controller" 6 41, 7 1 0, S_0x2edd9160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "InstrD";
    .port_info 3 /INPUT 5 "ALUFlagsE";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 2 "ImmSrcD";
    .port_info 6 /OUTPUT 1 "ALUSrcE";
    .port_info 7 /OUTPUT 1 "BranchTakenE";
    .port_info 8 /OUTPUT 5 "ALUControlE";
    .port_info 9 /OUTPUT 1 "CarryE";
    .port_info 10 /OUTPUT 1 "MemWriteM";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
    .port_info 12 /OUTPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 1 "RegWriteW";
    .port_info 14 /OUTPUT 1 "RegWriteM";
    .port_info 15 /OUTPUT 1 "MemtoRegE";
    .port_info 16 /OUTPUT 1 "PCWrPendingF";
    .port_info 17 /INPUT 1 "FlushE";
P_0x2edd9420 .param/l "ALUCONTROL_WIDTH" 1 7 21, +C4<00000000000000000000000000000101>;
P_0x2edd9460 .param/l "ALU_FLAGS_WIDTH" 1 7 22, +C4<00000000000000000000000000000101>;
L_0x2ee01c80 .functor NOT 1, L_0x2ee01b50, C4<0>, C4<0>, C4<0>;
L_0x2ee02a40 .functor NOT 1, L_0x2ee01b50, C4<0>, C4<0>, C4<0>;
L_0x2ee02890 .functor AND 1, L_0x2ee03b70, L_0x2ee02cb0, C4<1>, C4<1>;
L_0x2ee03e20 .functor OR 1, L_0x2ee02890, L_0x2ee03530, C4<0>, C4<0>;
L_0x2ee05e20 .functor AND 1, L_0x2ee04290, v0x2edda0a0_0, C4<1>, C4<1>;
L_0x2ee05f20 .functor AND 1, L_0x2ee04510, v0x2edda0a0_0, C4<1>, C4<1>;
L_0x2ee05fd0 .functor AND 1, L_0x2ee04380, v0x2edda0a0_0, C4<1>, C4<1>;
L_0x2ee06090 .functor AND 1, L_0x2ee045b0, v0x2edda0a0_0, C4<1>, C4<1>;
L_0x2ee07190 .functor OR 1, L_0x2ee03e20, L_0x2ee045b0, C4<0>, C4<0>;
L_0x2ee07200 .functor OR 1, L_0x2ee07190, L_0x2ee06870, C4<0>, C4<0>;
v0x2eddddd0_0 .var "ALUControlD", 4 0;
v0x2eddded0_0 .net "ALUControlE", 4 0, L_0x2ee04a40;  alias, 1 drivers
v0x2edddfb0_0 .net "ALUFlagsE", 4 0, L_0x2ee21bf0;  alias, 1 drivers
v0x2edde070_0 .net "ALUOpD", 0 0, L_0x2ee038d0;  1 drivers
v0x2edde130_0 .net "ALUSrcD", 0 0, L_0x2ee025e0;  1 drivers
v0x2edde240_0 .net "ALUSrcE", 0 0, L_0x2ee049a0;  alias, 1 drivers
v0x2edde300_0 .net "BranchD", 0 0, L_0x2ee03530;  1 drivers
v0x2edde3c0_0 .net "BranchE", 0 0, L_0x2ee04290;  1 drivers
v0x2edde480_0 .net "BranchTakenE", 0 0, L_0x2ee05e20;  alias, 1 drivers
o0x7c61cca71278 .functor BUFZ 1, C4<z>; HiZ drive
v0x2edde540_0 .net "CarryD", 0 0, o0x7c61cca71278;  0 drivers
v0x2edde600_0 .net8 "CarryE", 0 0, RS_0x7c61cca70768;  alias, 2 drivers
v0x2edde6a0_0 .net "CondE", 3 0, v0x2eddb700_0;  1 drivers
v0x2edde740_0 .net "CondExE", 0 0, v0x2edda0a0_0;  1 drivers
v0x2edde7e0_0 .var "FlagWriteD", 1 0;
v0x2edde8a0_0 .net "FlagWriteE", 1 0, L_0x2ee040c0;  1 drivers
v0x2edde990_0 .net "FlagsE", 3 0, v0x2eddbde0_0;  1 drivers
v0x2eddea80_0 .net "FlagsNextE", 3 0, L_0x2ee056a0;  1 drivers
v0x2eddeb90_0 .net "FlushE", 0 0, L_0x2ee228c0;  alias, 1 drivers
v0x2eddec30_0 .net "ImmSrcD", 1 0, L_0x2ee022d0;  alias, 1 drivers
v0x2eddecf0_0 .net "InstrD", 31 12, L_0x2ee072c0;  1 drivers
v0x2eddedd0_0 .net "MemWriteD", 0 0, L_0x2ee03100;  1 drivers
v0x2eddee90_0 .net "MemWriteE", 0 0, L_0x2ee04380;  1 drivers
v0x2eddef50_0 .net "MemWriteGatedE", 0 0, L_0x2ee05fd0;  1 drivers
v0x2eddf010_0 .net "MemWriteM", 0 0, L_0x2ee064b0;  alias, 1 drivers
v0x2eddf0b0_0 .net "MemtoRegD", 0 0, L_0x2ee02900;  1 drivers
v0x2eddf150_0 .net "MemtoRegE", 0 0, L_0x2ee04750;  alias, 1 drivers
v0x2eddf210_0 .net "MemtoRegM", 0 0, L_0x2ee065e0;  1 drivers
v0x2eddf2d0_0 .net "MemtoRegW", 0 0, L_0x2ee06c30;  alias, 1 drivers
v0x2eddf390_0 .net "PCSrcD", 0 0, L_0x2ee03e20;  1 drivers
v0x2eddf450_0 .net "PCSrcE", 0 0, L_0x2ee045b0;  1 drivers
v0x2eddf510_0 .net "PCSrcGatedE", 0 0, L_0x2ee06090;  1 drivers
v0x2eddf5d0_0 .net "PCSrcM", 0 0, L_0x2ee06870;  1 drivers
v0x2eddf690_0 .net "PCSrcW", 0 0, L_0x2ee06f70;  alias, 1 drivers
v0x2eddf960_0 .net "PCWrPendingF", 0 0, L_0x2ee07200;  alias, 1 drivers
v0x2eddfa20_0 .net "RegSrcD", 1 0, L_0x2ee01f60;  alias, 1 drivers
v0x2eddfb00_0 .net "RegWriteD", 0 0, L_0x2ee02cb0;  1 drivers
v0x2eddfbc0_0 .net "RegWriteE", 0 0, L_0x2ee04510;  1 drivers
v0x2eddfc80_0 .net "RegWriteGatedE", 0 0, L_0x2ee05f20;  1 drivers
v0x2eddfd40_0 .net "RegWriteM", 0 0, L_0x2ee067d0;  alias, 1 drivers
v0x2eddfe00_0 .net "RegWriteW", 0 0, L_0x2ee06ed0;  alias, 1 drivers
L_0x7c61cc4e7060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2eddfec0_0 .net/2u *"_ivl_10", 1 0, L_0x7c61cc4e7060;  1 drivers
v0x2eddffa0_0 .net *"_ivl_12", 0 0, L_0x2ee01c80;  1 drivers
L_0x7c61cc4e70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede0080_0 .net/2u *"_ivl_14", 0 0, L_0x7c61cc4e70a8;  1 drivers
v0x2ede0160_0 .net *"_ivl_144", 0 0, L_0x2ee07190;  1 drivers
v0x2ede0240_0 .net *"_ivl_16", 1 0, L_0x2ee01cf0;  1 drivers
v0x2ede0320_0 .net *"_ivl_18", 1 0, L_0x2ee01d90;  1 drivers
L_0x7c61cc4e70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2ede0400_0 .net/2u *"_ivl_22", 1 0, L_0x7c61cc4e70f0;  1 drivers
L_0x7c61cc4e7138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x2ede04e0_0 .net/2u *"_ivl_24", 1 0, L_0x7c61cc4e7138;  1 drivers
L_0x7c61cc4e7180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x2ede05c0_0 .net/2u *"_ivl_26", 1 0, L_0x7c61cc4e7180;  1 drivers
v0x2ede06a0_0 .net *"_ivl_28", 1 0, L_0x2ee02140;  1 drivers
L_0x7c61cc4e71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede0780_0 .net/2u *"_ivl_32", 0 0, L_0x7c61cc4e71c8;  1 drivers
L_0x7c61cc4e7210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2ede0860_0 .net/2u *"_ivl_34", 0 0, L_0x7c61cc4e7210;  1 drivers
v0x2ede0940_0 .net *"_ivl_36", 0 0, L_0x2ee02450;  1 drivers
L_0x7c61cc4e7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede0a20_0 .net/2u *"_ivl_40", 0 0, L_0x7c61cc4e7258;  1 drivers
L_0x7c61cc4e72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede0b00_0 .net/2u *"_ivl_42", 0 0, L_0x7c61cc4e72a0;  1 drivers
v0x2ede0be0_0 .net *"_ivl_44", 0 0, L_0x2ee027f0;  1 drivers
L_0x7c61cc4e72e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2ede0cc0_0 .net/2u *"_ivl_48", 0 0, L_0x7c61cc4e72e8;  1 drivers
L_0x7c61cc4e7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede0da0_0 .net/2u *"_ivl_50", 0 0, L_0x7c61cc4e7330;  1 drivers
v0x2ede0e80_0 .net *"_ivl_52", 0 0, L_0x2ee02a40;  1 drivers
v0x2ede0f60_0 .net *"_ivl_54", 0 0, L_0x2ee02b40;  1 drivers
L_0x7c61cc4e7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede1040_0 .net/2u *"_ivl_58", 0 0, L_0x7c61cc4e7378;  1 drivers
L_0x7c61cc4e73c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2ede1120_0 .net/2u *"_ivl_60", 0 0, L_0x7c61cc4e73c0;  1 drivers
L_0x7c61cc4e7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede1200_0 .net/2u *"_ivl_62", 0 0, L_0x7c61cc4e7408;  1 drivers
L_0x7c61cc4e7450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2ede12e0_0 .net/2u *"_ivl_64", 0 0, L_0x7c61cc4e7450;  1 drivers
v0x2ede13c0_0 .net *"_ivl_66", 0 0, L_0x2ee02df0;  1 drivers
v0x2ede18b0_0 .net *"_ivl_68", 0 0, L_0x2ee02fc0;  1 drivers
L_0x7c61cc4e7498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede1990_0 .net/2u *"_ivl_72", 0 0, L_0x7c61cc4e7498;  1 drivers
L_0x7c61cc4e74e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2ede1a70_0 .net/2u *"_ivl_74", 0 0, L_0x7c61cc4e74e0;  1 drivers
L_0x7c61cc4e7528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede1b50_0 .net/2u *"_ivl_76", 0 0, L_0x7c61cc4e7528;  1 drivers
v0x2ede1c30_0 .net *"_ivl_78", 0 0, L_0x2ee032e0;  1 drivers
L_0x7c61cc4e7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2ede1d10_0 .net/2u *"_ivl_8", 1 0, L_0x7c61cc4e7018;  1 drivers
L_0x7c61cc4e7570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2ede1df0_0 .net/2u *"_ivl_82", 0 0, L_0x7c61cc4e7570;  1 drivers
L_0x7c61cc4e75b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede1ed0_0 .net/2u *"_ivl_84", 0 0, L_0x7c61cc4e75b8;  1 drivers
L_0x7c61cc4e7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede1fb0_0 .net/2u *"_ivl_86", 0 0, L_0x7c61cc4e7600;  1 drivers
v0x2ede2090_0 .net *"_ivl_88", 0 0, L_0x2ee031a0;  1 drivers
v0x2ede2170_0 .net *"_ivl_93", 3 0, L_0x2ee03ad0;  1 drivers
L_0x7c61cc4e7648 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x2ede2250_0 .net/2u *"_ivl_94", 3 0, L_0x7c61cc4e7648;  1 drivers
v0x2ede2330_0 .net *"_ivl_96", 0 0, L_0x2ee03b70;  1 drivers
v0x2ede23f0_0 .net *"_ivl_98", 0 0, L_0x2ee02890;  1 drivers
v0x2ede24d0_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2ede2570_0 .net "is_alu_src", 0 0, L_0x2ee01ab0;  1 drivers
v0x2ede2630_0 .net "is_branch", 0 0, L_0x2ee01a10;  1 drivers
v0x2ede26f0_0 .net "is_data_op", 0 0, L_0x2ee01970;  1 drivers
v0x2ede27b0_0 .net "modifies_memory", 0 0, L_0x2ee01b50;  1 drivers
v0x2ede2870_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
E_0x2edd0a90 .event anyedge, v0x2edde070_0, v0x2eddecf0_0, v0x2eddddd0_0;
L_0x2ee01970 .part L_0x2ee072c0, 15, 1;
L_0x2ee01a10 .part L_0x2ee072c0, 14, 1;
L_0x2ee01ab0 .part L_0x2ee072c0, 13, 1;
L_0x2ee01b50 .part L_0x2ee072c0, 8, 1;
L_0x2ee01cf0 .concat [ 1 1 0 0], L_0x7c61cc4e70a8, L_0x2ee01c80;
L_0x2ee01d90 .functor MUXZ 2, L_0x2ee01cf0, L_0x7c61cc4e7060, L_0x2ee01a10, C4<>;
L_0x2ee01f60 .functor MUXZ 2, L_0x2ee01d90, L_0x7c61cc4e7018, L_0x2ee01970, C4<>;
L_0x2ee02140 .functor MUXZ 2, L_0x7c61cc4e7180, L_0x7c61cc4e7138, L_0x2ee01a10, C4<>;
L_0x2ee022d0 .functor MUXZ 2, L_0x2ee02140, L_0x7c61cc4e70f0, L_0x2ee01970, C4<>;
L_0x2ee02450 .functor MUXZ 1, L_0x7c61cc4e7210, L_0x7c61cc4e71c8, L_0x2ee01a10, C4<>;
L_0x2ee025e0 .functor MUXZ 1, L_0x2ee02450, L_0x2ee01ab0, L_0x2ee01970, C4<>;
L_0x2ee027f0 .functor MUXZ 1, L_0x2ee01b50, L_0x7c61cc4e72a0, L_0x2ee01a10, C4<>;
L_0x2ee02900 .functor MUXZ 1, L_0x2ee027f0, L_0x7c61cc4e7258, L_0x2ee01970, C4<>;
L_0x2ee02b40 .functor MUXZ 1, L_0x2ee02a40, L_0x7c61cc4e7330, L_0x2ee01a10, C4<>;
L_0x2ee02cb0 .functor MUXZ 1, L_0x2ee02b40, L_0x7c61cc4e72e8, L_0x2ee01970, C4<>;
L_0x2ee02df0 .functor MUXZ 1, L_0x7c61cc4e7450, L_0x7c61cc4e7408, L_0x2ee01b50, C4<>;
L_0x2ee02fc0 .functor MUXZ 1, L_0x2ee02df0, L_0x7c61cc4e73c0, L_0x2ee01a10, C4<>;
L_0x2ee03100 .functor MUXZ 1, L_0x2ee02fc0, L_0x7c61cc4e7378, L_0x2ee01970, C4<>;
L_0x2ee032e0 .functor MUXZ 1, L_0x7c61cc4e7528, L_0x7c61cc4e74e0, L_0x2ee01a10, C4<>;
L_0x2ee03530 .functor MUXZ 1, L_0x2ee032e0, L_0x7c61cc4e7498, L_0x2ee01970, C4<>;
L_0x2ee031a0 .functor MUXZ 1, L_0x7c61cc4e7600, L_0x7c61cc4e75b8, L_0x2ee01a10, C4<>;
L_0x2ee038d0 .functor MUXZ 1, L_0x2ee031a0, L_0x7c61cc4e7570, L_0x2ee01970, C4<>;
L_0x2ee03ad0 .part L_0x2ee072c0, 0, 4;
L_0x2ee03b70 .cmp/eq 4, L_0x2ee03ad0, L_0x7c61cc4e7648;
LS_0x2ee03f30_0_0 .concat [ 1 1 1 1], L_0x2ee02900, L_0x2ee03e20, L_0x2ee02cb0, L_0x2ee03100;
LS_0x2ee03f30_0_4 .concat [ 1 2 0 0], L_0x2ee03530, v0x2edde7e0_0;
L_0x2ee03f30 .concat [ 4 3 0 0], LS_0x2ee03f30_0_0, LS_0x2ee03f30_0_4;
L_0x2ee040c0 .part v0x2eddc690_0, 5, 2;
L_0x2ee04290 .part v0x2eddc690_0, 4, 1;
L_0x2ee04380 .part v0x2eddc690_0, 3, 1;
L_0x2ee04510 .part v0x2eddc690_0, 2, 1;
L_0x2ee045b0 .part v0x2eddc690_0, 1, 1;
L_0x2ee04750 .part v0x2eddc690_0, 0, 1;
L_0x2ee047f0 .concat [ 1 5 1 0], o0x7c61cca71278, v0x2eddddd0_0, L_0x2ee025e0;
L_0x2ee049a0 .part v0x2eddce20_0, 6, 1;
L_0x2ee04a40 .part v0x2eddce20_0, 1, 5;
L_0x2ee04c00 .part v0x2eddce20_0, 0, 1;
L_0x2ee04ca0 .part L_0x2ee072c0, 16, 4;
L_0x2ee05cf0 .part L_0x2ee21bf0, 0, 4;
L_0x2ee061a0 .concat [ 1 1 1 1], L_0x2ee06090, L_0x2ee05f20, L_0x2ee04750, L_0x2ee05fd0;
L_0x2ee064b0 .part v0x2eddd4c0_0, 3, 1;
L_0x2ee065e0 .part v0x2eddd4c0_0, 2, 1;
L_0x2ee067d0 .part v0x2eddd4c0_0, 1, 1;
L_0x2ee06870 .part v0x2eddd4c0_0, 0, 1;
L_0x2ee06b00 .concat [ 1 1 1 0], L_0x2ee06870, L_0x2ee067d0, L_0x2ee065e0;
L_0x2ee06c30 .part v0x2edddb90_0, 2, 1;
L_0x2ee06ed0 .part v0x2edddb90_0, 1, 1;
L_0x2ee06f70 .part v0x2edddb90_0, 0, 1;
S_0x2edd9bb0 .scope module, "Cond" "conditional" 7 163, 8 1 0, S_0x2edd9620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /INPUT 4 "ALUFlags";
    .port_info 3 /INPUT 2 "FlagsWrite";
    .port_info 4 /OUTPUT 1 "CondEx";
    .port_info 5 /OUTPUT 4 "FlagsNext";
    .port_info 6 /OUTPUT 1 "carry";
L_0x2ee04b80 .functor BUFZ 4, v0x2eddbde0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x2ee050e0 .functor XNOR 1, L_0x2ee04ae0, L_0x2ee04fb0, C4<0>, C4<0>;
L_0x2ee051f0 .functor AND 1, L_0x2ee05150, v0x2edda0a0_0, C4<1>, C4<1>;
L_0x2ee058c0 .functor AND 1, L_0x2ee05790, v0x2edda0a0_0, C4<1>, C4<1>;
v0x2edd9ec0_0 .net "ALUFlags", 3 0, L_0x2ee05cf0;  1 drivers
v0x2edd9fc0_0 .net "Cond", 3 0, v0x2eddb700_0;  alias, 1 drivers
v0x2edda0a0_0 .var "CondEx", 0 0;
v0x2edda140_0 .net "Flags", 3 0, v0x2eddbde0_0;  alias, 1 drivers
v0x2edda220_0 .net "FlagsNext", 3 0, L_0x2ee056a0;  alias, 1 drivers
v0x2edda350_0 .net "FlagsWrite", 1 0, L_0x2ee040c0;  alias, 1 drivers
v0x2edda430_0 .net *"_ivl_12", 0 0, L_0x2ee05150;  1 drivers
v0x2edda510_0 .net *"_ivl_13", 0 0, L_0x2ee051f0;  1 drivers
v0x2edda5f0_0 .net *"_ivl_16", 1 0, L_0x2ee05300;  1 drivers
v0x2edda6d0_0 .net *"_ivl_18", 1 0, L_0x2ee053e0;  1 drivers
v0x2edda7b0_0 .net *"_ivl_19", 1 0, L_0x2ee05510;  1 drivers
v0x2edda890_0 .net *"_ivl_25", 0 0, L_0x2ee05790;  1 drivers
v0x2edda970_0 .net *"_ivl_26", 0 0, L_0x2ee058c0;  1 drivers
v0x2eddaa50_0 .net *"_ivl_29", 1 0, L_0x2ee05960;  1 drivers
v0x2eddab30_0 .net *"_ivl_31", 1 0, L_0x2ee05a00;  1 drivers
v0x2eddac10_0 .net *"_ivl_32", 1 0, L_0x2ee05b10;  1 drivers
v0x2eddacf0_0 .net *"_ivl_6", 3 0, L_0x2ee04b80;  1 drivers
v0x2eddadd0_0 .net8 "carry", 0 0, RS_0x7c61cca70768;  alias, 2 drivers
v0x2eddae90_0 .net "ge", 0 0, L_0x2ee050e0;  1 drivers
v0x2eddaf50_0 .net "neg", 0 0, L_0x2ee04ae0;  1 drivers
v0x2eddb010_0 .net "overflow", 0 0, L_0x2ee04fb0;  1 drivers
v0x2eddb0d0_0 .net "zero", 0 0, L_0x2ee04e70;  1 drivers
E_0x2edd0f70/0 .event anyedge, v0x2edd9fc0_0, v0x2eddb0d0_0, v0x2eddadd0_0, v0x2eddaf50_0;
E_0x2edd0f70/1 .event anyedge, v0x2eddb010_0, v0x2eddae90_0;
E_0x2edd0f70 .event/or E_0x2edd0f70/0, E_0x2edd0f70/1;
L_0x2ee04ae0 .part L_0x2ee04b80, 3, 1;
L_0x2ee04e70 .part L_0x2ee04b80, 2, 1;
L_0x2ee04f10 .part L_0x2ee04b80, 1, 1;
L_0x2ee04fb0 .part L_0x2ee04b80, 0, 1;
L_0x2ee05150 .part L_0x2ee040c0, 1, 1;
L_0x2ee05300 .part L_0x2ee05cf0, 2, 2;
L_0x2ee053e0 .part v0x2eddbde0_0, 2, 2;
L_0x2ee05510 .functor MUXZ 2, L_0x2ee053e0, L_0x2ee05300, L_0x2ee051f0, C4<>;
L_0x2ee056a0 .concat8 [ 2 2 0 0], L_0x2ee05b10, L_0x2ee05510;
L_0x2ee05790 .part L_0x2ee040c0, 0, 1;
L_0x2ee05960 .part L_0x2ee05cf0, 0, 2;
L_0x2ee05a00 .part v0x2eddbde0_0, 0, 2;
L_0x2ee05b10 .functor MUXZ 2, L_0x2ee05a00, L_0x2ee05960, L_0x2ee058c0, C4<>;
S_0x2eddb2b0 .scope module, "condregE" "registro_flanco_positivo" 7 149, 9 66 0, S_0x2edd9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2eddb460 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2eddb550_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2eddb640_0 .net "d", 3 0, L_0x2ee04ca0;  1 drivers
v0x2eddb700_0 .var "q", 3 0;
v0x2eddb800_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
E_0x2edd0c70 .event posedge, v0x2eddb800_0, v0x2ec8ee40_0;
S_0x2eddb950 .scope module, "flagsreg" "registro_flanco_positivo" 7 157, 9 66 0, S_0x2edd9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2eddbb30 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2eddbc30_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2eddbd20_0 .net "d", 3 0, L_0x2ee056a0;  alias, 1 drivers
v0x2eddbde0_0 .var "q", 3 0;
v0x2eddbee0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2eddc000 .scope module, "flushedregsE" "registro_flanco_positivo_habilitacion_limpieza" 7 131, 9 25 0, S_0x2edd9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 7 "d";
    .port_info 5 /OUTPUT 7 "q";
P_0x2eddc1e0 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000000111>;
v0x2eddc360_0 .net "clear", 0 0, L_0x2ee228c0;  alias, 1 drivers
v0x2eddc440_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2eddc500_0 .net "d", 6 0, L_0x2ee03f30;  1 drivers
L_0x7c61cc4e7690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2eddc5d0_0 .net "en", 0 0, L_0x7c61cc4e7690;  1 drivers
v0x2eddc690_0 .var "q", 6 0;
v0x2eddc7c0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2eddc9b0 .scope module, "regsE" "registro_flanco_positivo" 7 141, 9 66 0, S_0x2edd9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
P_0x2eddcbe0 .param/l "WIDTH" 0 9 72, +C4<000000000000000000000000000000111>;
v0x2eddcc80_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2eddcd40_0 .net "d", 6 0, L_0x2ee047f0;  1 drivers
v0x2eddce20_0 .var "q", 6 0;
v0x2eddcee0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2eddd030 .scope module, "regs_M" "registro_flanco_positivo" 7 182, 9 66 0, S_0x2edd9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2eddd1c0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2eddd320_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2eddd3e0_0 .net "d", 3 0, L_0x2ee061a0;  1 drivers
v0x2eddd4c0_0 .var "q", 3 0;
v0x2eddd5b0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2eddd700 .scope module, "regs_W" "registro_flanco_positivo" 7 190, 9 66 0, S_0x2edd9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_0x2eddd890 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000011>;
v0x2eddd9f0_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edddab0_0 .net "d", 2 0, L_0x2ee06b00;  1 drivers
v0x2edddb90_0 .var "q", 2 0;
v0x2edddc80_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2ede2bf0 .scope module, "Data_path" "datapath" 6 63, 10 1 0, S_0x2edd9160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 2 "ImmSrcD";
    .port_info 4 /INPUT 1 "ALUSrcE";
    .port_info 5 /INPUT 1 "BranchTakenE";
    .port_info 6 /INPUT 5 "ALUControlE";
    .port_info 7 /INPUT 1 "CarryE";
    .port_info 8 /INPUT 1 "MemtoRegW";
    .port_info 9 /INPUT 1 "PCSrcW";
    .port_info 10 /INPUT 1 "RegWriteW";
    .port_info 11 /OUTPUT 32 "PCF";
    .port_info 12 /INPUT 32 "InstrF";
    .port_info 13 /OUTPUT 32 "InstrD";
    .port_info 14 /OUTPUT 32 "ALUOutM";
    .port_info 15 /OUTPUT 32 "WriteDataM";
    .port_info 16 /INPUT 32 "ReadDataM";
    .port_info 17 /OUTPUT 5 "ALUFlagsE";
    .port_info 18 /OUTPUT 1 "Match_1E_M";
    .port_info 19 /OUTPUT 1 "Match_1E_W";
    .port_info 20 /OUTPUT 1 "Match_2E_M";
    .port_info 21 /OUTPUT 1 "Match_2E_W";
    .port_info 22 /OUTPUT 1 "Match_12D_E";
    .port_info 23 /INPUT 2 "ForwardAE";
    .port_info 24 /INPUT 2 "ForwardBE";
    .port_info 25 /INPUT 1 "StallF";
    .port_info 26 /INPUT 1 "StallD";
    .port_info 27 /INPUT 1 "FlushD";
P_0x2eddd930 .param/l "ALUCONTROL_WIDTH" 0 10 35, +C4<00000000000000000000000000000101>;
P_0x2eddd970 .param/l "ALU_FLAGS_WIDTH" 1 10 34, +C4<00000000000000000000000000000101>;
L_0x2ee07c30 .functor NOT 1, L_0x2ee22730, C4<0>, C4<0>, C4<0>;
L_0x2ee07d40 .functor BUFZ 32, L_0x2ee07ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2ee17e50 .functor NOT 1, L_0x2ee226c0, C4<0>, C4<0>, C4<0>;
L_0x2ee225e0 .functor OR 1, L_0x2ee224a0, L_0x2ee22540, C4<0>, C4<0>;
v0x2edfa8b0_0 .net "ALUControlE", 4 0, L_0x2ee04a40;  alias, 1 drivers
v0x2edfa9e0_0 .net "ALUFlagsE", 4 0, L_0x2ee21bf0;  alias, 1 drivers
v0x2edfaaf0_0 .net "ALUOutM", 31 0, v0x2ededb90_0;  alias, 1 drivers
v0x2edfab90_0 .net "ALUOutW", 31 0, v0x2eded4f0_0;  1 drivers
v0x2edfac50_0 .net "ALUResultE", 31 0, v0x2ede4c70_0;  1 drivers
v0x2edfad60_0 .net "ALUSrcE", 0 0, L_0x2ee049a0;  alias, 1 drivers
v0x2edfae50_0 .net "BranchTakenE", 0 0, L_0x2ee05e20;  alias, 1 drivers
v0x2edfaf40_0 .net8 "CarryE", 0 0, RS_0x7c61cca70768;  alias, 2 drivers
v0x2edfb030_0 .net "ExtImmD", 31 0, v0x2edefe80_0;  1 drivers
v0x2edfb0f0_0 .net "ExtImmE", 31 0, v0x2edf05f0_0;  1 drivers
v0x2edfb200_0 .net "FlushD", 0 0, L_0x2ee22ac0;  alias, 1 drivers
v0x2edfb2a0_0 .net "ForwardAE", 1 0, v0x2edfe120_0;  alias, 1 drivers
v0x2edfb340_0 .net "ForwardBE", 1 0, v0x2edfe210_0;  alias, 1 drivers
v0x2edfb3e0_0 .net "ImmSrcD", 1 0, L_0x2ee022d0;  alias, 1 drivers
v0x2edfb4d0_0 .net "InstrD", 31 0, v0x2edf0eb0_0;  alias, 1 drivers
v0x2edfb590_0 .net "InstrF", 31 0, L_0x2ee23140;  alias, 1 drivers
v0x2edfb680_0 .net "Match_12D_E", 0 0, L_0x2ee225e0;  alias, 1 drivers
v0x2edfb740_0 .net "Match_1D_E", 0 0, L_0x2ee224a0;  1 drivers
v0x2edfb7e0_0 .net "Match_1E_M", 0 0, L_0x2ee22100;  alias, 1 drivers
v0x2edfb880_0 .net "Match_1E_W", 0 0, L_0x2ee221a0;  alias, 1 drivers
v0x2edfb920_0 .net "Match_2D_E", 0 0, L_0x2ee22540;  1 drivers
v0x2edfb9c0_0 .net "Match_2E_M", 0 0, L_0x2ee22240;  alias, 1 drivers
v0x2edfba60_0 .net "Match_2E_W", 0 0, L_0x2ee22370;  alias, 1 drivers
v0x2edfbb00_0 .net "MemtoRegW", 0 0, L_0x2ee06c30;  alias, 1 drivers
v0x2edfbbf0_0 .net "PCF", 31 0, v0x2edf49a0_0;  alias, 1 drivers
v0x2edfbc90_0 .net "PCPlus4F", 31 0, L_0x2ee07ca0;  1 drivers
v0x2edfbd80_0 .net "PCPlus8D", 31 0, L_0x2ee07d40;  1 drivers
v0x2edfbe20_0 .net "PCSrcW", 0 0, L_0x2ee06f70;  alias, 1 drivers
v0x2edfbf10_0 .net "PCnext1F", 31 0, L_0x2ee079d0;  1 drivers
v0x2edfc000_0 .net "PCnextF", 31 0, L_0x2ee07a70;  1 drivers
v0x2edfc0f0_0 .net "RA1D", 3 0, L_0x2ee07360;  1 drivers
v0x2edfc190_0 .net "RA1E", 3 0, v0x2edf57f0_0;  1 drivers
v0x2edfc230_0 .net "RA2D", 3 0, L_0x2ee076b0;  1 drivers
v0x2edfc590_0 .net "RA2E", 3 0, v0x2edf6630_0;  1 drivers
v0x2edfc650_0 .net "ReadDataM", 31 0, L_0x2ee23390;  alias, 1 drivers
v0x2edfc710_0 .net "ReadDataW", 31 0, v0x2edf7b00_0;  1 drivers
v0x2edfc7d0_0 .net "RegSrcD", 1 0, L_0x2ee01f60;  alias, 1 drivers
v0x2edfc890_0 .net "RegWriteW", 0 0, L_0x2ee06ed0;  alias, 1 drivers
v0x2edfc980_0 .net "ResultW", 31 0, L_0x2ee22060;  1 drivers
v0x2edfca20_0 .net "SrcAE", 31 0, L_0x2ee18b10;  1 drivers
v0x2edfcb30_0 .net "SrcBE", 31 0, L_0x2ee190d0;  1 drivers
v0x2edfcc40_0 .net "StallD", 0 0, L_0x2ee226c0;  alias, 1 drivers
v0x2edfcd00_0 .net "StallF", 0 0, L_0x2ee22730;  alias, 1 drivers
v0x2edfcdc0_0 .net "WA3E", 3 0, v0x2edf91d0_0;  1 drivers
v0x2edfcf10_0 .net "WA3M", 3 0, v0x2edf98b0_0;  1 drivers
v0x2edfd060_0 .net "WA3W", 3 0, v0x2edf9f90_0;  1 drivers
v0x2edfd1b0_0 .net "WriteDataE", 31 0, L_0x2ee18fb0;  1 drivers
v0x2edfd270_0 .net "WriteDataM", 31 0, v0x2edfa6a0_0;  alias, 1 drivers
o0x7c61cca72238 .functor BUFZ 1, C4<z>; HiZ drive
v0x2edfd330_0 .net "carryE", 0 0, o0x7c61cca72238;  0 drivers
v0x2edfd3d0_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edfd470_0 .net "rd1D", 31 0, L_0x2ee18140;  1 drivers
v0x2edfd510_0 .net "rd1E", 31 0, v0x2edf6d40_0;  1 drivers
v0x2edfd5b0_0 .net "rd2D", 31 0, L_0x2ee18590;  1 drivers
v0x2edfd670_0 .net "rd2E", 31 0, v0x2edf7420_0;  1 drivers
v0x2edfd780_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
L_0x2ee07400 .part v0x2edf0eb0_0, 16, 4;
L_0x2ee07530 .part L_0x2ee01f60, 0, 1;
L_0x2ee07750 .part v0x2edf0eb0_0, 0, 4;
L_0x2ee077f0 .part v0x2edf0eb0_0, 12, 4;
L_0x2ee078e0 .part L_0x2ee01f60, 1, 1;
L_0x2ee187b0 .part v0x2edf0eb0_0, 0, 24;
L_0x2ee18890 .part v0x2edf0eb0_0, 12, 4;
S_0x2ede3230 .scope module, "ALU" "alu" 10 254, 11 1 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "ALUControl";
    .port_info 3 /INPUT 1 "CarryIn";
    .port_info 4 /OUTPUT 32 "Result";
    .port_info 5 /OUTPUT 5 "ALUFlags";
P_0x2ede3410 .param/l "ADC" 1 11 16, C4<00001>;
P_0x2ede3450 .param/l "ADD" 1 11 15, C4<00000>;
P_0x2ede3490 .param/l "ALUCONTROL_WIDTH" 0 11 10, +C4<00000000000000000000000000000101>;
P_0x2ede34d0 .param/l "ALU_FLAGS_WIDTH" 1 11 11, +C4<00000000000000000000000000000101>;
P_0x2ede3510 .param/l "AND_OP" 1 11 36, C4<10000>;
P_0x2ede3550 .param/l "ASHIFT" 1 11 50, C4<11011>;
P_0x2ede3590 .param/l "BIC" 1 11 37, C4<10001>;
P_0x2ede35d0 .param/l "CMN" 1 11 42, C4<10101>;
P_0x2ede3610 .param/l "CMP" 1 11 45, C4<11000>;
P_0x2ede3650 .param/l "DATA_WIDTH" 0 11 12, +C4<00000000000000000000000000100000>;
P_0x2ede3690 .param/l "EOR" 1 11 40, C4<10100>;
P_0x2ede36d0 .param/l "LSHIFT" 1 11 48, C4<11100>;
P_0x2ede3710 .param/l "MOV" 1 11 47, C4<11001>;
P_0x2ede3750 .param/l "MUL" 1 11 24, C4<00111>;
P_0x2ede3790 .param/l "ORN" 1 11 39, C4<10011>;
P_0x2ede37d0 .param/l "ORR" 1 11 38, C4<10010>;
P_0x2ede3810 .param/l "QADD" 1 11 17, C4<00010>;
P_0x2ede3850 .param/l "QSUB" 1 11 22, C4<00110>;
P_0x2ede3890 .param/l "ROR" 1 11 51, C4<11101>;
P_0x2ede38d0 .param/l "RRX" 1 11 52, C4<11110>;
P_0x2ede3910 .param/l "RSB" 1 11 21, C4<00101>;
P_0x2ede3950 .param/l "RSHIFT" 1 11 49, C4<11010>;
P_0x2ede3990 .param/l "SATURATED_MAX" 1 11 62, C4<01111111111111111111111111111111>;
P_0x2ede39d0 .param/l "SATURATED_MIN" 1 11 63, C4<10000000000000000000000000000000>;
P_0x2ede3a10 .param/l "SBC" 1 11 20, C4<00100>;
P_0x2ede3a50 .param/l "SDIV" 1 11 34, C4<01111>;
P_0x2ede3a90 .param/l "SUB" 1 11 19, C4<00011>;
P_0x2ede3ad0 .param/l "TEQ" 1 11 44, C4<10111>;
P_0x2ede3b10 .param/l "TST" 1 11 43, C4<10110>;
P_0x2ede3b50 .param/l "UDIV" 1 11 33, C4<01110>;
L_0x2ee1a100 .functor AND 1, L_0x2ee1a560, L_0x2ee1a600, C4<1>, C4<1>;
L_0x2ee19510 .functor AND 1, L_0x2ee1a800, L_0x2ee1a8a0, C4<1>, C4<1>;
L_0x2ee1aab0 .functor OR 1, L_0x2ee1a100, L_0x2ee19510, C4<0>, C4<0>;
L_0x2ee1adb0 .functor AND 1, L_0x2ee1abc0, L_0x2ee1ac60, C4<1>, C4<1>;
L_0x2ee1aef0 .functor OR 1, L_0x2ee1aab0, L_0x2ee1adb0, C4<0>, C4<0>;
L_0x2ee1b000 .functor NOT 1, L_0x2ee1a940, C4<0>, C4<0>, C4<0>;
L_0x2ee1b260 .functor AND 1, L_0x2ee1b000, L_0x2ee1b100, C4<1>, C4<1>;
L_0x2ee1b580 .functor AND 1, L_0x2ee1b370, L_0x2ee1b410, C4<1>, C4<1>;
L_0x2ee1b6e0 .functor OR 1, L_0x2ee1b260, L_0x2ee1b580, C4<0>, C4<0>;
L_0x2ee1bb20 .functor NOT 1, L_0x2ee1b9a0, C4<0>, C4<0>, C4<0>;
L_0x2ee1bbe0 .functor AND 1, L_0x2ee1b7f0, L_0x2ee1bb20, C4<1>, C4<1>;
L_0x2ee1bca0 .functor OR 1, L_0x2ee1b6e0, L_0x2ee1bbe0, C4<0>, C4<0>;
L_0x2ee1c1e0 .functor XOR 1, L_0x2ee1d8c0, L_0x2ee1d9b0, C4<0>, C4<0>;
L_0x2ee1e060 .functor XOR 1, L_0x2ee1dd50, L_0x2ee1dfc0, C4<0>, C4<0>;
L_0x2ee1bdb0 .functor OR 1, L_0x2ee1f040, L_0x2ee1f330, C4<0>, C4<0>;
L_0x2ee1f9d0 .functor OR 1, L_0x2ee1bdb0, L_0x2ee1f4f0, C4<0>, C4<0>;
L_0x7c61cc4e8068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ee209e0 .functor XNOR 1, L_0x2ee20730, L_0x7c61cc4e8068, C4<0>, C4<0>;
L_0x2ee21060 .functor XOR 1, L_0x2ee20af0, L_0x2ee20da0, C4<0>, C4<0>;
L_0x2ee212b0 .functor XOR 1, L_0x2ee21060, L_0x2ee21210, C4<0>, C4<0>;
L_0x2ee213c0 .functor NOT 1, L_0x2ee212b0, C4<0>, C4<0>, C4<0>;
L_0x2ee21530 .functor AND 1, L_0x2ee209e0, L_0x2ee213c0, C4<1>, C4<1>;
L_0x2ee21910 .functor XOR 1, L_0x2ee21170, L_0x2ee21870, C4<0>, C4<0>;
L_0x2ee21ae0 .functor AND 1, L_0x2ee21530, L_0x2ee21910, C4<1>, C4<1>;
v0x2ede49c0_0 .net "ALUControl", 4 0, L_0x2ee04a40;  alias, 1 drivers
v0x2ede4ad0_0 .net "ALUFlags", 4 0, L_0x2ee21bf0;  alias, 1 drivers
v0x2ede4ba0_0 .net "CarryIn", 0 0, o0x7c61cca72238;  alias, 0 drivers
v0x2ede4c70_0 .var "Result", 31 0;
L_0x7c61cc4e7b58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2ede4d30_0 .net *"_ivl_101", 26 0, L_0x7c61cc4e7b58;  1 drivers
v0x2ede4e60_0 .net *"_ivl_102", 31 0, L_0x2ee1c140;  1 drivers
v0x2ede4f40_0 .net *"_ivl_105", 0 0, L_0x2ee1c2f0;  1 drivers
L_0x7c61cc4e7ba0 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x2ede5020_0 .net/2u *"_ivl_106", 4 0, L_0x7c61cc4e7ba0;  1 drivers
v0x2ede5100_0 .net *"_ivl_108", 0 0, L_0x2ee1c4e0;  1 drivers
v0x2ede51c0_0 .net *"_ivl_110", 31 0, L_0x2ee1c5d0;  1 drivers
L_0x7c61cc4e7be8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2ede52a0_0 .net *"_ivl_113", 26 0, L_0x7c61cc4e7be8;  1 drivers
L_0x7c61cc4e7c30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2ede5380_0 .net/2u *"_ivl_114", 31 0, L_0x7c61cc4e7c30;  1 drivers
v0x2ede5460_0 .net *"_ivl_116", 31 0, L_0x2ee1c800;  1 drivers
v0x2ede5540_0 .net *"_ivl_119", 0 0, L_0x2ee1c970;  1 drivers
L_0x7c61cc4e7918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede5620_0 .net/2u *"_ivl_12", 0 0, L_0x7c61cc4e7918;  1 drivers
L_0x7c61cc4e7c78 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x2ede5700_0 .net/2u *"_ivl_120", 4 0, L_0x7c61cc4e7c78;  1 drivers
v0x2ede57e0_0 .net *"_ivl_122", 0 0, L_0x2ee1cb80;  1 drivers
v0x2ede58a0_0 .net *"_ivl_125", 0 0, L_0x2ee1cc70;  1 drivers
L_0x7c61cc4e7cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede5980_0 .net/2u *"_ivl_126", 0 0, L_0x7c61cc4e7cc0;  1 drivers
v0x2ede5a60_0 .net *"_ivl_128", 0 0, L_0x2ee1ca90;  1 drivers
v0x2ede5b40_0 .net *"_ivl_130", 0 0, L_0x2ee1cf30;  1 drivers
L_0x7c61cc4e7d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2ede5c20_0 .net/2u *"_ivl_136", 31 0, L_0x7c61cc4e7d08;  1 drivers
v0x2ede5d00_0 .net *"_ivl_14", 32 0, L_0x2ee19860;  1 drivers
L_0x7c61cc4e7d50 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x2ede5de0_0 .net/2u *"_ivl_140", 4 0, L_0x7c61cc4e7d50;  1 drivers
v0x2ede5ec0_0 .net *"_ivl_142", 0 0, L_0x2ee1d670;  1 drivers
v0x2ede5f80_0 .net *"_ivl_145", 0 0, L_0x2ee1d8c0;  1 drivers
v0x2ede6060_0 .net *"_ivl_147", 0 0, L_0x2ee1d9b0;  1 drivers
v0x2ede6140_0 .net *"_ivl_148", 0 0, L_0x2ee1c1e0;  1 drivers
L_0x7c61cc4e7d98 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x2ede6200_0 .net/2u *"_ivl_150", 4 0, L_0x7c61cc4e7d98;  1 drivers
v0x2ede62e0_0 .net *"_ivl_152", 0 0, L_0x2ee1dc60;  1 drivers
v0x2ede63a0_0 .net *"_ivl_155", 0 0, L_0x2ee1dd50;  1 drivers
v0x2ede6480_0 .net *"_ivl_157", 0 0, L_0x2ee1dfc0;  1 drivers
v0x2ede6560_0 .net *"_ivl_158", 0 0, L_0x2ee1e060;  1 drivers
L_0x7c61cc4e7960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede6620_0 .net/2u *"_ivl_16", 0 0, L_0x7c61cc4e7960;  1 drivers
L_0x7c61cc4e7de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede6700_0 .net/2u *"_ivl_160", 0 0, L_0x7c61cc4e7de0;  1 drivers
v0x2ede67e0_0 .net *"_ivl_162", 0 0, L_0x2ee1e1f0;  1 drivers
L_0x7c61cc4e7e28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x2ede68c0_0 .net/2u *"_ivl_166", 4 0, L_0x7c61cc4e7e28;  1 drivers
v0x2ede69a0_0 .net *"_ivl_168", 0 0, L_0x2ee1e6a0;  1 drivers
v0x2ede6a60_0 .net *"_ivl_171", 0 0, L_0x2ee1e930;  1 drivers
L_0x7c61cc4e7e70 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x2ede6b40_0 .net/2u *"_ivl_172", 4 0, L_0x7c61cc4e7e70;  1 drivers
v0x2ede6c20_0 .net *"_ivl_174", 0 0, L_0x2ee1e9d0;  1 drivers
v0x2ede6ce0_0 .net *"_ivl_177", 0 0, L_0x2ee1ec20;  1 drivers
L_0x7c61cc4e7eb8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x2ede6dc0_0 .net/2u *"_ivl_178", 4 0, L_0x7c61cc4e7eb8;  1 drivers
v0x2ede6ea0_0 .net *"_ivl_18", 32 0, L_0x2ee19950;  1 drivers
v0x2ede6f80_0 .net *"_ivl_180", 0 0, L_0x2ee1ecc0;  1 drivers
L_0x7c61cc4e7f00 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x2ede7040_0 .net/2u *"_ivl_182", 4 0, L_0x7c61cc4e7f00;  1 drivers
v0x2ede7120_0 .net *"_ivl_184", 0 0, L_0x2ee1ef20;  1 drivers
L_0x7c61cc4e7f48 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x2ede71e0_0 .net/2u *"_ivl_186", 4 0, L_0x7c61cc4e7f48;  1 drivers
v0x2ede72c0_0 .net *"_ivl_188", 0 0, L_0x2ee1f040;  1 drivers
L_0x7c61cc4e7f90 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x2ede7380_0 .net/2u *"_ivl_190", 4 0, L_0x7c61cc4e7f90;  1 drivers
v0x2ede7460_0 .net *"_ivl_192", 0 0, L_0x2ee1f330;  1 drivers
v0x2ede7520_0 .net *"_ivl_195", 0 0, L_0x2ee1bdb0;  1 drivers
L_0x7c61cc4e7fd8 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x2ede75e0_0 .net/2u *"_ivl_196", 4 0, L_0x7c61cc4e7fd8;  1 drivers
v0x2ede76c0_0 .net *"_ivl_198", 0 0, L_0x2ee1f4f0;  1 drivers
L_0x7c61cc4e7888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede7780_0 .net/2u *"_ivl_2", 0 0, L_0x7c61cc4e7888;  1 drivers
v0x2ede7860_0 .net *"_ivl_201", 0 0, L_0x2ee1f9d0;  1 drivers
L_0x7c61cc4e8020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede7920_0 .net/2u *"_ivl_202", 0 0, L_0x7c61cc4e8020;  1 drivers
v0x2ede7a00_0 .net *"_ivl_204", 0 0, L_0x2ee1fb70;  1 drivers
v0x2ede7ae0_0 .net *"_ivl_206", 0 0, L_0x2ee1fd00;  1 drivers
v0x2ede7bc0_0 .net *"_ivl_208", 0 0, L_0x2ee20080;  1 drivers
v0x2ede7ca0_0 .net *"_ivl_210", 0 0, L_0x2ee20210;  1 drivers
v0x2ede7d80_0 .net *"_ivl_215", 0 0, L_0x2ee20730;  1 drivers
v0x2ede7e60_0 .net/2u *"_ivl_216", 0 0, L_0x7c61cc4e8068;  1 drivers
v0x2ede7f40_0 .net *"_ivl_218", 0 0, L_0x2ee209e0;  1 drivers
L_0x7c61cc4e79a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2ede8000_0 .net/2u *"_ivl_22", 31 0, L_0x7c61cc4e79a8;  1 drivers
v0x2ede84f0_0 .net *"_ivl_221", 0 0, L_0x2ee20af0;  1 drivers
v0x2ede85d0_0 .net *"_ivl_223", 0 0, L_0x2ee20da0;  1 drivers
v0x2ede86b0_0 .net *"_ivl_224", 0 0, L_0x2ee21060;  1 drivers
v0x2ede8790_0 .net *"_ivl_227", 0 0, L_0x2ee21210;  1 drivers
v0x2ede8870_0 .net *"_ivl_228", 0 0, L_0x2ee212b0;  1 drivers
v0x2ede8950_0 .net *"_ivl_230", 0 0, L_0x2ee213c0;  1 drivers
v0x2ede8a30_0 .net *"_ivl_232", 0 0, L_0x2ee21530;  1 drivers
v0x2ede8b10_0 .net *"_ivl_235", 0 0, L_0x2ee21170;  1 drivers
v0x2ede8bf0_0 .net *"_ivl_237", 0 0, L_0x2ee21870;  1 drivers
v0x2ede8cd0_0 .net *"_ivl_238", 0 0, L_0x2ee21910;  1 drivers
v0x2ede8db0_0 .net *"_ivl_24", 0 0, L_0x2ee19bc0;  1 drivers
v0x2ede8e70_0 .net *"_ivl_26", 31 0, L_0x2ee19d00;  1 drivers
L_0x7c61cc4e79f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2ede8f50_0 .net/2u *"_ivl_28", 31 0, L_0x7c61cc4e79f0;  1 drivers
L_0x7c61cc4e7a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2ede9030_0 .net/2u *"_ivl_32", 31 0, L_0x7c61cc4e7a38;  1 drivers
v0x2ede9110_0 .net *"_ivl_34", 0 0, L_0x2ee19f70;  1 drivers
v0x2ede91d0_0 .net *"_ivl_36", 31 0, L_0x2ee1a060;  1 drivers
L_0x7c61cc4e7a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2ede92b0_0 .net/2u *"_ivl_38", 31 0, L_0x7c61cc4e7a80;  1 drivers
v0x2ede9390_0 .net *"_ivl_4", 32 0, L_0x2ee192a0;  1 drivers
v0x2ede9470_0 .net *"_ivl_45", 0 0, L_0x2ee1a560;  1 drivers
v0x2ede9550_0 .net *"_ivl_47", 0 0, L_0x2ee1a600;  1 drivers
v0x2ede9630_0 .net *"_ivl_48", 0 0, L_0x2ee1a100;  1 drivers
v0x2ede9710_0 .net *"_ivl_51", 0 0, L_0x2ee1a800;  1 drivers
v0x2ede97f0_0 .net *"_ivl_53", 0 0, L_0x2ee1a8a0;  1 drivers
v0x2ede98d0_0 .net *"_ivl_54", 0 0, L_0x2ee19510;  1 drivers
v0x2ede99b0_0 .net *"_ivl_56", 0 0, L_0x2ee1aab0;  1 drivers
v0x2ede9a90_0 .net *"_ivl_59", 0 0, L_0x2ee1abc0;  1 drivers
L_0x7c61cc4e78d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2ede9b70_0 .net/2u *"_ivl_6", 0 0, L_0x7c61cc4e78d0;  1 drivers
v0x2ede9c50_0 .net *"_ivl_61", 0 0, L_0x2ee1ac60;  1 drivers
v0x2ede9d30_0 .net *"_ivl_62", 0 0, L_0x2ee1adb0;  1 drivers
v0x2ede9e10_0 .net *"_ivl_67", 0 0, L_0x2ee1a940;  1 drivers
v0x2ede9ef0_0 .net *"_ivl_68", 0 0, L_0x2ee1b000;  1 drivers
v0x2ede9fd0_0 .net *"_ivl_71", 0 0, L_0x2ee1b100;  1 drivers
v0x2edea0b0_0 .net *"_ivl_72", 0 0, L_0x2ee1b260;  1 drivers
v0x2edea190_0 .net *"_ivl_75", 0 0, L_0x2ee1b370;  1 drivers
v0x2edea270_0 .net *"_ivl_77", 0 0, L_0x2ee1b410;  1 drivers
v0x2edea350_0 .net *"_ivl_78", 0 0, L_0x2ee1b580;  1 drivers
v0x2edea430_0 .net *"_ivl_8", 32 0, L_0x2ee193d0;  1 drivers
v0x2edea510_0 .net *"_ivl_80", 0 0, L_0x2ee1b6e0;  1 drivers
v0x2edea5f0_0 .net *"_ivl_83", 0 0, L_0x2ee1b7f0;  1 drivers
v0x2edea6d0_0 .net *"_ivl_85", 0 0, L_0x2ee1b9a0;  1 drivers
v0x2edea7b0_0 .net *"_ivl_86", 0 0, L_0x2ee1bb20;  1 drivers
v0x2edea890_0 .net *"_ivl_88", 0 0, L_0x2ee1bbe0;  1 drivers
L_0x7c61cc4e7ac8 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x2edea970_0 .net/2u *"_ivl_92", 4 0, L_0x7c61cc4e7ac8;  1 drivers
v0x2edeaa50_0 .net *"_ivl_94", 0 0, L_0x2ee1be20;  1 drivers
L_0x7c61cc4e7b10 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x2edeab10_0 .net/2u *"_ivl_96", 31 0, L_0x7c61cc4e7b10;  1 drivers
v0x2edeabf0_0 .net *"_ivl_98", 31 0, L_0x2ee1bf10;  1 drivers
v0x2edeacd0_0 .net "a", 31 0, L_0x2ee18b10;  alias, 1 drivers
v0x2edeadb0_0 .net "b", 31 0, L_0x2ee190d0;  alias, 1 drivers
v0x2edeae90_0 .net "carry", 0 0, L_0x2ee205a0;  1 drivers
v0x2edeaf50_0 .net "carry_adc", 0 0, L_0x2ee1aef0;  1 drivers
v0x2edeb010_0 .net "carry_sbc", 0 0, L_0x2ee1bca0;  1 drivers
v0x2edeb0d0_0 .net "carry_shift", 0 0, L_0x2ee1d200;  1 drivers
v0x2edeb190_0 .net "carry_sub", 0 0, L_0x2ee1a330;  1 drivers
v0x2edeb250_0 .net "extended_add", 32 0, L_0x2ee19470;  1 drivers
v0x2edeb330_0 .net "extended_sub", 32 0, L_0x2ee19a80;  1 drivers
v0x2edeb410_0 .net "neg", 0 0, L_0x2ee1d390;  1 drivers
v0x2edeb4d0_0 .net "overflow", 0 0, L_0x2ee21ae0;  1 drivers
v0x2edeb590_0 .net "saturated", 0 0, L_0x2ee1e510;  1 drivers
v0x2edeb650_0 .net "sdiv_result", 31 0, L_0x2ee19da0;  1 drivers
v0x2edeb730_0 .net "shift_amount", 4 0, L_0x2ee19170;  1 drivers
v0x2edeb810_0 .net "udiv_result", 31 0, L_0x2ee1a170;  1 drivers
v0x2edeb8f0_0 .net "zero", 0 0, L_0x2ee1d580;  1 drivers
E_0x2ede4930/0 .event anyedge, v0x2eddded0_0, v0x2edeacd0_0, v0x2edeadb0_0, v0x2ede4ba0_0;
E_0x2ede4930/1 .event anyedge, v0x2edeb250_0, v0x2edeb330_0, v0x2edeb810_0, v0x2edeb650_0;
E_0x2ede4930/2 .event anyedge, v0x2edeb730_0;
E_0x2ede4930 .event/or E_0x2ede4930/0, E_0x2ede4930/1, E_0x2ede4930/2;
L_0x2ee19170 .part L_0x2ee190d0, 0, 5;
L_0x2ee192a0 .concat [ 32 1 0 0], L_0x2ee18b10, L_0x7c61cc4e7888;
L_0x2ee193d0 .concat [ 32 1 0 0], L_0x2ee190d0, L_0x7c61cc4e78d0;
L_0x2ee19470 .arith/sum 33, L_0x2ee192a0, L_0x2ee193d0;
L_0x2ee19860 .concat [ 32 1 0 0], L_0x2ee18b10, L_0x7c61cc4e7918;
L_0x2ee19950 .concat [ 32 1 0 0], L_0x2ee190d0, L_0x7c61cc4e7960;
L_0x2ee19a80 .arith/sub 33, L_0x2ee19860, L_0x2ee19950;
L_0x2ee19bc0 .cmp/ne 32, L_0x2ee190d0, L_0x7c61cc4e79a8;
L_0x2ee19d00 .arith/div 32, L_0x2ee18b10, L_0x2ee190d0;
L_0x2ee19da0 .functor MUXZ 32, L_0x7c61cc4e79f0, L_0x2ee19d00, L_0x2ee19bc0, C4<>;
L_0x2ee19f70 .cmp/ne 32, L_0x2ee190d0, L_0x7c61cc4e7a38;
L_0x2ee1a060 .arith/div 32, L_0x2ee18b10, L_0x2ee190d0;
L_0x2ee1a170 .functor MUXZ 32, L_0x7c61cc4e7a80, L_0x2ee1a060, L_0x2ee19f70, C4<>;
L_0x2ee1a330 .part L_0x2ee18b10, 0, 1;
L_0x2ee1a560 .part L_0x2ee18b10, 0, 1;
L_0x2ee1a600 .part L_0x2ee190d0, 0, 1;
L_0x2ee1a800 .part L_0x2ee190d0, 0, 1;
L_0x2ee1a8a0 .part v0x2ede4c70_0, 0, 1;
L_0x2ee1abc0 .part v0x2ede4c70_0, 0, 1;
L_0x2ee1ac60 .part L_0x2ee18b10, 0, 1;
L_0x2ee1a940 .part L_0x2ee18b10, 0, 1;
L_0x2ee1b100 .part L_0x2ee190d0, 0, 1;
L_0x2ee1b370 .part L_0x2ee190d0, 0, 1;
L_0x2ee1b410 .part v0x2ede4c70_0, 0, 1;
L_0x2ee1b7f0 .part v0x2ede4c70_0, 0, 1;
L_0x2ee1b9a0 .part L_0x2ee18b10, 0, 1;
L_0x2ee1be20 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7ac8;
L_0x2ee1bf10 .concat [ 5 27 0 0], L_0x2ee19170, L_0x7c61cc4e7b58;
L_0x2ee1c140 .arith/sub 32, L_0x7c61cc4e7b10, L_0x2ee1bf10;
L_0x2ee1c2f0 .part/v L_0x2ee18b10, L_0x2ee1c140, 1;
L_0x2ee1c4e0 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7ba0;
L_0x2ee1c5d0 .concat [ 5 27 0 0], L_0x2ee19170, L_0x7c61cc4e7be8;
L_0x2ee1c800 .arith/sub 32, L_0x2ee1c5d0, L_0x7c61cc4e7c30;
L_0x2ee1c970 .part/v L_0x2ee18b10, L_0x2ee1c800, 1;
L_0x2ee1cb80 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7c78;
L_0x2ee1cc70 .part L_0x2ee18b10, 31, 1;
L_0x2ee1ca90 .functor MUXZ 1, L_0x7c61cc4e7cc0, L_0x2ee1cc70, L_0x2ee1cb80, C4<>;
L_0x2ee1cf30 .functor MUXZ 1, L_0x2ee1ca90, L_0x2ee1c970, L_0x2ee1c4e0, C4<>;
L_0x2ee1d200 .functor MUXZ 1, L_0x2ee1cf30, L_0x2ee1c2f0, L_0x2ee1be20, C4<>;
L_0x2ee1d390 .part v0x2ede4c70_0, 31, 1;
L_0x2ee1d580 .cmp/eq 32, v0x2ede4c70_0, L_0x7c61cc4e7d08;
L_0x2ee1d670 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7d50;
L_0x2ee1d8c0 .part L_0x2ee19470, 32, 1;
L_0x2ee1d9b0 .part L_0x2ee19470, 31, 1;
L_0x2ee1dc60 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7d98;
L_0x2ee1dd50 .part L_0x2ee19a80, 32, 1;
L_0x2ee1dfc0 .part L_0x2ee19a80, 31, 1;
L_0x2ee1e1f0 .functor MUXZ 1, L_0x7c61cc4e7de0, L_0x2ee1e060, L_0x2ee1dc60, C4<>;
L_0x2ee1e510 .functor MUXZ 1, L_0x2ee1e1f0, L_0x2ee1c1e0, L_0x2ee1d670, C4<>;
L_0x2ee1e6a0 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7e28;
L_0x2ee1e930 .part L_0x2ee19470, 32, 1;
L_0x2ee1e9d0 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7e70;
L_0x2ee1ec20 .part L_0x2ee19a80, 32, 1;
L_0x2ee1ecc0 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7eb8;
L_0x2ee1ef20 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7f00;
L_0x2ee1f040 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7f48;
L_0x2ee1f330 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7f90;
L_0x2ee1f4f0 .cmp/eq 5, L_0x2ee04a40, L_0x7c61cc4e7fd8;
L_0x2ee1fb70 .functor MUXZ 1, L_0x7c61cc4e8020, L_0x2ee1d200, L_0x2ee1f9d0, C4<>;
L_0x2ee1fd00 .functor MUXZ 1, L_0x2ee1fb70, L_0x2ee1bca0, L_0x2ee1ef20, C4<>;
L_0x2ee20080 .functor MUXZ 1, L_0x2ee1fd00, L_0x2ee1aef0, L_0x2ee1ecc0, C4<>;
L_0x2ee20210 .functor MUXZ 1, L_0x2ee20080, L_0x2ee1ec20, L_0x2ee1e9d0, C4<>;
L_0x2ee205a0 .functor MUXZ 1, L_0x2ee20210, L_0x2ee1e930, L_0x2ee1e6a0, C4<>;
L_0x2ee20730 .part L_0x2ee04a40, 1, 1;
L_0x2ee20af0 .part L_0x2ee18b10, 31, 1;
L_0x2ee20da0 .part L_0x2ee190d0, 31, 1;
L_0x2ee21210 .part L_0x2ee04a40, 0, 1;
L_0x2ee21170 .part L_0x2ee18b10, 31, 1;
L_0x2ee21870 .part L_0x2ee19470, 31, 1;
LS_0x2ee21bf0_0_0 .concat [ 1 1 1 1], L_0x2ee1e510, L_0x2ee21ae0, o0x7c61cca72238, L_0x2ee1d580;
LS_0x2ee21bf0_0_4 .concat [ 1 0 0 0], L_0x2ee1d390;
L_0x2ee21bf0 .concat [ 4 1 0 0], LS_0x2ee21bf0_0_0, LS_0x2ee21bf0_0_4;
S_0x2edebab0 .scope module, "Registros" "regfile" 10 144, 12 3 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x2edebdb0 .array "Registros", 0 14, 31 0;
L_0x7c61cc4e7768 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x2edebe90_0 .net/2u *"_ivl_0", 3 0, L_0x7c61cc4e7768;  1 drivers
L_0x7c61cc4e77f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x2edebf70_0 .net/2u *"_ivl_12", 3 0, L_0x7c61cc4e77f8;  1 drivers
v0x2edec030_0 .net *"_ivl_14", 0 0, L_0x2ee18280;  1 drivers
v0x2edec0f0_0 .net *"_ivl_16", 31 0, L_0x2ee18370;  1 drivers
v0x2edec220_0 .net *"_ivl_18", 5 0, L_0x2ee18450;  1 drivers
v0x2edec300_0 .net *"_ivl_2", 0 0, L_0x2ee17ec0;  1 drivers
L_0x7c61cc4e7840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2edec3c0_0 .net *"_ivl_21", 1 0, L_0x7c61cc4e7840;  1 drivers
v0x2edec4a0_0 .net *"_ivl_4", 31 0, L_0x2ee17f60;  1 drivers
v0x2edec580_0 .net *"_ivl_6", 5 0, L_0x2ee18000;  1 drivers
L_0x7c61cc4e77b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2edec660_0 .net *"_ivl_9", 1 0, L_0x7c61cc4e77b0;  1 drivers
v0x2edec740_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edec7e0_0 .net "r15", 31 0, L_0x2ee07d40;  alias, 1 drivers
v0x2edec8c0_0 .net "ra1", 3 0, L_0x2ee07360;  alias, 1 drivers
v0x2edec9a0_0 .net "ra2", 3 0, L_0x2ee076b0;  alias, 1 drivers
v0x2edeca80_0 .net "rd1", 31 0, L_0x2ee18140;  alias, 1 drivers
v0x2edecb60_0 .net "rd2", 31 0, L_0x2ee18590;  alias, 1 drivers
v0x2edecd50_0 .net "wa3", 3 0, v0x2edf9f90_0;  alias, 1 drivers
v0x2edece30_0 .net "wd3", 31 0, L_0x2ee22060;  alias, 1 drivers
v0x2edecf10_0 .net "we3", 0 0, L_0x2ee06ed0;  alias, 1 drivers
E_0x2eddc280 .event negedge, v0x2ec8ee40_0;
L_0x2ee17ec0 .cmp/eq 4, L_0x2ee07360, L_0x7c61cc4e7768;
L_0x2ee17f60 .array/port v0x2edebdb0, L_0x2ee18000;
L_0x2ee18000 .concat [ 4 2 0 0], L_0x2ee07360, L_0x7c61cc4e77b0;
L_0x2ee18140 .functor MUXZ 32, L_0x2ee17f60, L_0x2ee07d40, L_0x2ee17ec0, C4<>;
L_0x2ee18280 .cmp/eq 4, L_0x2ee076b0, L_0x7c61cc4e77f8;
L_0x2ee18370 .array/port v0x2edebdb0, L_0x2ee18450;
L_0x2ee18450 .concat [ 4 2 0 0], L_0x2ee076b0, L_0x7c61cc4e7840;
L_0x2ee18590 .functor MUXZ 32, L_0x2ee18370, L_0x2ee07d40, L_0x2ee18280, C4<>;
S_0x2eded0b0 .scope module, "alu_out_reg" "registro_flanco_positivo" 10 296, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2eded270 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2eded370_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2eded410_0 .net "d", 31 0, v0x2ededb90_0;  alias, 1 drivers
v0x2eded4f0_0 .var "q", 31 0;
v0x2eded5e0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2eded730 .scope module, "alu_res_reg" "registro_flanco_positivo" 10 266, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2eded910 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2eded9e0_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2ededaa0_0 .net "d", 31 0, v0x2ede4c70_0;  alias, 1 drivers
v0x2ededb90_0 .var "q", 31 0;
v0x2ededc90_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2ededeb0 .scope module, "branch_mux" "mux2" 10 104, 9 82 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x2edee0e0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x2edee1f0_0 .net "d0", 31 0, L_0x2ee079d0;  alias, 1 drivers
v0x2edee2f0_0 .net "d1", 31 0, v0x2ede4c70_0;  alias, 1 drivers
v0x2edee400_0 .net "s", 0 0, L_0x2ee05e20;  alias, 1 drivers
v0x2edee4d0_0 .net "y", 31 0, L_0x2ee07a70;  alias, 1 drivers
L_0x2ee07a70 .functor MUXZ 32, L_0x2ee079d0, v0x2ede4c70_0, L_0x2ee05e20, C4<>;
S_0x2edee620 .scope module, "by_pass1_mux" "mux3" 10 226, 9 96 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x2edee800 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x2edee8d0_0 .net *"_ivl_1", 0 0, L_0x2ee18930;  1 drivers
v0x2edee9d0_0 .net *"_ivl_3", 0 0, L_0x2ee189d0;  1 drivers
v0x2edeeab0_0 .net *"_ivl_4", 31 0, L_0x2ee18a70;  1 drivers
v0x2edeeba0_0 .net "d0", 31 0, v0x2edf6d40_0;  alias, 1 drivers
v0x2edeec80_0 .net "d1", 31 0, L_0x2ee22060;  alias, 1 drivers
v0x2edeed90_0 .net "d2", 31 0, v0x2ededb90_0;  alias, 1 drivers
v0x2edeee80_0 .net "s", 1 0, v0x2edfe120_0;  alias, 1 drivers
v0x2edeef60_0 .net "y", 31 0, L_0x2ee18b10;  alias, 1 drivers
L_0x2ee18930 .part v0x2edfe120_0, 1, 1;
L_0x2ee189d0 .part v0x2edfe120_0, 0, 1;
L_0x2ee18a70 .functor MUXZ 32, v0x2edf6d40_0, L_0x2ee22060, L_0x2ee189d0, C4<>;
L_0x2ee18b10 .functor MUXZ 32, L_0x2ee18a70, v0x2ededb90_0, L_0x2ee18930, C4<>;
S_0x2edef0d0 .scope module, "by_pass2_mux" "mux3" 10 235, 9 96 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x2edef2b0 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x2edef380_0 .net *"_ivl_1", 0 0, L_0x2ee18c30;  1 drivers
v0x2edef480_0 .net *"_ivl_3", 0 0, L_0x2ee18d60;  1 drivers
v0x2edef560_0 .net *"_ivl_4", 31 0, L_0x2ee18e00;  1 drivers
v0x2edef650_0 .net "d0", 31 0, v0x2edf7420_0;  alias, 1 drivers
v0x2edef730_0 .net "d1", 31 0, L_0x2ee22060;  alias, 1 drivers
v0x2edef890_0 .net "d2", 31 0, v0x2ededb90_0;  alias, 1 drivers
v0x2edef950_0 .net "s", 1 0, v0x2edfe210_0;  alias, 1 drivers
v0x2edefa30_0 .net "y", 31 0, L_0x2ee18fb0;  alias, 1 drivers
L_0x2ee18c30 .part v0x2edfe210_0, 1, 1;
L_0x2ee18d60 .part v0x2edfe210_0, 0, 1;
L_0x2ee18e00 .functor MUXZ 32, v0x2edf7420_0, L_0x2ee22060, L_0x2ee18d60, C4<>;
L_0x2ee18fb0 .functor MUXZ 32, L_0x2ee18e00, v0x2ededb90_0, L_0x2ee18c30, C4<>;
S_0x2edefbb0 .scope module, "extender" "extend" 10 155, 13 1 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x2edefe80_0 .var "ExtImm", 31 0;
v0x2edeff80_0 .net "ImmSrc", 1 0, L_0x2ee022d0;  alias, 1 drivers
v0x2edf0040_0 .net "Instr", 23 0, L_0x2ee187b0;  1 drivers
E_0x2edefe00 .event anyedge, v0x2eddec30_0, v0x2edf0040_0;
S_0x2edf0160 .scope module, "imm_reg" "registro_flanco_positivo" 10 184, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2edee090 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2edf0460_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf0500_0 .net "d", 31 0, v0x2edefe80_0;  alias, 1 drivers
v0x2edf05f0_0 .var "q", 31 0;
v0x2edf06c0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf0810 .scope module, "instr_reg" "registro_flanco_positivo_habilitacion_limpieza" 10 136, 9 25 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0x2edf09f0 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000100000>;
v0x2edf0b70_0 .net "clear", 0 0, L_0x2ee22ac0;  alias, 1 drivers
v0x2edf0c50_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf0d10_0 .net "d", 31 0, L_0x2ee23140;  alias, 1 drivers
v0x2edf0e10_0 .net "en", 0 0, L_0x2ee17e50;  1 drivers
v0x2edf0eb0_0 .var "q", 31 0;
v0x2edf0fc0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf1160 .scope module, "m0" "comparador_igualdad" 10 337, 9 13 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2edf1340 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2edf1450_0 .net "a", 3 0, v0x2edf98b0_0;  alias, 1 drivers
v0x2edf1550_0 .net "b", 3 0, v0x2edf57f0_0;  alias, 1 drivers
v0x2edf1630_0 .net "y", 0 0, L_0x2ee22100;  alias, 1 drivers
L_0x2ee22100 .cmp/eq 4, v0x2edf98b0_0, v0x2edf57f0_0;
S_0x2edf1780 .scope module, "m1" "comparador_igualdad" 10 347, 9 13 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2edf1960 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2edf1a80_0 .net "a", 3 0, v0x2edf9f90_0;  alias, 1 drivers
v0x2edf1b90_0 .net "b", 3 0, v0x2edf57f0_0;  alias, 1 drivers
v0x2edf1c60_0 .net "y", 0 0, L_0x2ee221a0;  alias, 1 drivers
L_0x2ee221a0 .cmp/eq 4, v0x2edf9f90_0, v0x2edf57f0_0;
S_0x2edf1d90 .scope module, "m2" "comparador_igualdad" 10 357, 9 13 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2edf1f70 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2edf2090_0 .net "a", 3 0, v0x2edf98b0_0;  alias, 1 drivers
v0x2edf21a0_0 .net "b", 3 0, v0x2edf6630_0;  alias, 1 drivers
v0x2edf2260_0 .net "y", 0 0, L_0x2ee22240;  alias, 1 drivers
L_0x2ee22240 .cmp/eq 4, v0x2edf98b0_0, v0x2edf6630_0;
S_0x2edf23b0 .scope module, "m3" "comparador_igualdad" 10 367, 9 13 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2edf2590 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2edf26b0_0 .net "a", 3 0, v0x2edf9f90_0;  alias, 1 drivers
v0x2edf27e0_0 .net "b", 3 0, v0x2edf6630_0;  alias, 1 drivers
v0x2edf28a0_0 .net "y", 0 0, L_0x2ee22370;  alias, 1 drivers
L_0x2ee22370 .cmp/eq 4, v0x2edf9f90_0, v0x2edf6630_0;
S_0x2edf29d0 .scope module, "m4a" "comparador_igualdad" 10 377, 9 13 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2edf2bb0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2edf2cd0_0 .net "a", 3 0, v0x2edf91d0_0;  alias, 1 drivers
v0x2edf2dd0_0 .net "b", 3 0, L_0x2ee07360;  alias, 1 drivers
v0x2edf2ec0_0 .net "y", 0 0, L_0x2ee224a0;  alias, 1 drivers
L_0x2ee224a0 .cmp/eq 4, v0x2edf91d0_0, L_0x2ee07360;
S_0x2edf2ff0 .scope module, "m4b" "comparador_igualdad" 10 387, 9 13 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x2edf31d0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x2edf32f0_0 .net "a", 3 0, v0x2edf91d0_0;  alias, 1 drivers
v0x2edf3400_0 .net "b", 3 0, L_0x2ee076b0;  alias, 1 drivers
v0x2edf34d0_0 .net "y", 0 0, L_0x2ee22540;  alias, 1 drivers
L_0x2ee22540 .cmp/eq 4, v0x2edf91d0_0, L_0x2ee076b0;
S_0x2edf3600 .scope module, "pc_add" "adder" 10 125, 9 1 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x2edf38f0 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0x2edf3a10_0 .net "a", 31 0, v0x2edf49a0_0;  alias, 1 drivers
L_0x7c61cc4e7720 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2edf3b20_0 .net "b", 31 0, L_0x7c61cc4e7720;  1 drivers
v0x2edf3be0_0 .net "y", 31 0, L_0x2ee07ca0;  alias, 1 drivers
L_0x2ee07ca0 .arith/sum 32, v0x2edf49a0_0, L_0x7c61cc4e7720;
S_0x2edf3d50 .scope module, "pc_next_mux" "mux2" 10 93, 9 82 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x2edf3f30 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x2edf40a0_0 .net "d0", 31 0, L_0x2ee07ca0;  alias, 1 drivers
v0x2edf4190_0 .net "d1", 31 0, L_0x2ee22060;  alias, 1 drivers
v0x2edf4230_0 .net "s", 0 0, L_0x2ee06f70;  alias, 1 drivers
v0x2edf4330_0 .net "y", 31 0, L_0x2ee079d0;  alias, 1 drivers
L_0x2ee079d0 .functor MUXZ 32, L_0x2ee07ca0, L_0x2ee22060, L_0x2ee06f70, C4<>;
S_0x2edf4470 .scope module, "pc_reg_Stalls" "registro_flanco_positivo_habilitacion" 10 115, 9 48 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x2edf4650 .param/l "WIDTH" 0 9 55, +C4<00000000000000000000000000100000>;
v0x2edf4720_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf47e0_0 .net "d", 31 0, L_0x2ee07a70;  alias, 1 drivers
v0x2edf48d0_0 .net "en", 0 0, L_0x2ee07c30;  1 drivers
v0x2edf49a0_0 .var "q", 31 0;
v0x2edf4a90_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf4c20 .scope module, "ra1_mux" "mux2" 10 71, 9 82 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x2edf4e00 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x2edf4f10_0 .net "d0", 3 0, L_0x2ee07400;  1 drivers
L_0x7c61cc4e76d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x2edf5010_0 .net "d1", 3 0, L_0x7c61cc4e76d8;  1 drivers
v0x2edf50f0_0 .net "s", 0 0, L_0x2ee07530;  1 drivers
v0x2edf51c0_0 .net "y", 3 0, L_0x2ee07360;  alias, 1 drivers
L_0x2ee07360 .functor MUXZ 4, L_0x2ee07400, L_0x7c61cc4e76d8, L_0x2ee07530, C4<>;
S_0x2edf5350 .scope module, "ra1_reg" "registro_flanco_positivo" 10 204, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2edf5530 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2edf5670_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf5730_0 .net "d", 3 0, L_0x2ee07360;  alias, 1 drivers
v0x2edf57f0_0 .var "q", 3 0;
v0x2edf5910_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf5a30 .scope module, "ra2_mux" "mux2" 10 82, 9 82 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x2edf5c10 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x2edf5d50_0 .net "d0", 3 0, L_0x2ee07750;  1 drivers
v0x2edf5e50_0 .net "d1", 3 0, L_0x2ee077f0;  1 drivers
v0x2edf5f30_0 .net "s", 0 0, L_0x2ee078e0;  1 drivers
v0x2edf6000_0 .net "y", 3 0, L_0x2ee076b0;  alias, 1 drivers
L_0x2ee076b0 .functor MUXZ 4, L_0x2ee07750, L_0x2ee077f0, L_0x2ee078e0, C4<>;
S_0x2edf6190 .scope module, "ra2_reg" "registro_flanco_positivo" 10 214, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2edf6370 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2edf64b0_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf6570_0 .net "d", 3 0, L_0x2ee076b0;  alias, 1 drivers
v0x2edf6630_0 .var "q", 3 0;
v0x2edf6750_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf6870 .scope module, "rd1_reg" "registro_flanco_positivo" 10 164, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2edf6a50 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2edf6b90_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf6c50_0 .net "d", 31 0, L_0x2ee18140;  alias, 1 drivers
v0x2edf6d40_0 .var "q", 31 0;
v0x2edf6e40_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf6f50 .scope module, "rd2_reg" "registro_flanco_positivo" 10 174, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2edf7130 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2edf7270_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf7330_0 .net "d", 31 0, L_0x2ee18590;  alias, 1 drivers
v0x2edf7420_0 .var "q", 31 0;
v0x2edf7520_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf7630 .scope module, "rd_reg" "registro_flanco_positivo" 10 306, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2edf7810 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2edf7950_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf7a10_0 .net "d", 31 0, L_0x2ee23390;  alias, 1 drivers
v0x2edf7b00_0 .var "q", 31 0;
v0x2edf7bd0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf7f30 .scope module, "res_mux" "mux2" 10 326, 9 82 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x2edf8110 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x2edf8250_0 .net "d0", 31 0, v0x2eded4f0_0;  alias, 1 drivers
v0x2edf8360_0 .net "d1", 31 0, v0x2edf7b00_0;  alias, 1 drivers
v0x2edf8430_0 .net "s", 0 0, L_0x2ee06c30;  alias, 1 drivers
v0x2edf8530_0 .net "y", 31 0, L_0x2ee22060;  alias, 1 drivers
L_0x2ee22060 .functor MUXZ 32, v0x2eded4f0_0, v0x2edf7b00_0, L_0x2ee06c30, C4<>;
S_0x2edf8640 .scope module, "srcb_mux" "mux2" 10 247, 9 82 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x2edf87d0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x2edf8910_0 .net "d0", 31 0, L_0x2ee18fb0;  alias, 1 drivers
v0x2edf8a20_0 .net "d1", 31 0, v0x2edf05f0_0;  alias, 1 drivers
v0x2edf8af0_0 .net "s", 0 0, L_0x2ee049a0;  alias, 1 drivers
v0x2edf8bf0_0 .net "y", 31 0, L_0x2ee190d0;  alias, 1 drivers
L_0x2ee190d0 .functor MUXZ 32, L_0x2ee18fb0, v0x2edf05f0_0, L_0x2ee049a0, C4<>;
S_0x2edf8d10 .scope module, "wa3e_reg" "registro_flanco_positivo" 10 194, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2edf8ef0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2edf9030_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf90f0_0 .net "d", 3 0, L_0x2ee18890;  1 drivers
v0x2edf91d0_0 .var "q", 3 0;
v0x2edf92f0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf9410 .scope module, "wa3m_reg" "registro_flanco_positivo" 10 286, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2edf95f0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2edf9730_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf97f0_0 .net "d", 3 0, v0x2edf91d0_0;  alias, 1 drivers
v0x2edf98b0_0 .var "q", 3 0;
v0x2edf99d0_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edf9af0 .scope module, "wa3w_reg" "registro_flanco_positivo" 10 316, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x2edf9cd0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x2edf9e10_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edf9ed0_0 .net "d", 3 0, v0x2edf98b0_0;  alias, 1 drivers
v0x2edf9f90_0 .var "q", 3 0;
v0x2edfa060_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edfa1b0 .scope module, "wd_reg" "registro_flanco_positivo" 10 276, 9 66 0, S_0x2ede2bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x2edfa390 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x2edfa4d0_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edfa590_0 .net "d", 31 0, L_0x2ee18fb0;  alias, 1 drivers
v0x2edfa6a0_0 .var "q", 31 0;
v0x2edfa760_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
S_0x2edfdba0 .scope module, "Hazard_unit" "hazardUnit" 6 98, 14 1 0, S_0x2edd9160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Match_1E_M";
    .port_info 3 /INPUT 1 "Match_1E_W";
    .port_info 4 /INPUT 1 "Match_2E_M";
    .port_info 5 /INPUT 1 "Match_2E_W";
    .port_info 6 /INPUT 1 "Match_12D_E";
    .port_info 7 /INPUT 1 "RegWriteM";
    .port_info 8 /INPUT 1 "RegWriteW";
    .port_info 9 /INPUT 1 "BranchTakenE";
    .port_info 10 /INPUT 1 "MemtoRegE";
    .port_info 11 /INPUT 1 "PCWrPendingF";
    .port_info 12 /INPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 2 "ForwardAE";
    .port_info 14 /OUTPUT 2 "ForwardBE";
    .port_info 15 /OUTPUT 1 "StallF";
    .port_info 16 /OUTPUT 1 "StallD";
    .port_info 17 /OUTPUT 1 "FlushD";
    .port_info 18 /OUTPUT 1 "FlushE";
L_0x2ee22650 .functor AND 1, L_0x2ee225e0, L_0x2ee04750, C4<1>, C4<1>;
L_0x2ee226c0 .functor BUFZ 1, L_0x2ee22650, C4<0>, C4<0>, C4<0>;
L_0x2ee22730 .functor OR 1, L_0x2ee22650, L_0x2ee07200, C4<0>, C4<0>;
L_0x2ee228c0 .functor OR 1, L_0x2ee22650, L_0x2ee05e20, C4<0>, C4<0>;
L_0x2ee22a50 .functor OR 1, L_0x2ee07200, L_0x2ee06f70, C4<0>, C4<0>;
L_0x2ee22ac0 .functor OR 1, L_0x2ee22a50, L_0x2ee05e20, C4<0>, C4<0>;
v0x2edfde60_0 .net "BranchTakenE", 0 0, L_0x2ee05e20;  alias, 1 drivers
v0x2edfdf20_0 .net "FlushD", 0 0, L_0x2ee22ac0;  alias, 1 drivers
v0x2edfe030_0 .net "FlushE", 0 0, L_0x2ee228c0;  alias, 1 drivers
v0x2edfe120_0 .var "ForwardAE", 1 0;
v0x2edfe210_0 .var "ForwardBE", 1 0;
v0x2edfe350_0 .net "Match_12D_E", 0 0, L_0x2ee225e0;  alias, 1 drivers
v0x2edfe3f0_0 .net "Match_1E_M", 0 0, L_0x2ee22100;  alias, 1 drivers
v0x2edfe4e0_0 .net "Match_1E_W", 0 0, L_0x2ee221a0;  alias, 1 drivers
v0x2edfe5d0_0 .net "Match_2E_M", 0 0, L_0x2ee22240;  alias, 1 drivers
v0x2edfe700_0 .net "Match_2E_W", 0 0, L_0x2ee22370;  alias, 1 drivers
v0x2edfe7f0_0 .net "MemtoRegE", 0 0, L_0x2ee04750;  alias, 1 drivers
v0x2edfe890_0 .net "PCSrcW", 0 0, L_0x2ee06f70;  alias, 1 drivers
v0x2edfe930_0 .net "PCWrPendingF", 0 0, L_0x2ee07200;  alias, 1 drivers
v0x2edfe9d0_0 .net "RegWriteM", 0 0, L_0x2ee067d0;  alias, 1 drivers
v0x2edfea70_0 .net "RegWriteW", 0 0, L_0x2ee06ed0;  alias, 1 drivers
v0x2edfeb10_0 .net "StallD", 0 0, L_0x2ee226c0;  alias, 1 drivers
v0x2edfebb0_0 .net "StallF", 0 0, L_0x2ee22730;  alias, 1 drivers
v0x2edfec50_0 .net *"_ivl_8", 0 0, L_0x2ee22a50;  1 drivers
v0x2edfecf0_0 .net "clk", 0 0, v0x2ee01810_0;  alias, 1 drivers
v0x2edfed90_0 .net "ldrStallD", 0 0, L_0x2ee22650;  1 drivers
v0x2edfee30_0 .net "reset", 0 0, v0x2ee018b0_0;  alias, 1 drivers
v0x2edfeed0_0 .var "temp", 0 0;
E_0x2edf0a90/0 .event anyedge, v0x2edf1630_0, v0x2eddfd40_0, v0x2edf1c60_0, v0x2eddfe00_0;
E_0x2edf0a90/1 .event anyedge, v0x2edf2260_0, v0x2edf28a0_0;
E_0x2edf0a90 .event/or E_0x2edf0a90/0, E_0x2edf0a90/1;
    .scope S_0x2eddc000;
T_0 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2eddc7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2eddc690_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x2eddc5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x2eddc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2eddc690_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x2eddc500_0;
    %assign/vec4 v0x2eddc690_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2eddc9b0;
T_1 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2eddcee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2eddce20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x2eddcd40_0;
    %assign/vec4 v0x2eddce20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2eddb2b0;
T_2 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2eddb800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2eddb700_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x2eddb640_0;
    %assign/vec4 v0x2eddb700_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2eddb950;
T_3 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2eddbee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2eddbde0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x2eddbd20_0;
    %assign/vec4 v0x2eddbde0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2edd9bb0;
T_4 ;
    %wait E_0x2edd0f70;
    %load/vec4 v0x2edd9fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x2eddb0d0_0;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x2eddb0d0_0;
    %inv;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x2eddadd0_0;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x2eddadd0_0;
    %inv;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x2eddaf50_0;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x2eddaf50_0;
    %inv;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x2eddb010_0;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x2eddb010_0;
    %inv;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x2eddadd0_0;
    %load/vec4 v0x2eddb0d0_0;
    %inv;
    %and;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x2eddadd0_0;
    %load/vec4 v0x2eddb0d0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x2eddae90_0;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x2eddae90_0;
    %inv;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x2eddb0d0_0;
    %inv;
    %load/vec4 v0x2eddae90_0;
    %and;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x2eddb0d0_0;
    %inv;
    %load/vec4 v0x2eddae90_0;
    %and;
    %inv;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2edda0a0_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2eddd030;
T_5 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2eddd5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2eddd4c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x2eddd3e0_0;
    %assign/vec4 v0x2eddd4c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2eddd700;
T_6 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edddc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2edddb90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2edddab0_0;
    %assign/vec4 v0x2edddb90_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2edd9620;
T_7 ;
    %wait E_0x2edd0a90;
    %load/vec4 v0x2edde070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2eddecf0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x2eddecf0_0;
    %parti/s 4, 9, 5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.3 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.4 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.5 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.6 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.7 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.8 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.10 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.11 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.12 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.13 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.14 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.15 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.16 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.17 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.18 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.19 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.24 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %load/vec4 v0x2eddecf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2edde7e0_0, 4, 1;
    %load/vec4 v0x2eddecf0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x2eddddd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2eddddd0_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2edde7e0_0, 4, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2eddddd0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2edde7e0_0, 0, 2;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2edf4470;
T_8 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf4a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2edf49a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x2edf48d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x2edf47e0_0;
    %assign/vec4 v0x2edf49a0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2edf0810;
T_9 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2edf0eb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x2edf0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x2edf0b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2edf0eb0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x2edf0d10_0;
    %assign/vec4 v0x2edf0eb0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2edebab0;
T_10 ;
    %wait E_0x2eddc280;
    %load/vec4 v0x2edecf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2edece30_0;
    %load/vec4 v0x2edecd50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2edebdb0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2edefbb0;
T_11 ;
    %wait E_0x2edefe00;
    %load/vec4 v0x2edeff80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x2edefe80_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x2edf0040_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2edefe80_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x2edf0040_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2edefe80_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x2edf0040_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x2edf0040_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x2edefe80_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x2edf6870;
T_12 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2edf6d40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x2edf6c50_0;
    %assign/vec4 v0x2edf6d40_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2edf6f50;
T_13 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf7520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2edf7420_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x2edf7330_0;
    %assign/vec4 v0x2edf7420_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2edf0160;
T_14 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf06c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2edf05f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x2edf0500_0;
    %assign/vec4 v0x2edf05f0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2edf8d10;
T_15 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf92f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2edf91d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x2edf90f0_0;
    %assign/vec4 v0x2edf91d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2edf5350;
T_16 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf5910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2edf57f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x2edf5730_0;
    %assign/vec4 v0x2edf57f0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2edf6190;
T_17 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf6750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2edf6630_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x2edf6570_0;
    %assign/vec4 v0x2edf6630_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x2ede3230;
T_18 ;
    %wait E_0x2ede4930;
    %load/vec4 v0x2ede49c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/x;
    %jmp/1 T_18.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/x;
    %jmp/1 T_18.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/x;
    %jmp/1 T_18.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/x;
    %jmp/1 T_18.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/x;
    %jmp/1 T_18.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/x;
    %jmp/1 T_18.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/x;
    %jmp/1 T_18.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/x;
    %jmp/1 T_18.7, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/x;
    %jmp/1 T_18.8, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/x;
    %jmp/1 T_18.9, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/x;
    %jmp/1 T_18.10, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/x;
    %jmp/1 T_18.11, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/x;
    %jmp/1 T_18.12, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/x;
    %jmp/1 T_18.13, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/x;
    %jmp/1 T_18.14, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/x;
    %jmp/1 T_18.15, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/x;
    %jmp/1 T_18.16, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/x;
    %jmp/1 T_18.17, 4;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/x;
    %jmp/1 T_18.18, 4;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/x;
    %jmp/1 T_18.19, 4;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/x;
    %jmp/1 T_18.20, 4;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/x;
    %jmp/1 T_18.21, 4;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/x;
    %jmp/1 T_18.22, 4;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/x;
    %jmp/1 T_18.23, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.0 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %add;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.1 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %add;
    %load/vec4 v0x2ede4ba0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.2 ;
    %load/vec4 v0x2edeb250_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.26, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %load/vec4 v0x2edeb250_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.28, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.29, 9;
T_18.28 ; End of true expr.
    %load/vec4 v0x2edeb250_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.29, 9;
 ; End of false expr.
    %blend;
T_18.29;
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.3 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %sub;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.4 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %sub;
    %load/vec4 v0x2ede4ba0_0;
    %pad/u 32;
    %inv;
    %sub;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.5 ;
    %load/vec4 v0x2edeadb0_0;
    %load/vec4 v0x2edeacd0_0;
    %sub;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.6 ;
    %load/vec4 v0x2edeb330_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.30, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.31, 8;
T_18.30 ; End of true expr.
    %load/vec4 v0x2edeb330_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.32, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.33, 9;
T_18.32 ; End of true expr.
    %load/vec4 v0x2edeb330_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.33, 9;
 ; End of false expr.
    %blend;
T_18.33;
    %jmp/0 T_18.31, 8;
 ; End of false expr.
    %blend;
T_18.31;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.7 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %mul;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.8 ;
    %load/vec4 v0x2edeb810_0;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.9 ;
    %load/vec4 v0x2edeb650_0;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.10 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %and;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.11 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %inv;
    %and;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.12 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %or;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.13 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %inv;
    %or;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.14 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %xor;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.15 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %add;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.16 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %and;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.17 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %xor;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.18 ;
    %load/vec4 v0x2edeacd0_0;
    %load/vec4 v0x2edeadb0_0;
    %sub;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.19 ;
    %load/vec4 v0x2edeacd0_0;
    %ix/getv 4, v0x2edeb730_0;
    %shiftl 4;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.20 ;
    %load/vec4 v0x2edeacd0_0;
    %ix/getv 4, v0x2edeb730_0;
    %shiftr/s 4;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.21 ;
    %load/vec4 v0x2edeacd0_0;
    %ix/getv 4, v0x2edeb730_0;
    %shiftr 4;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.22 ;
    %load/vec4 v0x2edeacd0_0;
    %ix/getv 4, v0x2edeb730_0;
    %shiftr 4;
    %load/vec4 v0x2edeacd0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x2edeb730_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.23 ;
    %load/vec4 v0x2ede4ba0_0;
    %load/vec4 v0x2edeacd0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2ede4c70_0, 0, 32;
    %jmp T_18.25;
T_18.25 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x2eded730;
T_19 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2ededc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2ededb90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x2ededaa0_0;
    %assign/vec4 v0x2ededb90_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x2edfa1b0;
T_20 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edfa760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2edfa6a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x2edfa590_0;
    %assign/vec4 v0x2edfa6a0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2edf9410;
T_21 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf99d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2edf98b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x2edf97f0_0;
    %assign/vec4 v0x2edf98b0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x2eded0b0;
T_22 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2eded5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2eded4f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x2eded410_0;
    %assign/vec4 v0x2eded4f0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2edf7630;
T_23 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edf7bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2edf7b00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x2edf7a10_0;
    %assign/vec4 v0x2edf7b00_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x2edf9af0;
T_24 ;
    %wait E_0x2edd0c70;
    %load/vec4 v0x2edfa060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2edf9f90_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x2edf9ed0_0;
    %assign/vec4 v0x2edf9f90_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x2edfdba0;
T_25 ;
    %wait E_0x2edf0a90;
    %load/vec4 v0x2edfe3f0_0;
    %load/vec4 v0x2edfe9d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2edfe120_0, 0, 2;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x2edfe4e0_0;
    %load/vec4 v0x2edfea70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2edfe120_0, 0, 2;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2edfe120_0, 0, 2;
T_25.3 ;
T_25.1 ;
    %load/vec4 v0x2edfe5d0_0;
    %load/vec4 v0x2edfe9d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2edfe210_0, 0, 2;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x2edfe700_0;
    %load/vec4 v0x2edfea70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2edfe210_0, 0, 2;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2edfe210_0, 0, 2;
T_25.7 ;
T_25.5 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x2edfdba0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2edfeed0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x2edd8900;
T_27 ;
    %vpi_call 5 10 "$readmemh", "memfile.dat", v0x2edd8ab0 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x2ec90fc0;
T_28 ;
    %vpi_call 4 9 "$readmemh", "memfile.dat", v0x2ed7f7d0 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x2ec90fc0;
T_29 ;
    %wait E_0x2ed07960;
    %load/vec4 v0x2edd86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x2edd8780_0;
    %load/vec4 v0x2ec8f400_0;
    %parti/s 21, 2, 3;
    %pad/u 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2ed7f7d0, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x2eca4730;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2ee01810_0, 0, 1;
T_30.0 ;
    %delay 5000, 0;
    %load/vec4 v0x2ee01810_0;
    %inv;
    %store/vec4 v0x2ee01810_0, 0, 1;
    %jmp T_30.0;
    %end;
    .thread T_30;
    .scope S_0x2eca4730;
T_31 ;
    %vpi_call 2 25 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x2eca4730 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2ee018b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2ee018b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2ee018b0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x2eca4730;
T_32 ;
    %vpi_call 2 55 "$monitor", "Time: %0t | PC: %h | AluSRC %b | AluA %d - AluB %d | ALUResult: %d | AluCTRL: %b | Registers: %d %d %d ", $time, v0x2ee01170_0, v0x2edff3d0_0, v0x2edfca20_0, v0x2edfcb30_0, v0x2edfac50_0, v0x2edfdd80_0, &A<v0x2edebdb0, 0>, &A<v0x2edebdb0, 1>, &A<v0x2edebdb0, 2> {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x2eca4730;
T_33 ;
    %delay 200000, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2edebdb0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.0, 6;
    %vpi_call 2 83 "$display", "Error: R0 != 0" {0 0 0};
    %vpi_call 2 84 "$stop" {0 0 0};
T_33.0 ;
    %vpi_call 2 89 "$display", "All checks passed." {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "arm.v";
    "controller.v";
    "conditional.v";
    "estructuras_varias.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
    "extend.v";
    "hazard.v";
