$date
	Thu May 22 19:50:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 10 ! q [9:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 10 $ q [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1101000000 $
1#
0"
b1101000000 !
$end
#5
1"
#10
0"
0#
#15
b1110100000 !
b1110100000 $
1"
#20
0"
#25
b1111010000 !
b1111010000 $
1"
#30
0"
#35
b1111101000 !
b1111101000 $
1"
#40
0"
#45
b1111110100 !
b1111110100 $
1"
#50
0"
#55
b1111111010 !
b1111111010 $
1"
#60
0"
#65
b1111111101 !
b1111111101 $
1"
#70
0"
#75
b111111110 !
b111111110 $
1"
#80
0"
#85
b1011111111 !
b1011111111 $
1"
#90
0"
#95
b101111111 !
b101111111 $
1"
#100
0"
#105
b10111111 !
b10111111 $
1"
#110
0"
