# Mini Project 1

## Sensor Hub Simulator (I¬≤C Temperature Sensor + UART Output)

**Target Board:** Zynq ZedBoard (xc7z020)  
**Language:** Verilog (PL-only, no PS)  
**Output:** Serial terminal displays `Temp = 25`

---

# üö® QUICK START ‚Äì FOLLOW THESE STEPS IN ORDER (DO NOT SKIP)

1. Open **Vivado**
2. Create **RTL Project**
3. Select **ZedBoard (xc7z020clg484-1)**
4. Add **ONE source file**: `sensor_hub_top.v`
5. Set **Top Module = sensor_hub_top**
6. Add **XDC constraints** (clock, reset, UART, I¬≤C)
7. Connect **external 4.7kŒ© pull-ups** on SDA & SCL
8. Generate **bitstream**
9. Program **ZedBoard**
10. Open **serial terminal @ 9600 baud**
11. Press **RESET**
12. Press **TRIGGER**
13. Observe output: Temp = 25
    If any step fails ‚Üí go to **Debug Checklist** at the bottom.

---

# 1Ô∏è‚É£ PROJECT OVERVIEW

This project demonstrates how an FPGA can replace a microcontroller to:

- Act as an **I¬≤C Master**
- Read data from an **I¬≤C temperature sensor**
- Convert numeric data to **ASCII**
- Transmit results using **UART**
- Display data on a **PC terminal**

The temperature sensor is implemented as a **dummy I¬≤C slave** inside the FPGA that always returns **25¬∞C**.

---

# 2Ô∏è‚É£ FUNCTIONAL FLOWTrigger Button

‚Üì
I¬≤C Master (FPGA)
‚Üì
Dummy I¬≤C Slave (25¬∞C)
‚Üì
Temperature Byte
‚Üì
ASCII Conversion
‚Üì
UART TX
‚Üì
USB-UART (ZedBoard)
‚Üì
PC Terminal---

# 3Ô∏è‚É£ HARDWARE REQUIREMENTS

## Board

- Zynq ZedBoard
- USB cable (JTAG)
- USB cable (UART)

## External Components (MANDATORY)

- 2 √ó **4.7 kŒ© resistors**
  - SDA ‚Üí 3.3V
  - SCL ‚Üí 3.3V

‚ö†Ô∏è **Without pull-ups, I¬≤C WILL NOT WORK**

---

# 4Ô∏è‚É£ SIGNAL MAPPING (PL ONLY)

| Signal    | Direction | Description                      |
| --------- | --------- | -------------------------------- |
| `clk`     | Input     | 100 MHz onboard clock            |
| `rst`     | Input     | Push button reset                |
| `trigger` | Input     | Push button to start transaction |
| `scl`     | Output    | I¬≤C clock                        |
| `sda`     | Inout     | I¬≤C data (open-drain)            |
| `uart_tx` | Output    | UART transmit to PC              |

---

# 5Ô∏è‚É£ PHYSICAL WIRING (VERY IMPORTANT)

## I¬≤C (PMOD Header ‚Äì Example: JA)

| I¬≤C Signal | ZedBoard Pin |
| ---------- | ------------ |
| SCL        | JA2          |
| SDA        | JA1          |

### External Pull-ups

- 4.7 kŒ© from **SDA ‚Üí 3.3V**
- 4.7 kŒ© from **SCL ‚Üí 3.3V**

---

## UART

- Use **onboard USB-UART**
- Only **TX** is required
- No RX connection needed

---

# 6Ô∏è‚É£ VIVADO PROJECT SETUP

## Step 1: Create Project

- Open Vivado
- Create **RTL Project**
- Do **NOT** add sources yet

## Step 2: Select Board

- Board: **ZedBoard**
- Part: **xc7z020clg484-1**

## Step 3: Add Source

- Add **single Verilog file**sensor_hub_top.v## Step 4: Set Top Module## Step 4: Set Top Modulesensor_hub_top

---

# 7Ô∏è‚É£ XDC CONSTRAINTS (CRITICAL)

Create `zedboard_sensor_hub.xdc`

## Clock (100 MHz)

```xdc
set_property PACKAGE_PIN Y9 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
create_clock -period 10.0 [get_ports clk]
set_property PACKAGE_PIN P16 [get_ports rst]
set_property IOSTANDARD LVCMOS33 [get_ports rst]
set_property PACKAGE_PIN N15 [get_ports trigger]
set_property IOSTANDARD LVCMOS33 [get_ports trigger]
set_property PACKAGE_PIN D4 [get_ports uart_tx]
set_property IOSTANDARD LVCMOS33 [get_ports uart_tx]
set_property PACKAGE_PIN E15 [get_ports scl]
set_property IOSTANDARD LVCMOS33 [get_ports scl]

set_property PACKAGE_PIN E16 [get_ports sda]
set_property IOSTANDARD LVCMOS33 [get_ports sda]
‚ö†Ô∏è Do NOT enable internal pull-ups for SDA/SCL

‚∏ª

8Ô∏è‚É£ BUILD & PROGRAM FPGA
	1.	Run Synthesis
	2.	Run Implementation
	3.	Generate Bitstream
	4.	Open Hardware Manager
	5.	Program device

Wait until programming completes successfully.

‚∏ª

9Ô∏è‚É£ PC TERMINAL SETUP

Use any serial terminal:
	‚Ä¢	PuTTY
	‚Ä¢	TeraTerm
	‚Ä¢	minicom
	‚Ä¢	screen

    settings Parameter
Value
Baud rate
9600
Data bits
8
Parity
None
Stop bits
1
Flow control
None
üîü RUNNING THE DEMO
	1.	Power ON ZedBoard
	2.	Open serial terminal
	3.	Press RESET
	4.	Press TRIGGER

Expected OutputTemp = 25(One line per trigger press)
1Ô∏è‚É£1Ô∏è‚É£ DEBUG CHECKLIST

‚ùå Nothing prints
	‚Ä¢	Wrong COM port
	‚Ä¢	UART baud not 9600
	‚Ä¢	uart_tx pin incorrect
	‚Ä¢	Board not programmed

‚ùå Garbage characters
	‚Ä¢	Clock constraint wrong
	‚Ä¢	Wrong baud divider
	‚Ä¢	Wrong clock frequency assumption

‚ùå I¬≤C stuck / no output
	‚Ä¢	Missing pull-up resistors
	‚Ä¢	SDA/SCL swapped
	‚Ä¢	Wrong PMOD pins

‚ùå Prints only once
	‚Ä¢	Trigger button not debounced (expected)
	‚Ä¢	Press trigger again

‚∏ª

1Ô∏è‚É£2Ô∏è‚É£ DESIGN NOTES (FOR VIVA)
	‚Ä¢	I¬≤C is open-drain, never driven high
	‚Ä¢	Dummy slave always returns 25¬∞C
	‚Ä¢	ACK from master after data is ignored (dummy behavior)
	‚Ä¢	No clock stretching or multi-byte reads (intentional simplification)
	‚Ä¢	Entire design runs in PL only

‚∏ª

1Ô∏è‚É£3Ô∏è‚É£ EXPECTED QUESTIONS & ANSWERS

Q: Is this full I¬≤C compliant?
A: Essential phases are implemented. Advanced features are omitted for simplicity.

Q: Why external pull-ups?
A: I¬≤C requires pull-ups because devices only pull the line low.

Q: Why no ARM processor?
A: Demonstrates pure FPGA-based sensor interfacing.

‚∏ª

‚úÖ FINAL CHECK BEFORE LEAVING LAB
	‚Ä¢	Bitstream programmed
	‚Ä¢	Pull-ups connected
	‚Ä¢	Terminal shows correct baud
	‚Ä¢	Output matches expected
	‚Ä¢	Screenshots taken (for report)

‚∏ª

üéØ FINAL RESULT

The FPGA successfully:
	‚Ä¢	Reads temperature via I¬≤C
	‚Ä¢	Converts to ASCII
	‚Ä¢	Transmits over UART
	‚Ä¢	Displays data on PC terminal

Mini Project Complete.
```
