

================================================================
== Vivado HLS Report for 'conv1x1DSP2'
================================================================
* Date:           Tue May 10 21:15:30 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.478 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         9|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 13 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outPartialArr_1_V_2 = alloca i32"   --->   Operation 14 'alloca' 'outPartialArr_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outPartialArr_V_0_3_s = alloca i32"   --->   Operation 15 'alloca' 'outPartialArr_V_0_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/conv1x1DSP2.hpp:198]   --->   Operation 16 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln213)   --->   "%shl_ln213 = shl i32 %reps_read, 3" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 17 'shl' 'shl_ln213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln213)   --->   "%shl_ln213_1 = shl i32 %reps_read, 1" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 18 'shl' 'shl_ln213_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln213 = add i32 %shl_ln213, %shl_ln213_1" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 19 'add' 'add_ln213' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast44 = zext i32 %add_ln213 to i45" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 20 'zext' 'cast44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.96ns)   --->   "%bound46 = mul i45 5760, %cast44" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 21 'mul' 'bound46' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (2.96ns)   --->   "%bound46 = mul i45 5760, %cast44" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 25 'mul' 'bound46' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.75ns)   --->   "br label %.preheader188.i" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.63>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten83 = phi i45 [ 0, %entry ], [ %add_ln213_1, %hls_label_63_end ]" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 27 'phi' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i14 [ 0, %entry ], [ %select_ln214, %hls_label_63_end ]" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 28 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln213 = icmp eq i45 %indvar_flatten83, %bound46" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 29 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (1.25ns)   --->   "%add_ln213_1 = add i45 %indvar_flatten83, 1" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 30 'add' 'add_ln213_1' <Predicate = true> <Delay = 1.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.86ns)   --->   "%icmp_ln214 = icmp eq i14 %indvar_flatten37, 5760" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 31 'icmp' 'icmp_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.98ns)   --->   "%add_ln214 = add i14 %indvar_flatten37, 1" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 32 'add' 'add_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.54ns)   --->   "%select_ln214 = select i1 %icmp_ln214, i14 1, i14 %add_ln214" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 33 'select' 'select_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.35>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %entry ], [ %select_ln215_9, %hls_label_63_end ]" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%peIdx_0_i = phi i5 [ 0, %entry ], [ %select_ln215_8, %hls_label_63_end ]" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 35 'phi' 'peIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%simdIdx_0_i = phi i5 [ 0, %entry ], [ %simdIdx, %hls_label_63_end ]"   --->   Operation 36 'phi' 'simdIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %peIdx_0_i, i4 0)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %peIdx_0_i to i64" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 38 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%conv_8_bias_new_V_0_s = getelementptr [18 x i13]* @conv_8_bias_new_V_0, i64 0, i64 %zext_ln247" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 39 'getelementptr' 'conv_8_bias_new_V_0_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.35ns)   --->   "%conv_8_bias_new_V_0_1 = load i13* %conv_8_bias_new_V_0_s, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 40 'load' 'conv_8_bias_new_V_0_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%conv_8_bias_new_V_1_s = getelementptr [18 x i10]* @conv_8_bias_new_V_1, i64 0, i64 %zext_ln247" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 41 'getelementptr' 'conv_8_bias_new_V_1_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (1.35ns)   --->   "%conv_8_bias_new_V_1_1 = load i10* %conv_8_bias_new_V_1_s, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 42 'load' 'conv_8_bias_new_V_1_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 43 [1/1] (0.33ns)   --->   "%xor_ln214 = xor i1 %icmp_ln214, true" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 43 'xor' 'xor_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.87ns)   --->   "%icmp_ln216 = icmp eq i5 %simdIdx_0_i, -16" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 44 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%and_ln214 = and i1 %icmp_ln216, %xor_ln214" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 45 'and' 'and_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln215 = icmp eq i10 %indvar_flatten, 288" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 46 'icmp' 'icmp_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.33ns)   --->   "%and_ln214_1 = and i1 %icmp_ln215, %xor_ln214" [./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263]   --->   Operation 47 'and' 'and_ln214_1' <Predicate = (!icmp_ln213)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.33ns)   --->   "%or_ln215 = or i1 %and_ln214_1, %icmp_ln214" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 48 'or' 'or_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.48ns)   --->   "%select_ln215 = select i1 %or_ln215, i5 0, i5 %peIdx_0_i" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 49 'select' 'select_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%xor_ln215 = xor i1 %icmp_ln215, true" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 50 'xor' 'xor_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%or_ln215_1 = or i1 %icmp_ln214, %xor_ln215" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 51 'or' 'or_ln215_1' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln215 = and i1 %and_ln214, %or_ln215_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 52 'and' 'and_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.87ns)   --->   "%peIdx = add i5 1, %select_ln215" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 53 'add' 'peIdx' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_4)   --->   "%or_ln215_2 = or i1 %and_ln215, %and_ln214_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 54 'or' 'or_ln215_2' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_4)   --->   "%or_ln215_3 = or i1 %or_ln215_2, %icmp_ln214" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 55 'or' 'or_ln215_3' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln215_4 = select i1 %or_ln215_3, i5 0, i5 %simdIdx_0_i" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 56 'select' 'select_ln215_4' <Predicate = (!icmp_ln213)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.48ns)   --->   "%select_ln215_8 = select i1 %and_ln215, i5 %peIdx, i5 %select_ln215" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 57 'select' 'select_ln215_8' <Predicate = (!icmp_ln213)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.87ns)   --->   "%simdIdx = add i5 %select_ln215_4, 1" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 58 'add' 'simdIdx' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.93ns)   --->   "%add_ln215_5 = add i10 %indvar_flatten, 1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 59 'add' 'add_ln215_5' <Predicate = (!icmp_ln213)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.47ns)   --->   "%select_ln215_9 = select i1 %or_ln215, i10 1, i10 %add_ln215_5" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 60 'select' 'select_ln215_9' <Predicate = (!icmp_ln213)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.27>
ST_6 : Operation 61 [1/2] (1.35ns)   --->   "%conv_8_bias_new_V_0_1 = load i13* %conv_8_bias_new_V_0_s, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 61 'load' 'conv_8_bias_new_V_0_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 62 [1/2] (1.35ns)   --->   "%conv_8_bias_new_V_1_1 = load i10* %conv_8_bias_new_V_1_s, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 62 'load' 'conv_8_bias_new_V_1_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %.exit, label %hls_label_63_begin" [./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%select_ln215_1 = select i1 %or_ln215, i9 0, i9 %shl_ln" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 64 'select' 'select_ln215_1' <Predicate = (!icmp_ln213 & !and_ln215)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%shl_ln224_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %peIdx, i4 0)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 65 'bitconcatenate' 'shl_ln224_mid1' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%select_ln215_5 = select i1 %and_ln215, i9 %shl_ln224_mid1, i9 %select_ln215_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 66 'select' 'select_ln215_5' <Predicate = (!icmp_ln213)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%zext_ln215 = zext i9 %select_ln215_5 to i10" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 67 'zext' 'zext_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i5 %peIdx to i64" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 68 'zext' 'zext_ln247_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%conv_8_bias_new_V_0_2 = getelementptr [18 x i13]* @conv_8_bias_new_V_0, i64 0, i64 %zext_ln247_1" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 69 'getelementptr' 'conv_8_bias_new_V_0_2' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (1.35ns)   --->   "%conv_8_bias_new_V_0_3 = load i13* %conv_8_bias_new_V_0_2, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 70 'load' 'conv_8_bias_new_V_0_3' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%conv_8_bias_new_V_1_2 = getelementptr [18 x i10]* @conv_8_bias_new_V_1, i64 0, i64 %zext_ln247_1" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 71 'getelementptr' 'conv_8_bias_new_V_1_2' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (1.35ns)   --->   "%conv_8_bias_new_V_1_3 = load i10* %conv_8_bias_new_V_1_2, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 72 'load' 'conv_8_bias_new_V_1_3' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln224)   --->   "%zext_ln216 = zext i5 %select_ln215_4 to i10" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 73 'zext' 'zext_ln216' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln224 = add i10 %zext_ln216, %zext_ln215" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 74 'add' 'add_ln224' <Predicate = (!icmp_ln213)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i10 %add_ln224 to i64" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 75 'zext' 'zext_ln224' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%conv_8_w_new_V_0_add = getelementptr [288 x i32]* @conv_8_w_new_V_0, i64 0, i64 %zext_ln224" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 76 'getelementptr' 'conv_8_w_new_V_0_add' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (1.35ns)   --->   "%conv_8_w_new_V_0_loa = load i32* %conv_8_w_new_V_0_add, align 4" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 77 'load' 'conv_8_w_new_V_0_loa' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%conv_8_w_new_V_1_add = getelementptr [288 x i32]* @conv_8_w_new_V_1, i64 0, i64 %zext_ln224" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 78 'getelementptr' 'conv_8_w_new_V_1_add' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (1.35ns)   --->   "%conv_8_w_new_V_1_loa = load i32* %conv_8_w_new_V_1_add, align 4" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 79 'load' 'conv_8_w_new_V_1_loa' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>

State 7 <SV = 6> <Delay = 2.83>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_6)   --->   "%select_ln215_2 = select i1 %or_ln215, i13 221, i13 %conv_8_bias_new_V_0_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 80 'select' 'select_ln215_2' <Predicate = (!icmp_ln213 & !and_ln215)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_7)   --->   "%select_ln215_3 = select i1 %or_ln215, i10 -154, i10 %conv_8_bias_new_V_1_1" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 81 'select' 'select_ln215_3' <Predicate = (!icmp_ln213 & !and_ln215)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/2] (1.35ns)   --->   "%conv_8_bias_new_V_0_3 = load i13* %conv_8_bias_new_V_0_2, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 82 'load' 'conv_8_bias_new_V_0_3' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 83 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln215_6 = select i1 %and_ln215, i13 %conv_8_bias_new_V_0_3, i13 %select_ln215_2" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 83 'select' 'select_ln215_6' <Predicate = (!icmp_ln213)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/2] (1.35ns)   --->   "%conv_8_bias_new_V_1_3 = load i10* %conv_8_bias_new_V_1_2, align 2" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 84 'load' 'conv_8_bias_new_V_1_3' <Predicate = (!icmp_ln213 & and_ln215)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 85 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln215_7 = select i1 %and_ln215, i10 %conv_8_bias_new_V_1_3, i10 %select_ln215_3" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 85 'select' 'select_ln215_7' <Predicate = (!icmp_ln213)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.75ns)   --->   "%tmp_V_5 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [./src/conv1x1DSP2.hpp:218->./src/conv1x1DSP2.hpp:263]   --->   Operation 86 'read' 'tmp_V_5' <Predicate = (!icmp_ln213)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%ivec_0_V = trunc i16 %tmp_V_5 to i4" [./src/conv1x1DSP2.hpp:220->./src/conv1x1DSP2.hpp:263]   --->   Operation 87 'trunc' 'ivec_0_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ivec_1_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_V_5, i32 4, i32 7)" [./src/conv1x1DSP2.hpp:220->./src/conv1x1DSP2.hpp:263]   --->   Operation 88 'partselect' 'ivec_1_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%ivec_2_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_V_5, i32 8, i32 11)" [./src/conv1x1DSP2.hpp:220->./src/conv1x1DSP2.hpp:263]   --->   Operation 89 'partselect' 'ivec_2_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%ivec_3_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %tmp_V_5, i32 12, i32 15)" [./src/conv1x1DSP2.hpp:220->./src/conv1x1DSP2.hpp:263]   --->   Operation 90 'partselect' 'ivec_3_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (1.35ns)   --->   "%conv_8_w_new_V_0_loa = load i32* %conv_8_w_new_V_0_add, align 4" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 91 'load' 'conv_8_w_new_V_0_loa' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%wvec_0_0_V = trunc i32 %conv_8_w_new_V_0_loa to i8" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 92 'trunc' 'wvec_0_0_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%wvec_0_1_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_0_loa, i32 8, i32 15)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 93 'partselect' 'wvec_0_1_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%wvec_0_2_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_0_loa, i32 16, i32 23)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 94 'partselect' 'wvec_0_2_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%wvec_0_3_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_0_loa, i32 24, i32 31)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 95 'partselect' 'wvec_0_3_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 96 [1/2] (1.35ns)   --->   "%conv_8_w_new_V_1_loa = load i32* %conv_8_w_new_V_1_add, align 4" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 96 'load' 'conv_8_w_new_V_1_loa' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%wvec_1_0_V = trunc i32 %conv_8_w_new_V_1_loa to i8" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 97 'trunc' 'wvec_1_0_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%wvec_1_1_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_1_loa, i32 8, i32 15)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 98 'partselect' 'wvec_1_1_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%wvec_1_2_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_1_loa, i32 16, i32 23)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 99 'partselect' 'wvec_1_2_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%wvec_1_3_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %conv_8_w_new_V_1_loa, i32 24, i32 31)" [./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263]   --->   Operation 100 'partselect' 'wvec_1_3_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_7 : Operation 101 [5/5] (1.08ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 101 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 102 [4/5] (3.31ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 102 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 103 [3/5] (3.31ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 103 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 104 [2/5] (3.31ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 104 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.11>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%outPartialArr_1_V_2_1 = load i32* %outPartialArr_1_V_2" [./src/conv1x1DSP2.hpp:240->./src/conv1x1DSP2.hpp:263]   --->   Operation 105 'load' 'outPartialArr_1_V_2_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%outPartialArr_V_0_3_1 = load i32* %outPartialArr_V_0_3_s" [./src/conv1x1DSP2.hpp:239->./src/conv1x1DSP2.hpp:263]   --->   Operation 106 'load' 'outPartialArr_V_0_3_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.87ns)   --->   "%icmp_ln235 = icmp eq i5 %select_ln215_4, 0" [./src/conv1x1DSP2.hpp:235->./src/conv1x1DSP2.hpp:263]   --->   Operation 107 'icmp' 'icmp_ln235' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/5] (1.91ns)   --->   "%call_ret = call fastcc { i14, i14 } @simd_mac_DSP2(i4 %ivec_0_V, i4 %ivec_1_V, i4 %ivec_2_V, i4 %ivec_3_V, i8 %wvec_0_0_V, i8 %wvec_0_1_V, i8 %wvec_0_2_V, i8 %wvec_0_3_V, i8 %wvec_1_0_V, i8 %wvec_1_1_V, i8 %wvec_1_2_V, i8 %wvec_1_3_V)" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 108 'call' 'call_ret' <Predicate = (!icmp_ln213)> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%outPartial0_V_0_i = extractvalue { i14, i14 } %call_ret, 0" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 109 'extractvalue' 'outPartial0_V_0_i' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%outPartial1_V_0_i = extractvalue { i14, i14 } %call_ret, 1" [./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263]   --->   Operation 110 'extractvalue' 'outPartial1_V_0_i' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%outPartialArr_0_V = sext i14 %outPartial0_V_0_i to i32" [./src/conv1x1DSP2.hpp:236->./src/conv1x1DSP2.hpp:263]   --->   Operation 111 'sext' 'outPartialArr_0_V' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i14 %outPartial1_V_0_i to i32" [./src/conv1x1DSP2.hpp:237->./src/conv1x1DSP2.hpp:263]   --->   Operation 112 'sext' 'sext_ln68' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (1.20ns)   --->   "%outPartialArr_0_V_2 = add nsw i32 %outPartialArr_0_V, %outPartialArr_V_0_3_1" [./src/conv1x1DSP2.hpp:239->./src/conv1x1DSP2.hpp:263]   --->   Operation 113 'add' 'outPartialArr_0_V_2' <Predicate = (!icmp_ln213)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (1.20ns)   --->   "%add_ln700 = add nsw i32 %sext_ln68, %outPartialArr_1_V_2_1" [./src/conv1x1DSP2.hpp:240->./src/conv1x1DSP2.hpp:263]   --->   Operation 114 'add' 'add_ln700' <Predicate = (!icmp_ln213)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.87ns)   --->   "%icmp_ln244 = icmp eq i5 %select_ln215_4, 15" [./src/conv1x1DSP2.hpp:244->./src/conv1x1DSP2.hpp:263]   --->   Operation 115 'icmp' 'icmp_ln244' <Predicate = (!icmp_ln213)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.preheader.0.i, label %hls_label_63_end" [./src/conv1x1DSP2.hpp:244->./src/conv1x1DSP2.hpp:263]   --->   Operation 116 'br' <Predicate = (!icmp_ln213)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.47>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i13 %select_ln215_6 to i32" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 117 'sext' 'sext_ln215' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln215_80 = sext i10 %select_ln215_7 to i32" [./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263]   --->   Operation 118 'sext' 'sext_ln215_80' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49976)" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 119 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv1x1DSP2.hpp:217->./src/conv1x1DSP2.hpp:263]   --->   Operation 120 'specpipeline' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.52ns)   --->   "%select_ln235 = select i1 %icmp_ln235, i32 %outPartialArr_0_V, i32 %outPartialArr_0_V_2" [./src/conv1x1DSP2.hpp:235->./src/conv1x1DSP2.hpp:263]   --->   Operation 121 'select' 'select_ln235' <Predicate = (!icmp_ln213)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.52ns)   --->   "%outPartialArr_1_V = select i1 %icmp_ln235, i32 %sext_ln68, i32 %add_ln700" [./src/conv1x1DSP2.hpp:235->./src/conv1x1DSP2.hpp:263]   --->   Operation 122 'select' 'outPartialArr_1_V' <Predicate = (!icmp_ln213)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "store i32 %select_ln235, i32* %outPartialArr_V_0_3_s" [./src/conv1x1DSP2.hpp:244->./src/conv1x1DSP2.hpp:263]   --->   Operation 123 'store' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "store i32 %outPartialArr_1_V, i32* %outPartialArr_1_V_2" [./src/conv1x1DSP2.hpp:244->./src/conv1x1DSP2.hpp:263]   --->   Operation 124 'store' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (1.20ns)   --->   "%add_ln215 = add i32 %select_ln235, %sext_ln215" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 125 'add' 'add_ln215' <Predicate = (icmp_ln244)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (1.20ns)   --->   "%add_ln215_1 = add i32 %outPartialArr_1_V, %sext_ln215_80" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 126 'add' 'add_ln215_1' <Predicate = (icmp_ln244)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %add_ln215_1, i32 %add_ln215)" [./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263]   --->   Operation 127 'bitconcatenate' 'tmp_V' <Predicate = (icmp_ln244)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V)" [./src/conv1x1DSP2.hpp:249->./src/conv1x1DSP2.hpp:263]   --->   Operation 128 'write' <Predicate = (icmp_ln244)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "br label %hls_label_63_end" [./src/conv1x1DSP2.hpp:250->./src/conv1x1DSP2.hpp:263]   --->   Operation 129 'br' <Predicate = (icmp_ln244)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49976, i32 %tmp_i)" [./src/conv1x1DSP2.hpp:251->./src/conv1x1DSP2.hpp:263]   --->   Operation 130 'specregionend' 'empty' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader188.i" [./src/conv1x1DSP2.hpp:216->./src/conv1x1DSP2.hpp:263]   --->   Operation 131 'br' <Predicate = (!icmp_ln213)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "ret void" [./src/conv1x1DSP2.hpp:263]   --->   Operation 132 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.95ns
The critical path consists of the following:
	fifo read on port 'reps' (./src/conv1x1DSP2.hpp:198) [17]  (1.75 ns)
	'shl' operation ('shl_ln213_1', ./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263) [19]  (0 ns)
	'add' operation ('add_ln213', ./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263) [20]  (1.2 ns)

 <State 2>: 2.96ns
The critical path consists of the following:
	'mul' operation ('bound46', ./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263) [22]  (2.96 ns)

 <State 3>: 2.96ns
The critical path consists of the following:
	'mul' operation ('bound46', ./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263) [22]  (2.96 ns)

 <State 4>: 1.63ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln213', ./src/conv1x1DSP2.hpp:213->./src/conv1x1DSP2.hpp:263) [36]  (1.3 ns)
	blocking operation 0.331 ns on control path)

 <State 5>: 3.36ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263) with incoming values : ('select_ln215_9', ./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263) [27]  (0 ns)
	'icmp' operation ('icmp_ln215', ./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263) [46]  (0.859 ns)
	'and' operation ('and_ln214_1', ./src/conv1x1DSP2.hpp:214->./src/conv1x1DSP2.hpp:263) [47]  (0.331 ns)
	'or' operation ('or_ln215', ./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263) [48]  (0.331 ns)
	'select' operation ('select_ln215', ./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263) [49]  (0.48 ns)
	'add' operation ('peIdx', ./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263) [56]  (0.878 ns)
	'select' operation ('select_ln215_8', ./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263) [72]  (0.48 ns)

 <State 6>: 2.27ns
The critical path consists of the following:
	'select' operation ('select_ln215_1', ./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263) [50]  (0 ns)
	'select' operation ('select_ln215_5', ./src/conv1x1DSP2.hpp:215->./src/conv1x1DSP2.hpp:263) [61]  (0 ns)
	'add' operation ('add_ln224', ./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263) [81]  (0.921 ns)
	'getelementptr' operation ('conv_8_w_new_V_0_add', ./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263) [83]  (0 ns)
	'load' operation ('conv_8_w_new_V_0_loa', ./src/conv1x1DSP2.hpp:224->./src/conv1x1DSP2.hpp:263) on array 'conv_8_w_new_V_0' [84]  (1.35 ns)

 <State 7>: 2.84ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./src/conv1x1DSP2.hpp:218->./src/conv1x1DSP2.hpp:263) [76]  (1.75 ns)
	'call' operation ('call_ret', ./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263) to 'simd_mac_DSP2' [96]  (1.09 ns)

 <State 8>: 3.31ns
The critical path consists of the following:
	'call' operation ('call_ret', ./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263) to 'simd_mac_DSP2' [96]  (3.31 ns)

 <State 9>: 3.31ns
The critical path consists of the following:
	'call' operation ('call_ret', ./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263) to 'simd_mac_DSP2' [96]  (3.31 ns)

 <State 10>: 3.31ns
The critical path consists of the following:
	'call' operation ('call_ret', ./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263) to 'simd_mac_DSP2' [96]  (3.31 ns)

 <State 11>: 3.12ns
The critical path consists of the following:
	'call' operation ('call_ret', ./src/conv1x1DSP2.hpp:233->./src/conv1x1DSP2.hpp:263) to 'simd_mac_DSP2' [96]  (1.92 ns)
	'add' operation ('outPartialArr[0].V', ./src/conv1x1DSP2.hpp:239->./src/conv1x1DSP2.hpp:263) [101]  (1.2 ns)

 <State 12>: 3.48ns
The critical path consists of the following:
	'select' operation ('select_ln235', ./src/conv1x1DSP2.hpp:235->./src/conv1x1DSP2.hpp:263) [103]  (0.525 ns)
	'add' operation ('add_ln215', ./src/conv1x1DSP2.hpp:247->./src/conv1x1DSP2.hpp:263) [110]  (1.2 ns)
	fifo write on port 'out_V_V' (./src/conv1x1DSP2.hpp:249->./src/conv1x1DSP2.hpp:263) [113]  (1.75 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
