Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B2B4F216EB2
	for <lists+qemu-devel@lfdr.de>; Tue,  7 Jul 2020 16:28:00 +0200 (CEST)
Received: from localhost ([::1]:39734 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jsoZj-0005Cb-QK
	for lists+qemu-devel@lfdr.de; Tue, 07 Jul 2020 10:27:59 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:33378)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <zhiwei_liu@c-sky.com>)
 id 1jsoYs-0004lB-FE
 for qemu-devel@nongnu.org; Tue, 07 Jul 2020 10:27:06 -0400
Received: from smtp2200-217.mail.aliyun.com ([121.197.200.217]:52584)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <zhiwei_liu@c-sky.com>)
 id 1jsoYM-0003zo-2V
 for qemu-devel@nongnu.org; Tue, 07 Jul 2020 10:27:06 -0400
X-Alimail-AntiSpam: AC=CONTINUE; BC=0.07674249|-1; CH=green;
 DM=|CONTINUE|false|; DS=CONTINUE|ham_social|0.0702908-0.000279076-0.92943;
 FP=0|0|0|0|0|-1|-1|-1; HT=e02c03298; MF=zhiwei_liu@c-sky.com; NM=1; PH=DS;
 RN=5; RT=5; SR=0; TI=SMTPD_---.Hzi511F_1594131982; 
Received: from 192.168.3.18(mailfrom:zhiwei_liu@c-sky.com
 fp:SMTPD_---.Hzi511F_1594131982) by smtp.aliyun-inc.com(10.147.40.2);
 Tue, 07 Jul 2020 22:26:22 +0800
Subject: Re: [PULL v2 12/64] target/riscv: add vector amo operations
To: Richard Henderson <richard.henderson@linaro.org>,
 Alistair Francis <alistair.francis@wdc.com>
References: <20200702162354.928528-1-alistair.francis@wdc.com>
 <20200702162354.928528-13-alistair.francis@wdc.com>
 <CAFEAcA8b7Rk8ZDDu689tRDCqcSKRbCGVf=75e0f0WNd2GJ9dmg@mail.gmail.com>
 <e86ece6b-5295-dfb2-6fdb-bf0004ec9b70@linaro.org>
From: LIU Zhiwei <zhiwei_liu@c-sky.com>
Message-ID: <82652a07-e592-9d84-353d-5a0e94b77e84@c-sky.com>
Date: Tue, 7 Jul 2020 22:26:22 +0800
User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:68.0) Gecko/20100101
 Thunderbird/68.10.0
MIME-Version: 1.0
In-Reply-To: <e86ece6b-5295-dfb2-6fdb-bf0004ec9b70@linaro.org>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
Content-Language: en-US
Received-SPF: none client-ip=121.197.200.217;
 envelope-from=zhiwei_liu@c-sky.com; helo=smtp2200-217.mail.aliyun.com
X-detected-operating-system: by eggs.gnu.org: First seen = 2020/07/07 10:26:24
X-ACL-Warn: Detected OS   = Linux 3.x [generic] [fuzzy]
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, SPF_HELO_NONE=0.001,
 SPF_NONE=0.001, UNPARSEABLE_RELAY=0.001 autolearn=_AUTOLEARN
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Peter Maydell <peter.maydell@linaro.org>,
 QEMU Developers <qemu-devel@nongnu.org>,
 Alistair Francis <alistair23@gmail.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>



On 2020/7/7 4:48, Richard Henderson wrote:
> On 7/5/20 11:20 AM, Peter Maydell wrote:
>> On Thu, 2 Jul 2020 at 17:33, Alistair Francis <alistair.francis@wdc.com> wrote:
>>> From: LIU Zhiwei <zhiwei_liu@c-sky.com>
>>>
>>> Vector AMOs operate as if aq and rl bits were zero on each element
>>> with regard to ordering relative to other instructions in the same hart.
>>> Vector AMOs provide no ordering guarantee between element operations
>>> in the same vector AMO instruction
>> Hi; Coverity thinks (probably wrongly) that there might be an array
>> overflow here:
>>
>>> +static bool amo_op(DisasContext *s, arg_rwdvm *a, uint8_t seq)
>>> +{
>>> +    uint32_t data = 0;
>>> +    gen_helper_amo *fn;
>>> +    static gen_helper_amo *const fnsw[9] = {
>> This is a 9-element array...
>>
>>> +        /* no atomic operation */
>>> +        gen_helper_vamoswapw_v_w,
>>> +        gen_helper_vamoaddw_v_w,
>>> +        gen_helper_vamoxorw_v_w,
>>> +        gen_helper_vamoandw_v_w,
>>> +        gen_helper_vamoorw_v_w,
>>> +        gen_helper_vamominw_v_w,
>>> +        gen_helper_vamomaxw_v_w,
>>> +        gen_helper_vamominuw_v_w,
>>> +        gen_helper_vamomaxuw_v_w
>>> +    };
>>> +    if (tb_cflags(s->base.tb) & CF_PARALLEL) {
>>> +        gen_helper_exit_atomic(cpu_env);
>>> +        s->base.is_jmp = DISAS_NORETURN;
>>> +        return true;
>>> +    } else {
>>> +        if (s->sew == 3) {
>>> +#ifdef TARGET_RISCV64
>>> +            fn = fnsd[seq];
>>> +#else
>>> +            /* Check done in amo_check(). */
>>> +            g_assert_not_reached();
>>> +#endif
>>> +        } else {
>>> +            fn = fnsw[seq];
>> ...which we here index via 'seq'...
>>
>>
>>> +#ifdef TARGET_RISCV64
>>> +GEN_VEXT_TRANS(vamoswapd_v, 9, rwdvm, amo_op, amo_check)
>>> +GEN_VEXT_TRANS(vamoaddd_v, 10, rwdvm, amo_op, amo_check)
>>> +GEN_VEXT_TRANS(vamoxord_v, 11, rwdvm, amo_op, amo_check)
>>> +GEN_VEXT_TRANS(vamoandd_v, 12, rwdvm, amo_op, amo_check)
>>> +GEN_VEXT_TRANS(vamoord_v, 13, rwdvm, amo_op, amo_check)
>>> +GEN_VEXT_TRANS(vamomind_v, 14, rwdvm, amo_op, amo_check)
>>> +GEN_VEXT_TRANS(vamomaxd_v, 15, rwdvm, amo_op, amo_check)
>>> +GEN_VEXT_TRANS(vamominud_v, 16, rwdvm, amo_op, amo_check)
>>> +GEN_VEXT_TRANS(vamomaxud_v, 17, rwdvm, amo_op, amo_check)
>>> +#endif
>> ...which in the calls that these macros expand out to can
>> be 9 or greater.
> FWIW, I think it would be better to have the gen_helper_amo *fn symbol here in
> the macro than a magic "seq" number.
Hi Richard,

Thanks.

As  there are not only the atomic instructions have this question, all 
instructions that use
GEN_VEXT_TRANS have the same question too. It's some difficult to 
address this question by this way.

But I will have a try.

Zhiwei
>
> r~


