@W: FA239 :"c:\users\elith\documents\github\arqui3cm3\lcd00\lcddata00.vhdl":61:19:61:26|ROM outworddd_2[6:0] (in view: work.lcddata00(arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\elith\documents\github\arqui3cm3\lcd00\lcddata00.vhdl":61:19:61:26|ROM outworddd_2[6:0] (in view: work.lcddata00(arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:L00.D00.osc_int"
