// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _SIFT2_Core_HH_
#define _SIFT2_Core_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_Mat_exit412_pr.h"
#include "AXIvideo2Mat616.h"
#include "AXIvideo2Mat.h"
#include "Mat2Array2D617.h"
#include "Mat2Array2D.h"
#include "compute.h"
#include "Result2Array2D_511_s.h"
#include "Result2Array2D_511_1.h"
#include "Array2D2Mat.h"
#include "Array2D2Mat_1.h"
#include "Mat2AXIvideo.h"
#include "Mat2AXIvideo_1.h"
#include "SIFT2_Core_src0_val.h"
#include "SIFT2_Core_dst0_val.h"
#include "SIFT2_Core_dst1_val.h"
#include "SIFT2_Core_keypoibGp.h"
#include "SIFT2_Core_keypoibIp.h"
#include "SIFT2_Core_keypoibKp.h"
#include "SIFT2_Core_describSr.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w32_d4_A.h"
#include "fifo_w1_d4_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w7_d2_A.h"
#include "fifo_w9_d2_A.h"
#include "fifo_w6_d2_A.h"
#include "start_for_Mat2ArrbWr.h"
#include "start_for_Mat2ArrbXr.h"
#include "start_for_Mat2AXIbYs.h"
#include "start_for_Mat2AXIbZs.h"
#include "SIFT2_Core_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct SIFT2_Core : public sc_module {
    // Port declarations 56
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<8> > src0_axis_TDATA;
    sc_in< sc_lv<1> > src0_axis_TKEEP;
    sc_in< sc_lv<1> > src0_axis_TSTRB;
    sc_in< sc_lv<1> > src0_axis_TUSER;
    sc_in< sc_lv<1> > src0_axis_TLAST;
    sc_in< sc_lv<1> > src0_axis_TID;
    sc_in< sc_lv<1> > src0_axis_TDEST;
    sc_in< sc_lv<8> > src1_axis_TDATA;
    sc_in< sc_lv<1> > src1_axis_TKEEP;
    sc_in< sc_lv<1> > src1_axis_TSTRB;
    sc_in< sc_lv<1> > src1_axis_TUSER;
    sc_in< sc_lv<1> > src1_axis_TLAST;
    sc_in< sc_lv<1> > src1_axis_TID;
    sc_in< sc_lv<1> > src1_axis_TDEST;
    sc_out< sc_lv<8> > dst0_axis_TDATA;
    sc_out< sc_lv<1> > dst0_axis_TKEEP;
    sc_out< sc_lv<1> > dst0_axis_TSTRB;
    sc_out< sc_lv<1> > dst0_axis_TUSER;
    sc_out< sc_lv<1> > dst0_axis_TLAST;
    sc_out< sc_lv<1> > dst0_axis_TID;
    sc_out< sc_lv<1> > dst0_axis_TDEST;
    sc_out< sc_lv<8> > dst1_axis_TDATA;
    sc_out< sc_lv<1> > dst1_axis_TKEEP;
    sc_out< sc_lv<1> > dst1_axis_TSTRB;
    sc_out< sc_lv<1> > dst1_axis_TUSER;
    sc_out< sc_lv<1> > dst1_axis_TLAST;
    sc_out< sc_lv<1> > dst1_axis_TID;
    sc_out< sc_lv<1> > dst1_axis_TDEST;
    sc_in< sc_logic > src0_axis_TVALID;
    sc_out< sc_logic > src0_axis_TREADY;
    sc_in< sc_logic > src1_axis_TVALID;
    sc_out< sc_logic > src1_axis_TREADY;
    sc_out< sc_logic > dst0_axis_TVALID;
    sc_in< sc_logic > dst0_axis_TREADY;
    sc_out< sc_logic > dst1_axis_TVALID;
    sc_in< sc_logic > dst1_axis_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<8> > ap_var_for_const2;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<16> > ap_var_for_const5;
    sc_signal< sc_lv<12> > ap_var_for_const3;
    sc_signal< sc_lv<11> > ap_var_for_const4;


    // Module declarations
    SIFT2_Core(sc_module_name name);
    SC_HAS_PROCESS(SIFT2_Core);

    ~SIFT2_Core();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    SIFT2_Core_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* SIFT2_Core_AXILiteS_s_axi_U;
    SIFT2_Core_src0_val* src0_val_U;
    SIFT2_Core_src0_val* src1_val_U;
    SIFT2_Core_dst0_val* dst0_val_U;
    SIFT2_Core_dst1_val* dst1_val_U;
    SIFT2_Core_keypoibGp* keypoints0_val_pt_x_U;
    SIFT2_Core_keypoibGp* keypoints0_val_pt_y_U;
    SIFT2_Core_keypoibIp* keypoints0_val_angle_U;
    SIFT2_Core_keypoibIp* keypoints0_val_sigma_U;
    SIFT2_Core_keypoibKp* keypoints0_val_octav_U;
    SIFT2_Core_keypoibKp* keypoints0_val_layer_U;
    SIFT2_Core_keypoibGp* keypoints1_val_pt_x_U;
    SIFT2_Core_keypoibGp* keypoints1_val_pt_y_U;
    SIFT2_Core_keypoibIp* keypoints1_val_angle_U;
    SIFT2_Core_keypoibIp* keypoints1_val_sigma_U;
    SIFT2_Core_keypoibKp* keypoints1_val_octav_U;
    SIFT2_Core_keypoibKp* keypoints1_val_layer_U;
    SIFT2_Core_describSr* descriptors0_val_val_U;
    SIFT2_Core_describSr* descriptors1_val_val_U;
    SIFT2_Core_keypoibGp* matches_val_idx0_U;
    SIFT2_Core_keypoibGp* matches_val_idx1_U;
    Block_Mat_exit412_pr* Block_Mat_exit412_pr_U0;
    AXIvideo2Mat616* AXIvideo2Mat616_U0;
    AXIvideo2Mat* AXIvideo2Mat_U0;
    Mat2Array2D617* Mat2Array2D617_U0;
    Mat2Array2D* Mat2Array2D_U0;
    compute* compute_U0;
    Result2Array2D_511_s* Result2Array2D_511_U0;
    Result2Array2D_511_1* Result2Array2D_511_1_U0;
    Array2D2Mat* Array2D2Mat_U0;
    Array2D2Mat_1* Array2D2Mat_1_U0;
    Mat2AXIvideo* Mat2AXIvideo_U0;
    Mat2AXIvideo_1* Mat2AXIvideo_1_U0;
    fifo_w32_d2_A* p_src0_rows_V_c_U;
    fifo_w32_d2_A* p_src0_cols_V_c_U;
    fifo_w32_d2_A* p_src1_rows_V_c_U;
    fifo_w32_d2_A* p_src1_cols_V_c_U;
    fifo_w32_d4_A* src1_rows_c_U;
    fifo_w32_d4_A* src1_cols_c_U;
    fifo_w1_d4_A* descriptors0_length_s_U;
    fifo_w1_d4_A* descriptors1_length_s_U;
    fifo_w1_d4_A* matches_length_c_U;
    fifo_w32_d4_A* thresh_c_U;
    fifo_w8_d2_A* p_src0_data_stream_0_U;
    fifo_w32_d2_A* p_src0_rows_V_c36_U;
    fifo_w32_d2_A* p_src0_cols_V_c37_U;
    fifo_w8_d2_A* p_src1_data_stream_0_U;
    fifo_w32_d2_A* p_src1_rows_V_c38_U;
    fifo_w32_d2_A* p_src1_cols_V_c39_U;
    fifo_w32_d2_A* src0_rows_c_U;
    fifo_w32_d2_A* src0_cols_c_U;
    fifo_w32_d2_A* keypoints0_length_c_U;
    fifo_w32_d2_A* keypoints1_length_c_U;
    fifo_w32_d2_A* matches_length_c40_U;
    fifo_w8_d2_A* p_dst0_data_stream_0_U;
    fifo_w7_d2_A* p_dst0_rows_V_c_U;
    fifo_w9_d2_A* p_dst0_cols_V_c_U;
    fifo_w8_d2_A* p_dst1_data_stream_0_U;
    fifo_w6_d2_A* p_dst1_rows_V_c_U;
    fifo_w9_d2_A* p_dst1_cols_V_c_U;
    start_for_Mat2ArrbWr* start_for_Mat2ArrbWr_U;
    start_for_Mat2ArrbXr* start_for_Mat2ArrbXr_U;
    start_for_Mat2AXIbYs* start_for_Mat2AXIbYs_U;
    start_for_Mat2AXIbZs* start_for_Mat2AXIbZs_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > rows0;
    sc_signal< sc_lv<32> > cols0;
    sc_signal< sc_lv<32> > rows1;
    sc_signal< sc_lv<32> > cols1;
    sc_signal< sc_lv<32> > thresh;
    sc_signal< sc_lv<8> > src0_val_i_q0;
    sc_signal< sc_lv<8> > src0_val_t_q0;
    sc_signal< sc_lv<8> > src1_val_i_q0;
    sc_signal< sc_lv<8> > src1_val_t_q0;
    sc_signal< sc_lv<8> > dst0_val_i_q0;
    sc_signal< sc_lv<8> > dst0_val_t_q0;
    sc_signal< sc_lv<8> > dst1_val_i_q0;
    sc_signal< sc_lv<8> > dst1_val_t_q0;
    sc_signal< sc_lv<16> > keypoints0_val_pt_x_i_q0;
    sc_signal< sc_lv<16> > keypoints0_val_pt_x_t_q0;
    sc_signal< sc_lv<16> > keypoints0_val_pt_y_i_q0;
    sc_signal< sc_lv<16> > keypoints0_val_pt_y_t_q0;
    sc_signal< sc_lv<32> > keypoints0_val_angle_q0;
    sc_signal< sc_lv<32> > keypoints0_val_sigma_q0;
    sc_signal< sc_lv<8> > keypoints0_val_octav_q0;
    sc_signal< sc_lv<8> > keypoints0_val_layer_q0;
    sc_signal< sc_lv<16> > keypoints1_val_pt_x_i_q0;
    sc_signal< sc_lv<16> > keypoints1_val_pt_x_t_q0;
    sc_signal< sc_lv<16> > keypoints1_val_pt_y_i_q0;
    sc_signal< sc_lv<16> > keypoints1_val_pt_y_t_q0;
    sc_signal< sc_lv<32> > keypoints1_val_angle_q0;
    sc_signal< sc_lv<32> > keypoints1_val_sigma_q0;
    sc_signal< sc_lv<8> > keypoints1_val_octav_q0;
    sc_signal< sc_lv<8> > keypoints1_val_layer_q0;
    sc_signal< sc_lv<8> > descriptors0_val_val_q0;
    sc_signal< sc_lv<8> > descriptors1_val_val_q0;
    sc_signal< sc_lv<16> > matches_val_idx0_i_q0;
    sc_signal< sc_lv<16> > matches_val_idx0_t_q0;
    sc_signal< sc_lv<16> > matches_val_idx1_i_q0;
    sc_signal< sc_lv<16> > matches_val_idx1_t_q0;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_ap_ready;
    sc_signal< sc_lv<32> > Block_Mat_exit412_pr_U0_p_src0_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_p_src0_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit412_pr_U0_p_src0_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_p_src0_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit412_pr_U0_p_src1_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_p_src1_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit412_pr_U0_p_src1_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_p_src1_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit412_pr_U0_src1_rows_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_src1_rows_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit412_pr_U0_src1_cols_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_src1_cols_out_write;
    sc_signal< sc_lv<1> > Block_Mat_exit412_pr_U0_descriptors0_length_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_descriptors0_length_out_write;
    sc_signal< sc_lv<1> > Block_Mat_exit412_pr_U0_descriptors1_length_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_descriptors1_length_out_write;
    sc_signal< sc_lv<1> > Block_Mat_exit412_pr_U0_matches_length_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_matches_length_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit412_pr_U0_thresh_out_din;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_thresh_out_write;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_start_out;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_start_write;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_src0_axis_TREADY;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_img_rows_V_read;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > AXIvideo2Mat616_U0_img_data_stream_V_din;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_img_data_stream_V_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat616_U0_img_rows_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_img_rows_V_out_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat616_U0_img_cols_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat616_U0_img_cols_V_out_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_out;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_src1_axis_TREADY;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_V_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_rows_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_out_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_cols_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_out_write;
    sc_signal< sc_logic > Mat2Array2D617_U0_ap_start;
    sc_signal< sc_logic > Mat2Array2D617_U0_ap_done;
    sc_signal< sc_logic > Mat2Array2D617_U0_ap_continue;
    sc_signal< sc_logic > Mat2Array2D617_U0_ap_idle;
    sc_signal< sc_logic > Mat2Array2D617_U0_ap_ready;
    sc_signal< sc_logic > Mat2Array2D617_U0_mat_rows_V_read;
    sc_signal< sc_logic > Mat2Array2D617_U0_mat_cols_V_read;
    sc_signal< sc_logic > Mat2Array2D617_U0_mat_data_stream_V_read;
    sc_signal< sc_lv<16> > Mat2Array2D617_U0_arr_val_address0;
    sc_signal< sc_logic > Mat2Array2D617_U0_arr_val_ce0;
    sc_signal< sc_logic > Mat2Array2D617_U0_arr_val_we0;
    sc_signal< sc_lv<8> > Mat2Array2D617_U0_arr_val_d0;
    sc_signal< sc_lv<32> > Mat2Array2D617_U0_arr_rows_out_din;
    sc_signal< sc_logic > Mat2Array2D617_U0_arr_rows_out_write;
    sc_signal< sc_lv<32> > Mat2Array2D617_U0_arr_cols_out_din;
    sc_signal< sc_logic > Mat2Array2D617_U0_arr_cols_out_write;
    sc_signal< sc_logic > ap_channel_done_src0_val;
    sc_signal< sc_logic > Mat2Array2D617_U0_arr_val_full_n;
    sc_signal< sc_logic > Mat2Array2D_U0_ap_start;
    sc_signal< sc_logic > Mat2Array2D_U0_ap_done;
    sc_signal< sc_logic > Mat2Array2D_U0_ap_continue;
    sc_signal< sc_logic > Mat2Array2D_U0_ap_idle;
    sc_signal< sc_logic > Mat2Array2D_U0_ap_ready;
    sc_signal< sc_logic > Mat2Array2D_U0_mat_rows_V_read;
    sc_signal< sc_logic > Mat2Array2D_U0_mat_cols_V_read;
    sc_signal< sc_logic > Mat2Array2D_U0_mat_data_stream_V_read;
    sc_signal< sc_lv<16> > Mat2Array2D_U0_arr_val_address0;
    sc_signal< sc_logic > Mat2Array2D_U0_arr_val_ce0;
    sc_signal< sc_logic > Mat2Array2D_U0_arr_val_we0;
    sc_signal< sc_lv<8> > Mat2Array2D_U0_arr_val_d0;
    sc_signal< sc_logic > ap_channel_done_src1_val;
    sc_signal< sc_logic > Mat2Array2D_U0_arr_val_full_n;
    sc_signal< sc_logic > compute_U0_ap_start;
    sc_signal< sc_logic > compute_U0_ap_done;
    sc_signal< sc_logic > compute_U0_ap_continue;
    sc_signal< sc_logic > compute_U0_ap_idle;
    sc_signal< sc_logic > compute_U0_ap_ready;
    sc_signal< sc_lv<16> > compute_U0_src0_val_address0;
    sc_signal< sc_logic > compute_U0_src0_val_ce0;
    sc_signal< sc_logic > compute_U0_src0_rows_read;
    sc_signal< sc_logic > compute_U0_src0_cols_read;
    sc_signal< sc_lv<16> > compute_U0_src1_val_address0;
    sc_signal< sc_logic > compute_U0_src1_val_ce0;
    sc_signal< sc_logic > compute_U0_src1_rows_read;
    sc_signal< sc_logic > compute_U0_src1_cols_read;
    sc_signal< sc_logic > compute_U0_thresh_read;
    sc_signal< sc_lv<9> > compute_U0_keypoints0_val_pt_x_address0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_pt_x_ce0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_pt_x_we0;
    sc_signal< sc_lv<16> > compute_U0_keypoints0_val_pt_x_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints0_val_pt_y_address0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_pt_y_ce0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_pt_y_we0;
    sc_signal< sc_lv<16> > compute_U0_keypoints0_val_pt_y_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints0_val_angle_V_address0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_angle_V_ce0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_angle_V_we0;
    sc_signal< sc_lv<32> > compute_U0_keypoints0_val_angle_V_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints0_val_sigma_V_address0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_sigma_V_ce0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_sigma_V_we0;
    sc_signal< sc_lv<32> > compute_U0_keypoints0_val_sigma_V_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints0_val_octave_address0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_octave_ce0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_octave_we0;
    sc_signal< sc_lv<8> > compute_U0_keypoints0_val_octave_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints0_val_layer_address0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_layer_ce0;
    sc_signal< sc_logic > compute_U0_keypoints0_val_layer_we0;
    sc_signal< sc_lv<8> > compute_U0_keypoints0_val_layer_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints1_val_pt_x_address0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_pt_x_ce0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_pt_x_we0;
    sc_signal< sc_lv<16> > compute_U0_keypoints1_val_pt_x_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints1_val_pt_y_address0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_pt_y_ce0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_pt_y_we0;
    sc_signal< sc_lv<16> > compute_U0_keypoints1_val_pt_y_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints1_val_angle_V_address0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_angle_V_ce0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_angle_V_we0;
    sc_signal< sc_lv<32> > compute_U0_keypoints1_val_angle_V_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints1_val_sigma_V_address0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_sigma_V_ce0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_sigma_V_we0;
    sc_signal< sc_lv<32> > compute_U0_keypoints1_val_sigma_V_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints1_val_octave_address0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_octave_ce0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_octave_we0;
    sc_signal< sc_lv<8> > compute_U0_keypoints1_val_octave_d0;
    sc_signal< sc_lv<9> > compute_U0_keypoints1_val_layer_address0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_layer_ce0;
    sc_signal< sc_logic > compute_U0_keypoints1_val_layer_we0;
    sc_signal< sc_lv<8> > compute_U0_keypoints1_val_layer_d0;
    sc_signal< sc_lv<16> > compute_U0_descriptors0_val_val_address0;
    sc_signal< sc_logic > compute_U0_descriptors0_val_val_ce0;
    sc_signal< sc_logic > compute_U0_descriptors0_val_val_we0;
    sc_signal< sc_lv<8> > compute_U0_descriptors0_val_val_d0;
    sc_signal< sc_logic > compute_U0_descriptors0_length_read;
    sc_signal< sc_lv<16> > compute_U0_descriptors1_val_val_address0;
    sc_signal< sc_logic > compute_U0_descriptors1_val_val_ce0;
    sc_signal< sc_logic > compute_U0_descriptors1_val_val_we0;
    sc_signal< sc_lv<8> > compute_U0_descriptors1_val_val_d0;
    sc_signal< sc_logic > compute_U0_descriptors1_length_read;
    sc_signal< sc_lv<9> > compute_U0_matches_val_idx0_address0;
    sc_signal< sc_logic > compute_U0_matches_val_idx0_ce0;
    sc_signal< sc_logic > compute_U0_matches_val_idx0_we0;
    sc_signal< sc_lv<16> > compute_U0_matches_val_idx0_d0;
    sc_signal< sc_lv<9> > compute_U0_matches_val_idx1_address0;
    sc_signal< sc_logic > compute_U0_matches_val_idx1_ce0;
    sc_signal< sc_logic > compute_U0_matches_val_idx1_we0;
    sc_signal< sc_lv<16> > compute_U0_matches_val_idx1_d0;
    sc_signal< sc_logic > compute_U0_matches_length_read;
    sc_signal< sc_lv<32> > compute_U0_keypoints0_length_out_din;
    sc_signal< sc_logic > compute_U0_keypoints0_length_out_write;
    sc_signal< sc_lv<32> > compute_U0_keypoints1_length_out_din;
    sc_signal< sc_logic > compute_U0_keypoints1_length_out_write;
    sc_signal< sc_lv<32> > compute_U0_matches_length_out_din;
    sc_signal< sc_logic > compute_U0_matches_length_out_write;
    sc_signal< sc_logic > ap_channel_done_matches_val_idx1;
    sc_signal< sc_logic > compute_U0_matches_val_idx1_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_matches_val_idx1;
    sc_signal< sc_logic > ap_sync_channel_write_matches_val_idx1;
    sc_signal< sc_logic > ap_channel_done_matches_val_idx0;
    sc_signal< sc_logic > compute_U0_matches_val_idx0_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_matches_val_idx0;
    sc_signal< sc_logic > ap_sync_channel_write_matches_val_idx0;
    sc_signal< sc_logic > ap_channel_done_keypoints1_val_pt_y;
    sc_signal< sc_logic > compute_U0_keypoints1_val_pt_y_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_keypoints1_val_pt_y;
    sc_signal< sc_logic > ap_sync_channel_write_keypoints1_val_pt_y;
    sc_signal< sc_logic > ap_channel_done_keypoints1_val_pt_x;
    sc_signal< sc_logic > compute_U0_keypoints1_val_pt_x_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_keypoints1_val_pt_x;
    sc_signal< sc_logic > ap_sync_channel_write_keypoints1_val_pt_x;
    sc_signal< sc_logic > ap_channel_done_keypoints0_val_pt_y;
    sc_signal< sc_logic > compute_U0_keypoints0_val_pt_y_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_keypoints0_val_pt_y;
    sc_signal< sc_logic > ap_sync_channel_write_keypoints0_val_pt_y;
    sc_signal< sc_logic > ap_channel_done_keypoints0_val_pt_x;
    sc_signal< sc_logic > compute_U0_keypoints0_val_pt_x_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_keypoints0_val_pt_x;
    sc_signal< sc_logic > ap_sync_channel_write_keypoints0_val_pt_x;
    sc_signal< sc_logic > Result2Array2D_511_U0_ap_start;
    sc_signal< sc_logic > Result2Array2D_511_U0_ap_done;
    sc_signal< sc_logic > Result2Array2D_511_U0_ap_continue;
    sc_signal< sc_logic > Result2Array2D_511_U0_ap_idle;
    sc_signal< sc_logic > Result2Array2D_511_U0_ap_ready;
    sc_signal< sc_lv<9> > Result2Array2D_511_U0_keypoints_val_pt_x_address0;
    sc_signal< sc_logic > Result2Array2D_511_U0_keypoints_val_pt_x_ce0;
    sc_signal< sc_lv<9> > Result2Array2D_511_U0_keypoints_val_pt_y_address0;
    sc_signal< sc_logic > Result2Array2D_511_U0_keypoints_val_pt_y_ce0;
    sc_signal< sc_logic > Result2Array2D_511_U0_keypoints_length_read;
    sc_signal< sc_lv<9> > Result2Array2D_511_U0_matches_val_idx0_address0;
    sc_signal< sc_logic > Result2Array2D_511_U0_matches_val_idx0_ce0;
    sc_signal< sc_lv<9> > Result2Array2D_511_U0_matches_val_idx1_address0;
    sc_signal< sc_logic > Result2Array2D_511_U0_matches_val_idx1_ce0;
    sc_signal< sc_logic > Result2Array2D_511_U0_matches_length_read;
    sc_signal< sc_lv<12> > Result2Array2D_511_U0_dst_val_address0;
    sc_signal< sc_logic > Result2Array2D_511_U0_dst_val_ce0;
    sc_signal< sc_logic > Result2Array2D_511_U0_dst_val_we0;
    sc_signal< sc_lv<8> > Result2Array2D_511_U0_dst_val_d0;
    sc_signal< sc_lv<12> > Result2Array2D_511_U0_dst_val_address1;
    sc_signal< sc_logic > Result2Array2D_511_U0_dst_val_ce1;
    sc_signal< sc_logic > Result2Array2D_511_U0_dst_val_we1;
    sc_signal< sc_lv<8> > Result2Array2D_511_U0_dst_val_d1;
    sc_signal< sc_logic > ap_channel_done_dst0_val;
    sc_signal< sc_logic > Result2Array2D_511_U0_dst_val_full_n;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_ap_start;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_ap_done;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_ap_continue;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_ap_idle;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_ap_ready;
    sc_signal< sc_lv<9> > Result2Array2D_511_1_U0_keypoints_val_pt_x_address0;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_keypoints_val_pt_x_ce0;
    sc_signal< sc_lv<9> > Result2Array2D_511_1_U0_keypoints_val_pt_y_address0;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_keypoints_val_pt_y_ce0;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_keypoints_length_read;
    sc_signal< sc_lv<11> > Result2Array2D_511_1_U0_dst_val_address0;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_dst_val_ce0;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_dst_val_we0;
    sc_signal< sc_lv<8> > Result2Array2D_511_1_U0_dst_val_d0;
    sc_signal< sc_lv<11> > Result2Array2D_511_1_U0_dst_val_address1;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_dst_val_ce1;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_dst_val_we1;
    sc_signal< sc_lv<8> > Result2Array2D_511_1_U0_dst_val_d1;
    sc_signal< sc_logic > ap_channel_done_dst1_val;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_dst_val_full_n;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_start;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_done;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_continue;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_idle;
    sc_signal< sc_logic > Array2D2Mat_U0_ap_ready;
    sc_signal< sc_logic > Array2D2Mat_U0_start_out;
    sc_signal< sc_logic > Array2D2Mat_U0_start_write;
    sc_signal< sc_lv<12> > Array2D2Mat_U0_arr_val_address0;
    sc_signal< sc_logic > Array2D2Mat_U0_arr_val_ce0;
    sc_signal< sc_lv<8> > Array2D2Mat_U0_mat_data_stream_V_din;
    sc_signal< sc_logic > Array2D2Mat_U0_mat_data_stream_V_write;
    sc_signal< sc_lv<7> > Array2D2Mat_U0_mat_rows_V_din;
    sc_signal< sc_logic > Array2D2Mat_U0_mat_rows_V_write;
    sc_signal< sc_lv<9> > Array2D2Mat_U0_mat_cols_V_din;
    sc_signal< sc_logic > Array2D2Mat_U0_mat_cols_V_write;
    sc_signal< sc_logic > Array2D2Mat_1_U0_ap_start;
    sc_signal< sc_logic > Array2D2Mat_1_U0_ap_done;
    sc_signal< sc_logic > Array2D2Mat_1_U0_ap_continue;
    sc_signal< sc_logic > Array2D2Mat_1_U0_ap_idle;
    sc_signal< sc_logic > Array2D2Mat_1_U0_ap_ready;
    sc_signal< sc_logic > Array2D2Mat_1_U0_start_out;
    sc_signal< sc_logic > Array2D2Mat_1_U0_start_write;
    sc_signal< sc_lv<11> > Array2D2Mat_1_U0_arr_val_address0;
    sc_signal< sc_logic > Array2D2Mat_1_U0_arr_val_ce0;
    sc_signal< sc_lv<8> > Array2D2Mat_1_U0_mat_data_stream_V_din;
    sc_signal< sc_logic > Array2D2Mat_1_U0_mat_data_stream_V_write;
    sc_signal< sc_lv<6> > Array2D2Mat_1_U0_mat_rows_V_din;
    sc_signal< sc_logic > Array2D2Mat_1_U0_mat_rows_V_write;
    sc_signal< sc_lv<9> > Array2D2Mat_1_U0_mat_cols_V_din;
    sc_signal< sc_logic > Array2D2Mat_1_U0_mat_cols_V_write;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_rows_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_cols_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_V_read;
    sc_signal< sc_lv<8> > Mat2AXIvideo_U0_dst0_axis_TDATA;
    sc_signal< sc_logic > Mat2AXIvideo_U0_dst0_axis_TVALID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst0_axis_TKEEP;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst0_axis_TSTRB;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst0_axis_TUSER;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst0_axis_TLAST;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst0_axis_TID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst0_axis_TDEST;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_ap_start;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_ap_done;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_ap_continue;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_ap_idle;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_ap_ready;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_img_rows_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_img_cols_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_img_data_stream_V_read;
    sc_signal< sc_lv<8> > Mat2AXIvideo_1_U0_dst1_axis_TDATA;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_dst1_axis_TVALID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_1_U0_dst1_axis_TKEEP;
    sc_signal< sc_lv<1> > Mat2AXIvideo_1_U0_dst1_axis_TSTRB;
    sc_signal< sc_lv<1> > Mat2AXIvideo_1_U0_dst1_axis_TUSER;
    sc_signal< sc_lv<1> > Mat2AXIvideo_1_U0_dst1_axis_TLAST;
    sc_signal< sc_lv<1> > Mat2AXIvideo_1_U0_dst1_axis_TID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_1_U0_dst1_axis_TDEST;
    sc_signal< sc_logic > src0_val_i_full_n;
    sc_signal< sc_logic > src0_val_t_empty_n;
    sc_signal< sc_logic > src1_val_i_full_n;
    sc_signal< sc_logic > src1_val_t_empty_n;
    sc_signal< sc_logic > keypoints0_val_pt_x_i_full_n;
    sc_signal< sc_logic > keypoints0_val_pt_x_t_empty_n;
    sc_signal< sc_logic > keypoints0_val_pt_y_i_full_n;
    sc_signal< sc_logic > keypoints0_val_pt_y_t_empty_n;
    sc_signal< sc_logic > keypoints1_val_pt_x_i_full_n;
    sc_signal< sc_logic > keypoints1_val_pt_x_t_empty_n;
    sc_signal< sc_logic > keypoints1_val_pt_y_i_full_n;
    sc_signal< sc_logic > keypoints1_val_pt_y_t_empty_n;
    sc_signal< sc_logic > matches_val_idx0_i_full_n;
    sc_signal< sc_logic > matches_val_idx0_t_empty_n;
    sc_signal< sc_logic > matches_val_idx1_i_full_n;
    sc_signal< sc_logic > matches_val_idx1_t_empty_n;
    sc_signal< sc_logic > dst0_val_i_full_n;
    sc_signal< sc_logic > dst0_val_t_empty_n;
    sc_signal< sc_logic > dst1_val_i_full_n;
    sc_signal< sc_logic > dst1_val_t_empty_n;
    sc_signal< sc_logic > p_src0_rows_V_c_full_n;
    sc_signal< sc_lv<32> > p_src0_rows_V_c_dout;
    sc_signal< sc_logic > p_src0_rows_V_c_empty_n;
    sc_signal< sc_logic > p_src0_cols_V_c_full_n;
    sc_signal< sc_lv<32> > p_src0_cols_V_c_dout;
    sc_signal< sc_logic > p_src0_cols_V_c_empty_n;
    sc_signal< sc_logic > p_src1_rows_V_c_full_n;
    sc_signal< sc_lv<32> > p_src1_rows_V_c_dout;
    sc_signal< sc_logic > p_src1_rows_V_c_empty_n;
    sc_signal< sc_logic > p_src1_cols_V_c_full_n;
    sc_signal< sc_lv<32> > p_src1_cols_V_c_dout;
    sc_signal< sc_logic > p_src1_cols_V_c_empty_n;
    sc_signal< sc_logic > src1_rows_c_full_n;
    sc_signal< sc_lv<32> > src1_rows_c_dout;
    sc_signal< sc_logic > src1_rows_c_empty_n;
    sc_signal< sc_logic > src1_cols_c_full_n;
    sc_signal< sc_lv<32> > src1_cols_c_dout;
    sc_signal< sc_logic > src1_cols_c_empty_n;
    sc_signal< sc_logic > descriptors0_length_s_full_n;
    sc_signal< sc_lv<1> > descriptors0_length_s_dout;
    sc_signal< sc_logic > descriptors0_length_s_empty_n;
    sc_signal< sc_logic > descriptors1_length_s_full_n;
    sc_signal< sc_lv<1> > descriptors1_length_s_dout;
    sc_signal< sc_logic > descriptors1_length_s_empty_n;
    sc_signal< sc_logic > matches_length_c_full_n;
    sc_signal< sc_lv<1> > matches_length_c_dout;
    sc_signal< sc_logic > matches_length_c_empty_n;
    sc_signal< sc_logic > thresh_c_full_n;
    sc_signal< sc_lv<32> > thresh_c_dout;
    sc_signal< sc_logic > thresh_c_empty_n;
    sc_signal< sc_logic > p_src0_data_stream_0_full_n;
    sc_signal< sc_lv<8> > p_src0_data_stream_0_dout;
    sc_signal< sc_logic > p_src0_data_stream_0_empty_n;
    sc_signal< sc_logic > p_src0_rows_V_c36_full_n;
    sc_signal< sc_lv<32> > p_src0_rows_V_c36_dout;
    sc_signal< sc_logic > p_src0_rows_V_c36_empty_n;
    sc_signal< sc_logic > p_src0_cols_V_c37_full_n;
    sc_signal< sc_lv<32> > p_src0_cols_V_c37_dout;
    sc_signal< sc_logic > p_src0_cols_V_c37_empty_n;
    sc_signal< sc_logic > p_src1_data_stream_0_full_n;
    sc_signal< sc_lv<8> > p_src1_data_stream_0_dout;
    sc_signal< sc_logic > p_src1_data_stream_0_empty_n;
    sc_signal< sc_logic > p_src1_rows_V_c38_full_n;
    sc_signal< sc_lv<32> > p_src1_rows_V_c38_dout;
    sc_signal< sc_logic > p_src1_rows_V_c38_empty_n;
    sc_signal< sc_logic > p_src1_cols_V_c39_full_n;
    sc_signal< sc_lv<32> > p_src1_cols_V_c39_dout;
    sc_signal< sc_logic > p_src1_cols_V_c39_empty_n;
    sc_signal< sc_logic > src0_rows_c_full_n;
    sc_signal< sc_lv<32> > src0_rows_c_dout;
    sc_signal< sc_logic > src0_rows_c_empty_n;
    sc_signal< sc_logic > src0_cols_c_full_n;
    sc_signal< sc_lv<32> > src0_cols_c_dout;
    sc_signal< sc_logic > src0_cols_c_empty_n;
    sc_signal< sc_logic > keypoints0_length_c_full_n;
    sc_signal< sc_lv<32> > keypoints0_length_c_dout;
    sc_signal< sc_logic > keypoints0_length_c_empty_n;
    sc_signal< sc_logic > keypoints1_length_c_full_n;
    sc_signal< sc_lv<32> > keypoints1_length_c_dout;
    sc_signal< sc_logic > keypoints1_length_c_empty_n;
    sc_signal< sc_logic > matches_length_c40_full_n;
    sc_signal< sc_lv<32> > matches_length_c40_dout;
    sc_signal< sc_logic > matches_length_c40_empty_n;
    sc_signal< sc_logic > p_dst0_data_stream_0_full_n;
    sc_signal< sc_lv<8> > p_dst0_data_stream_0_dout;
    sc_signal< sc_logic > p_dst0_data_stream_0_empty_n;
    sc_signal< sc_logic > p_dst0_rows_V_c_full_n;
    sc_signal< sc_lv<7> > p_dst0_rows_V_c_dout;
    sc_signal< sc_logic > p_dst0_rows_V_c_empty_n;
    sc_signal< sc_logic > p_dst0_cols_V_c_full_n;
    sc_signal< sc_lv<9> > p_dst0_cols_V_c_dout;
    sc_signal< sc_logic > p_dst0_cols_V_c_empty_n;
    sc_signal< sc_logic > p_dst1_data_stream_0_full_n;
    sc_signal< sc_lv<8> > p_dst1_data_stream_0_dout;
    sc_signal< sc_logic > p_dst1_data_stream_0_empty_n;
    sc_signal< sc_logic > p_dst1_rows_V_c_full_n;
    sc_signal< sc_lv<6> > p_dst1_rows_V_c_dout;
    sc_signal< sc_logic > p_dst1_rows_V_c_empty_n;
    sc_signal< sc_logic > p_dst1_cols_V_c_full_n;
    sc_signal< sc_lv<9> > p_dst1_cols_V_c_dout;
    sc_signal< sc_logic > p_dst1_cols_V_c_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2Mat616_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2Mat616_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2Mat616_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2Mat_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_Mat_exit412_pr_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_Mat_exit412_pr_U0_ap_ready_count;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit412_pr_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Mat2Array2D617_U0_din;
    sc_signal< sc_logic > start_for_Mat2Array2D617_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mat2Array2D617_U0_dout;
    sc_signal< sc_logic > start_for_Mat2Array2D617_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Mat2Array2D_U0_din;
    sc_signal< sc_logic > start_for_Mat2Array2D_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mat2Array2D_U0_dout;
    sc_signal< sc_logic > start_for_Mat2Array2D_U0_empty_n;
    sc_signal< sc_logic > Mat2Array2D617_U0_start_full_n;
    sc_signal< sc_logic > Mat2Array2D617_U0_start_write;
    sc_signal< sc_logic > Mat2Array2D_U0_start_full_n;
    sc_signal< sc_logic > Mat2Array2D_U0_start_write;
    sc_signal< sc_logic > compute_U0_start_full_n;
    sc_signal< sc_logic > compute_U0_start_write;
    sc_signal< sc_logic > Result2Array2D_511_U0_start_full_n;
    sc_signal< sc_logic > Result2Array2D_511_U0_start_write;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_start_full_n;
    sc_signal< sc_logic > Result2Array2D_511_1_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_din;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_dout;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_1_U0_din;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_1_U0_dout;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_1_U0_empty_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_write;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_start_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_1_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_AXIvideo2Mat616_U0_ap_continue();
    void thread_AXIvideo2Mat616_U0_ap_start();
    void thread_AXIvideo2Mat_U0_ap_continue();
    void thread_AXIvideo2Mat_U0_ap_start();
    void thread_Array2D2Mat_1_U0_ap_continue();
    void thread_Array2D2Mat_1_U0_ap_start();
    void thread_Array2D2Mat_U0_ap_continue();
    void thread_Array2D2Mat_U0_ap_start();
    void thread_Block_Mat_exit412_pr_U0_ap_continue();
    void thread_Block_Mat_exit412_pr_U0_ap_start();
    void thread_Block_Mat_exit412_pr_U0_start_full_n();
    void thread_Block_Mat_exit412_pr_U0_start_write();
    void thread_Mat2AXIvideo_1_U0_ap_continue();
    void thread_Mat2AXIvideo_1_U0_ap_start();
    void thread_Mat2AXIvideo_1_U0_start_full_n();
    void thread_Mat2AXIvideo_1_U0_start_write();
    void thread_Mat2AXIvideo_U0_ap_continue();
    void thread_Mat2AXIvideo_U0_ap_start();
    void thread_Mat2AXIvideo_U0_start_full_n();
    void thread_Mat2AXIvideo_U0_start_write();
    void thread_Mat2Array2D617_U0_ap_continue();
    void thread_Mat2Array2D617_U0_ap_start();
    void thread_Mat2Array2D617_U0_arr_val_full_n();
    void thread_Mat2Array2D617_U0_start_full_n();
    void thread_Mat2Array2D617_U0_start_write();
    void thread_Mat2Array2D_U0_ap_continue();
    void thread_Mat2Array2D_U0_ap_start();
    void thread_Mat2Array2D_U0_arr_val_full_n();
    void thread_Mat2Array2D_U0_start_full_n();
    void thread_Mat2Array2D_U0_start_write();
    void thread_Result2Array2D_511_1_U0_ap_continue();
    void thread_Result2Array2D_511_1_U0_ap_start();
    void thread_Result2Array2D_511_1_U0_dst_val_full_n();
    void thread_Result2Array2D_511_1_U0_start_full_n();
    void thread_Result2Array2D_511_1_U0_start_write();
    void thread_Result2Array2D_511_U0_ap_continue();
    void thread_Result2Array2D_511_U0_ap_start();
    void thread_Result2Array2D_511_U0_dst_val_full_n();
    void thread_Result2Array2D_511_U0_start_full_n();
    void thread_Result2Array2D_511_U0_start_write();
    void thread_ap_channel_done_dst0_val();
    void thread_ap_channel_done_dst1_val();
    void thread_ap_channel_done_keypoints0_val_pt_x();
    void thread_ap_channel_done_keypoints0_val_pt_y();
    void thread_ap_channel_done_keypoints1_val_pt_x();
    void thread_ap_channel_done_keypoints1_val_pt_y();
    void thread_ap_channel_done_matches_val_idx0();
    void thread_ap_channel_done_matches_val_idx1();
    void thread_ap_channel_done_src0_val();
    void thread_ap_channel_done_src1_val();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_AXIvideo2Mat616_U0_ap_ready();
    void thread_ap_sync_AXIvideo2Mat_U0_ap_ready();
    void thread_ap_sync_Block_Mat_exit412_pr_U0_ap_ready();
    void thread_ap_sync_channel_write_keypoints0_val_pt_x();
    void thread_ap_sync_channel_write_keypoints0_val_pt_y();
    void thread_ap_sync_channel_write_keypoints1_val_pt_x();
    void thread_ap_sync_channel_write_keypoints1_val_pt_y();
    void thread_ap_sync_channel_write_matches_val_idx0();
    void thread_ap_sync_channel_write_matches_val_idx1();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_compute_U0_ap_continue();
    void thread_compute_U0_ap_start();
    void thread_compute_U0_keypoints0_val_pt_x_full_n();
    void thread_compute_U0_keypoints0_val_pt_y_full_n();
    void thread_compute_U0_keypoints1_val_pt_x_full_n();
    void thread_compute_U0_keypoints1_val_pt_y_full_n();
    void thread_compute_U0_matches_val_idx0_full_n();
    void thread_compute_U0_matches_val_idx1_full_n();
    void thread_compute_U0_start_full_n();
    void thread_compute_U0_start_write();
    void thread_dst0_axis_TDATA();
    void thread_dst0_axis_TDEST();
    void thread_dst0_axis_TID();
    void thread_dst0_axis_TKEEP();
    void thread_dst0_axis_TLAST();
    void thread_dst0_axis_TSTRB();
    void thread_dst0_axis_TUSER();
    void thread_dst0_axis_TVALID();
    void thread_dst1_axis_TDATA();
    void thread_dst1_axis_TDEST();
    void thread_dst1_axis_TID();
    void thread_dst1_axis_TKEEP();
    void thread_dst1_axis_TLAST();
    void thread_dst1_axis_TSTRB();
    void thread_dst1_axis_TUSER();
    void thread_dst1_axis_TVALID();
    void thread_src0_axis_TREADY();
    void thread_src1_axis_TREADY();
    void thread_start_for_Mat2AXIvideo_1_U0_din();
    void thread_start_for_Mat2AXIvideo_U0_din();
    void thread_start_for_Mat2Array2D617_U0_din();
    void thread_start_for_Mat2Array2D_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
