$comment
	File created using the following command:
		vcd file Block1.msim.vcd -direction
$end
$date
	Wed Oct 16 16:22:26 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Block1_vlg_vec_tst $end
$var reg 1 ! CLR $end
$var reg 8 " D [7:0] $end
$var reg 1 # LOAD $end
$var reg 1 $ PC_B $end
$var reg 1 % T2 $end
$var reg 1 & T4 $end
$var wire 1 ' Q [7] $end
$var wire 1 ( Q [6] $end
$var wire 1 ) Q [5] $end
$var wire 1 * Q [4] $end
$var wire 1 + Q [3] $end
$var wire 1 , Q [2] $end
$var wire 1 - Q [1] $end
$var wire 1 . Q [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 CLR~input_o $end
$var wire 1 6 D[0]~input_o $end
$var wire 1 7 D[1]~input_o $end
$var wire 1 8 D[2]~input_o $end
$var wire 1 9 D[3]~input_o $end
$var wire 1 : D[4]~input_o $end
$var wire 1 ; D[5]~input_o $end
$var wire 1 < D[6]~input_o $end
$var wire 1 = D[7]~input_o $end
$var wire 1 > LOAD~input_o $end
$var wire 1 ? PC_B~input_o $end
$var wire 1 @ T2~input_o $end
$var wire 1 A T4~input_o $end
$var wire 1 B Q[0]~output_o $end
$var wire 1 C Q[1]~output_o $end
$var wire 1 D Q[2]~output_o $end
$var wire 1 E Q[3]~output_o $end
$var wire 1 F Q[4]~output_o $end
$var wire 1 G Q[5]~output_o $end
$var wire 1 H Q[6]~output_o $end
$var wire 1 I Q[7]~output_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0$
0%
0&
0.
0-
0,
0+
0*
0)
0(
0'
0/
10
x1
12
13
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
$end
#1000000
