# Simulation folder

This is a simulation folder for project.

In Vivado, simulation is an essential step in the FPGA design process to verify and validate the functionality of the design before synthesis and implementation. The simulation folder serves as a designated location to store all the necessary files and resources related to the simulation process.