Fitter report for TempControllerRoom
Sat Dec 26 16:21:55 2020
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Dec 26 16:21:55 2020       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; TempControllerRoom                          ;
; Top-level Entity Name              ; TempControllerRoom                          ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,946 / 6,272 ( 47 % )                      ;
;     Total combinational functions  ; 2,682 / 6,272 ( 43 % )                      ;
;     Dedicated logic registers      ; 1,849 / 6,272 ( 29 % )                      ;
; Total registers                    ; 1917                                        ;
; Total pins                         ; 57 / 92 ( 62 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,240 / 276,480 ( 4 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.6%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   3.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                              ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                         ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------+------------------+-----------------------+
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[0]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[1]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[2]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[3]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[4]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[5]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[6]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[7]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[8]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[9]~output                                                     ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[10]~output                                                    ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[11]~output                                                    ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[0]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ba[1]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[0]~_Duplicate_1   ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_we_n~output                                                        ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[1]~_Duplicate_1   ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cas_n~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[2]~_Duplicate_1   ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_ras_n~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_cs_n~output                                                        ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[0]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[0]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[1]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[1]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[2]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[2]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[3]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[3]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[4]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[4]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[5]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[5]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[6]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[6]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[7]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[7]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[8]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[8]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[9]~_Duplicate_1  ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[9]~output                                                       ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[10]~_Duplicate_1 ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[10]~output                                                      ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[11]~_Duplicate_1 ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[11]~output                                                      ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[12]~_Duplicate_1 ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[12]~output                                                      ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[13]~_Duplicate_1 ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[13]~output                                                      ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[14]~_Duplicate_1 ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[14]~output                                                      ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[15]~_Duplicate_1 ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[15]~output                                                      ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_dqm[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[0]~output                                                      ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_dqm[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dqm[1]~output                                                      ; I                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1         ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[0]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2         ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[1]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3         ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[2]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4         ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[3]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5         ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[4]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6         ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[5]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7         ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[6]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8         ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[7]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9         ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[8]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10        ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[9]~output                                                       ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11        ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[10]~output                                                      ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12        ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[11]~output                                                      ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13        ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[12]~output                                                      ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14        ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[13]~output                                                      ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15        ; Q                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[14]~output                                                      ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[15]~output                                                      ; OE               ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                          ;                  ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[0]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[1]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[2]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[3]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[4]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[5]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[6]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[7]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[8]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[9]~input                                                        ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[10]~input                                                       ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[11]~input                                                       ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[12]~input                                                       ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[13]~input                                                       ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[14]~input                                                       ; O                ;                       ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[15]~input                                                       ; O                ;                       ;
+-------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                            ;
+-----------------------------+------------------------+--------------+-------------+---------------+----------------------------+
; Name                        ; Ignored Entity         ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source             ;
+-----------------------------+------------------------+--------------+-------------+---------------+----------------------------+
; Location                    ;                        ;              ; soc_n       ; PIN_88        ; QSF Assignment             ;
; I/O Standard                ; TempControllerRoom     ;              ; DAC_data    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; TempControllerRoom     ;              ; soc_n       ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[0]  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[10] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[11] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[12] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[13] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[14] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[15] ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[1]  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[2]  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[3]  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[4]  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[5]  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[6]  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[7]  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[8]  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_sdram_controller_0 ;              ; za_data[9]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[0]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[10]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[11]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[12]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[13]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[14]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[15]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[1]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[2]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[3]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[4]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[5]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[6]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[7]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[8]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_sdram_controller_0 ;              ; m_data[9]   ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+------------------------+--------------+-------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4822 ) ; 0.00 % ( 0 / 4822 )        ; 0.00 % ( 0 / 4822 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4822 ) ; 0.00 % ( 0 / 4822 )        ; 0.00 % ( 0 / 4822 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4610 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 197 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 15 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/output_files/TempControllerRoom.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,946 / 6,272 ( 47 % )    ;
;     -- Combinational with no register       ; 1097                      ;
;     -- Register only                        ; 264                       ;
;     -- Combinational with a register        ; 1585                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1532                      ;
;     -- 3 input functions                    ; 656                       ;
;     -- <=2 input functions                  ; 494                       ;
;     -- Register only                        ; 264                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2443                      ;
;     -- arithmetic mode                      ; 239                       ;
;                                             ;                           ;
; Total registers*                            ; 1,917 / 6,684 ( 29 % )    ;
;     -- Dedicated logic registers            ; 1,849 / 6,272 ( 29 % )    ;
;     -- I/O registers                        ; 68 / 412 ( 17 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 237 / 392 ( 60 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 57 / 92 ( 62 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 3 / 30 ( 10 % )           ;
; Total block memory bits                     ; 10,240 / 276,480 ( 4 % )  ;
; Total block memory implementation bits      ; 27,648 / 276,480 ( 10 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global signals                              ; 10                        ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 10.8% / 10.7% / 10.9%     ;
; Peak interconnect usage (total/H/V)         ; 18.5% / 17.3% / 20.3%     ;
; Maximum fan-out                             ; 1680                      ;
; Highest non-global fan-out                  ; 212                       ;
; Total fan-out                               ; 16166                     ;
; Average fan-out                             ; 3.27                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                               ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                            ;
;                                              ;                      ;                    ;                                ;
; Total logic elements                         ; 2810 / 6272 ( 45 % ) ; 136 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register        ; 1037                 ; 60                 ; 0                              ;
;     -- Register only                         ; 249                  ; 15                 ; 0                              ;
;     -- Combinational with a register         ; 1524                 ; 61                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                                ;
;     -- 4 input functions                     ; 1477                 ; 55                 ; 0                              ;
;     -- 3 input functions                     ; 629                  ; 27                 ; 0                              ;
;     -- <=2 input functions                   ; 455                  ; 39                 ; 0                              ;
;     -- Register only                         ; 249                  ; 15                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Logic elements by mode                       ;                      ;                    ;                                ;
;     -- normal mode                           ; 2330                 ; 113                ; 0                              ;
;     -- arithmetic mode                       ; 231                  ; 8                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total registers                              ; 1841                 ; 76                 ; 0                              ;
;     -- Dedicated logic registers             ; 1773 / 6272 ( 28 % ) ; 76 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                         ; 136                  ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Total LABs:  partially or completely used    ; 226 / 392 ( 58 % )   ; 13 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                              ;
; I/O pins                                     ; 57                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                            ; 10240                ; 0                  ; 0                              ;
; Total RAM block bits                         ; 27648                ; 0                  ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 1 / 2 ( 50 % )                 ;
; M9K                                          ; 3 / 30 ( 10 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                          ; 6 / 12 ( 50 % )      ; 0 / 12 ( 0 % )     ; 4 / 12 ( 33 % )                ;
; Double Data Rate I/O output circuitry        ; 36 / 185 ( 19 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 185 ( 8 % )     ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;
; Connections                                  ;                      ;                    ;                                ;
;     -- Input Connections                     ; 1940                 ; 111                ; 1                              ;
;     -- Registered Input Connections          ; 1820                 ; 86                 ; 0                              ;
;     -- Output Connections                    ; 183                  ; 92                 ; 1777                           ;
;     -- Registered Output Connections         ; 3                    ; 92                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Internal Connections                         ;                      ;                    ;                                ;
;     -- Total Connections                     ; 15664                ; 722                ; 1788                           ;
;     -- Registered Connections                ; 8001                 ; 501                ; 0                              ;
;                                              ;                      ;                    ;                                ;
; External Connections                         ;                      ;                    ;                                ;
;     -- Top                                   ; 142                  ; 203                ; 1778                           ;
;     -- sld_hub:auto_hub                      ; 203                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 1778                 ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Partition Interface                          ;                      ;                    ;                                ;
;     -- Input Ports                           ; 31                   ; 37                 ; 1                              ;
;     -- Output Ports                          ; 37                   ; 54                 ; 4                              ;
;     -- Bidir Ports                           ; 20                   ; 0                  ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Registered Ports                             ;                      ;                    ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 21                 ; 0                              ;
;                                              ;                      ;                    ;                                ;
; Port Connectivity                            ;                      ;                    ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 1                  ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 28                 ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 25                 ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 30                 ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 43                 ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk_in   ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; comp_in  ; 127   ; 7        ; 16           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rst_n    ; 25    ; 2        ; 0            ; 11           ; 21           ; 119                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; uart0_rx ; 141   ; 8        ; 5            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DAC_data[0]    ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_data[1]    ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_data[2]    ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_data[3]    ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_data[4]    ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_data[5]    ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_data[6]    ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; beep           ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm0           ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwm1           ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; 76    ; 5        ; 34           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; 75    ; 5        ; 34           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; 59    ; 4        ; 23           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; 77    ; 5        ; 34           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; 80    ; 5        ; 34           ; 7            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; 83    ; 5        ; 34           ; 9            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; 68    ; 4        ; 30           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; 67    ; 4        ; 30           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; 66    ; 4        ; 28           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; 65    ; 4        ; 28           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; 64    ; 4        ; 25           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; 60    ; 4        ; 23           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; 73    ; 5        ; 34           ; 2            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; 74    ; 5        ; 34           ; 2            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; 70    ; 4        ; 32           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; 72    ; 4        ; 32           ; 0            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; 42    ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; 55    ; 4        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; 71    ; 4        ; 32           ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; 69    ; 4        ; 30           ; 0            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart0_tx       ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------+
; gpio0[0]     ; 84    ; 5        ; 34           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                 ;
; gpio0[1]     ; 85    ; 5        ; 34           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                 ;
; gpio0[2]     ; 86    ; 5        ; 34           ; 9            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                 ;
; gpio0[3]     ; 87    ; 5        ; 34           ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                 ;
; sdram_dq[0]  ; 28    ; 2        ; 0            ; 9            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe               ;
; sdram_dq[10] ; 52    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10 ;
; sdram_dq[11] ; 51    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11 ;
; sdram_dq[12] ; 50    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12 ;
; sdram_dq[13] ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13 ;
; sdram_dq[14] ; 46    ; 3        ; 7            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14 ;
; sdram_dq[15] ; 44    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15 ;
; sdram_dq[1]  ; 30    ; 2        ; 0            ; 8            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1  ;
; sdram_dq[2]  ; 31    ; 2        ; 0            ; 7            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2  ;
; sdram_dq[3]  ; 32    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3  ;
; sdram_dq[4]  ; 33    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4  ;
; sdram_dq[5]  ; 34    ; 2        ; 0            ; 5            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5  ;
; sdram_dq[6]  ; 38    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6  ;
; sdram_dq[7]  ; 39    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7  ;
; sdram_dq[8]  ; 54    ; 4        ; 18           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8  ;
; sdram_dq[9]  ; 53    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; gpio0[2]                ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; gpio0[3]                ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; DAC_data[4]             ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; uart0_tx                ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % )   ; 2.5V          ; --           ;
; 2        ; 7 / 8 ( 88 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % )   ; 2.5V          ; --           ;
; 7        ; 6 / 13 ( 46 % )   ; 3.3V          ; --           ;
; 8        ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk_in                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; sdram_dq[0]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; sdram_dq[1]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; sdram_dq[2]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; sdram_dq[3]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; sdram_dq[4]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; sdram_dq[5]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; sdram_dq[6]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; sdram_dq[7]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; sdram_dq[15]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; sdram_dq[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; sdram_dq[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; sdram_dq[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; sdram_dq[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; sdram_dq[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; sdram_dq[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; sdram_dq[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; gpio0[0]                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; gpio0[1]                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; gpio0[2]                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; gpio0[3]                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; beep                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; DAC_data[1]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; DAC_data[6]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; DAC_data[2]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; DAC_data[5]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; comp_in                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; DAC_data[0]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; DAC_data[3]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; DAC_data[4]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; uart0_tx                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; uart0_rx                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; pwm1                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; pwm0                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                    ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|pll7 ;
+-------------------------------+----------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_0|sd1|pll7                                           ;
; PLL mode                      ; Normal                                                         ;
; Compensate clock              ; clock0                                                         ;
; Compensated input/output pins ; --                                                             ;
; Switchover type               ; --                                                             ;
; Input frequency 0             ; 50.0 MHz                                                       ;
; Input frequency 1             ; --                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                       ;
; Nominal VCO frequency         ; 600.0 MHz                                                      ;
; VCO post scale K counter      ; 2                                                              ;
; VCO frequency control         ; Auto                                                           ;
; VCO phase shift step          ; 208 ps                                                         ;
; VCO multiply                  ; --                                                             ;
; VCO divide                    ; --                                                             ;
; Freq min lock                 ; 25.0 MHz                                                       ;
; Freq max lock                 ; 54.18 MHz                                                      ;
; M VCO Tap                     ; 1                                                              ;
; M Initial                     ; 3                                                              ;
; M value                       ; 12                                                             ;
; N value                       ; 1                                                              ;
; Charge pump current           ; setting 1                                                      ;
; Loop filter resistance        ; setting 27                                                     ;
; Loop filter capacitance       ; setting 0                                                      ;
; Bandwidth                     ; 680 kHz to 980 kHz                                             ;
; Bandwidth type                ; Medium                                                         ;
; Real time reconfigurable      ; Off                                                            ;
; Scan chain MIF file           ; --                                                             ;
; Preserve PLL counter order    ; Off                                                            ;
; PLL location                  ; PLL_1                                                          ;
; Inclk0 signal                 ; clk_in                                                         ;
; Inclk1 signal                 ; --                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                  ;
; Inclk1 signal type            ; --                                                             ;
+-------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------+--------------+------+-------+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-----------------------------+
; Name                                                                                  ; Output Clock ; Mult ; Div   ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                ;
+---------------------------------------------------------------------------------------+--------------+------+-------+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-----------------------------+
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[0]            ; clock0       ; 1    ; 10000 ; 0.01 MHz         ; 0 (0 ps)       ; 0.09 (208 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; C0            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[0] ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[1]            ; clock1       ; 1    ; 1     ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C2      ; 12            ; 6/6 Even     ; --            ; 3       ; 1       ; u0|altpll_0|sd1|pll7|clk[1] ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[2]            ; clock2       ; 1    ; 1     ; 50.0 MHz         ; -64 (-3542 ps) ; 3.75 (208 ps)    ; 50/50      ; C3      ; 12            ; 6/6 Even     ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[2] ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[3]            ; clock3       ; 1    ; 25    ; 2.0 MHz          ; 0 (0 ps)       ; 0.15 (208 ps)    ; 50/50      ; C4      ; 300           ; 150/150 Even ; --            ; 3       ; 1       ; u0|altpll_0|sd1|pll7|clk[3] ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[0]~cascade_in ; --           ; --   ; --    ; --               ; --             ; --               ; --         ; C0      ; 240           ; 120/120 Even ; --            ; 3       ; 1       ;                             ;
+---------------------------------------------------------------------------------------+--------------+------+-------+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+-----------------------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; beep           ; Missing drive strength        ;
; DAC_data[0]    ; Missing drive strength        ;
; DAC_data[1]    ; Missing drive strength        ;
; DAC_data[2]    ; Missing drive strength        ;
; DAC_data[3]    ; Missing drive strength        ;
; DAC_data[4]    ; Missing drive strength        ;
; DAC_data[5]    ; Missing drive strength        ;
; DAC_data[6]    ; Missing drive strength        ;
; sdram_clk      ; Incomplete set of assignments ;
; sdram_addr[0]  ; Incomplete set of assignments ;
; sdram_addr[1]  ; Incomplete set of assignments ;
; sdram_addr[2]  ; Incomplete set of assignments ;
; sdram_addr[3]  ; Incomplete set of assignments ;
; sdram_addr[4]  ; Incomplete set of assignments ;
; sdram_addr[5]  ; Incomplete set of assignments ;
; sdram_addr[6]  ; Incomplete set of assignments ;
; sdram_addr[7]  ; Incomplete set of assignments ;
; sdram_addr[8]  ; Incomplete set of assignments ;
; sdram_addr[9]  ; Incomplete set of assignments ;
; sdram_addr[10] ; Incomplete set of assignments ;
; sdram_addr[11] ; Incomplete set of assignments ;
; sdram_ba[0]    ; Incomplete set of assignments ;
; sdram_ba[1]    ; Incomplete set of assignments ;
; sdram_cas_n    ; Incomplete set of assignments ;
; sdram_cke      ; Incomplete set of assignments ;
; sdram_cs_n     ; Incomplete set of assignments ;
; sdram_dqm[0]   ; Incomplete set of assignments ;
; sdram_dqm[1]   ; Incomplete set of assignments ;
; sdram_ras_n    ; Incomplete set of assignments ;
; sdram_we_n     ; Incomplete set of assignments ;
; uart0_tx       ; Missing drive strength        ;
; pwm0           ; Missing drive strength        ;
; pwm1           ; Missing drive strength        ;
; sdram_dq[0]    ; Incomplete set of assignments ;
; sdram_dq[1]    ; Incomplete set of assignments ;
; sdram_dq[2]    ; Incomplete set of assignments ;
; sdram_dq[3]    ; Incomplete set of assignments ;
; sdram_dq[4]    ; Incomplete set of assignments ;
; sdram_dq[5]    ; Incomplete set of assignments ;
; sdram_dq[6]    ; Incomplete set of assignments ;
; sdram_dq[7]    ; Incomplete set of assignments ;
; sdram_dq[8]    ; Incomplete set of assignments ;
; sdram_dq[9]    ; Incomplete set of assignments ;
; sdram_dq[10]   ; Incomplete set of assignments ;
; sdram_dq[11]   ; Incomplete set of assignments ;
; sdram_dq[12]   ; Incomplete set of assignments ;
; sdram_dq[13]   ; Incomplete set of assignments ;
; sdram_dq[14]   ; Incomplete set of assignments ;
; sdram_dq[15]   ; Incomplete set of assignments ;
; gpio0[0]       ; Incomplete set of assignments ;
; gpio0[1]       ; Incomplete set of assignments ;
; gpio0[2]       ; Incomplete set of assignments ;
; gpio0[3]       ; Incomplete set of assignments ;
; rst_n          ; Incomplete set of assignments ;
; clk_in         ; Incomplete set of assignments ;
+----------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |TempControllerRoom                                                                                                                     ; 2946 (45)   ; 1849 (32)                 ; 68 (68)       ; 10240       ; 3    ; 0            ; 0       ; 0         ; 57   ; 0            ; 1097 (13)    ; 264 (0)           ; 1585 (32)        ; |TempControllerRoom                                                                                                                                                                                                                                                                                                                                            ; TempControllerRoom                        ; work         ;
;    |SAR:ADC0|                                                                                                                           ; 39 (39)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 9 (9)             ; 13 (13)          ; |TempControllerRoom|SAR:ADC0                                                                                                                                                                                                                                                                                                                                   ; SAR                                       ; work         ;
;    |pwm:PWM0_dev|                                                                                                                       ; 76 (10)     ; 53 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (10)      ; 0 (0)             ; 53 (0)           ; |TempControllerRoom|pwm:PWM0_dev                                                                                                                                                                                                                                                                                                                               ; pwm                                       ; work         ;
;       |counter:counter0|                                                                                                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |TempControllerRoom|pwm:PWM0_dev|counter:counter0                                                                                                                                                                                                                                                                                                              ; counter                                   ; work         ;
;       |prescaler:prescaler0|                                                                                                            ; 44 (44)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 32 (32)          ; |TempControllerRoom|pwm:PWM0_dev|prescaler:prescaler0                                                                                                                                                                                                                                                                                                          ; prescaler                                 ; work         ;
;       |reg:reg0|                                                                                                                        ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |TempControllerRoom|pwm:PWM0_dev|reg:reg0                                                                                                                                                                                                                                                                                                                      ; reg                                       ; work         ;
;    |pwm:PWM1_dev|                                                                                                                       ; 22 (10)     ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (10)      ; 0 (0)             ; 11 (0)           ; |TempControllerRoom|pwm:PWM1_dev                                                                                                                                                                                                                                                                                                                               ; pwm                                       ; work         ;
;       |reg:reg0|                                                                                                                        ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |TempControllerRoom|pwm:PWM1_dev|reg:reg0                                                                                                                                                                                                                                                                                                                      ; reg                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 136 (1)     ; 76 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 15 (0)            ; 61 (0)           ; |TempControllerRoom|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 135 (0)     ; 76 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 15 (0)            ; 61 (0)           ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 135 (0)     ; 76 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 15 (0)            ; 61 (0)           ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 135 (6)     ; 76 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 15 (4)            ; 61 (0)           ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 130 (0)     ; 71 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 11 (0)            ; 61 (0)           ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 130 (89)    ; 71 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 11 (11)           ; 61 (35)          ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |TempControllerRoom|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                            ; altera_sld   ;
;    |soc:u0|                                                                                                                             ; 2628 (0)    ; 1655 (0)                  ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 973 (0)      ; 240 (0)           ; 1415 (0)         ; |TempControllerRoom|soc:u0                                                                                                                                                                                                                                                                                                                                     ; soc                                       ; soc          ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |TempControllerRoom|soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                          ; altera_reset_controller                   ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TempControllerRoom|soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer                 ; soc          ;
;       |soc_altpll_0:altpll_0|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                               ; soc_altpll_0                              ; soc          ;
;          |soc_altpll_0_altpll_75o2:sd1|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1                                                                                                                                                                                                                                                                                  ; soc_altpll_0_altpll_75o2                  ; soc          ;
;       |soc_core0:core0|                                                                                                                 ; 1124 (0)    ; 590 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 511 (0)      ; 63 (0)            ; 550 (0)          ; |TempControllerRoom|soc:u0|soc_core0:core0                                                                                                                                                                                                                                                                                                                     ; soc_core0                                 ; soc          ;
;          |soc_core0_cpu:cpu|                                                                                                            ; 1124 (731)  ; 590 (320)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 511 (388)    ; 63 (8)            ; 550 (335)        ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu                                                                                                                                                                                                                                                                                                   ; soc_core0_cpu                             ; soc          ;
;             |soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|                                                                       ; 393 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (5)      ; 55 (4)            ; 215 (76)         ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci                                                                                                                                                                                                                                               ; soc_core0_cpu_nios2_oci                   ; soc          ;
;                |soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|                                                ; 140 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 48 (0)            ; 48 (0)           ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper                                                                                                                                                                       ; soc_core0_cpu_debug_slave_wrapper         ; soc          ;
;                   |sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic                    ; work         ;
;                   |soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|                                               ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 39 (36)           ; 10 (9)           ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk                                                                                                 ; soc_core0_cpu_debug_slave_sysclk          ; soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer                   ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer                   ; work         ;
;                   |soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|                                                     ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 9 (5)             ; 45 (45)          ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck                                                                                                       ; soc_core0_cpu_debug_slave_tck             ; soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer                   ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer                   ; work         ;
;                |soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|                                                      ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg                                                                                                                                                                             ; soc_core0_cpu_nios2_avalon_reg            ; soc          ;
;                |soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break|                                                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break                                                                                                                                                                               ; soc_core0_cpu_nios2_oci_break             ; soc          ;
;                |soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|                                                        ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (1)             ; 7 (6)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug                                                                                                                                                                               ; soc_core0_cpu_nios2_oci_debug             ; soc          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer                   ; work         ;
;                |soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|                                                              ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 1 (1)             ; 48 (48)          ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem                                                                                                                                                                                     ; soc_core0_cpu_nios2_ocimem                ; soc          ;
;                   |soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram                                                                                                                      ; soc_core0_cpu_ociram_sp_ram_module        ; soc          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                                ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                             ; altsyncram_ac71                           ; work         ;
;             |soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a                                                                                                                                                                                                                                ; soc_core0_cpu_register_bank_a_module      ; soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                                ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; altsyncram_6mc1                           ; work         ;
;             |soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b                                                                                                                                                                                                                                ; soc_core0_cpu_register_bank_b_module      ; soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                                ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; altsyncram_6mc1                           ; work         ;
;       |soc_gpio_0:gpio_0|                                                                                                               ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 12 (12)          ; |TempControllerRoom|soc:u0|soc_gpio_0:gpio_0                                                                                                                                                                                                                                                                                                                   ; soc_gpio_0                                ; soc          ;
;       |soc_gpio_1_adc:gpio_1_adc|                                                                                                       ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 10 (10)          ; |TempControllerRoom|soc:u0|soc_gpio_1_adc:gpio_1_adc                                                                                                                                                                                                                                                                                                           ; soc_gpio_1_adc                            ; soc          ;
;       |soc_gpio_2_pwm0_main:gpio_2_pwm0_main|                                                                                           ; 18 (18)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main                                                                                                                                                                                                                                                                                               ; soc_gpio_2_pwm0_main                      ; soc          ;
;       |soc_gpio_2_pwm0_main:gpio_2_pwm1_main|                                                                                           ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main                                                                                                                                                                                                                                                                                               ; soc_gpio_2_pwm0_main                      ; soc          ;
;       |soc_gpio_2_pwm0_prescaler:gpio_2_pwm0_prescaler|                                                                                 ; 65 (65)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 64 (64)          ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm0_prescaler                                                                                                                                                                                                                                                                                     ; soc_gpio_2_pwm0_prescaler                 ; soc          ;
;       |soc_gpio_2_pwm0_prescaler:gpio_2_pwm1_prescaler|                                                                                 ; 65 (65)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 64 (64)          ; |TempControllerRoom|soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm1_prescaler                                                                                                                                                                                                                                                                                     ; soc_gpio_2_pwm0_prescaler                 ; soc          ;
;       |soc_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 813 (0)     ; 501 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 224 (0)      ; 93 (0)            ; 496 (0)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; soc_mm_interconnect_0                     ; soc          ;
;          |altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|                                                                   ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 6 (6)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo|                                                                               ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_1_adc_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo|                                                                     ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_main_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo|                                                                ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm0_prescaler_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo|                                                                     ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_main_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo|                                                                ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_2_pwm1_prescaler_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 68 (68)           ; 103 (103)        ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 7 (7)             ; 57 (57)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; soc          ;
;          |altera_merlin_master_agent:core0_data_master_agent|                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:core0_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent                ; soc          ;
;          |altera_merlin_master_translator:core0_data_master_translator|                                                                 ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_data_master_translator                                                                                                                                                                                                                                ; altera_merlin_master_translator           ; soc          ;
;          |altera_merlin_master_translator:core0_instruction_master_translator|                                                          ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:core0_instruction_master_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator           ; soc          ;
;          |altera_merlin_slave_agent:core0_debug_mem_slave_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:core0_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_0_s1_agent|                                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_1_adc_s1_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_1_adc_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent|                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_main_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm0_prescaler_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_main_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_2_pwm1_prescaler_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 19 (10)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (9)       ; 0 (0)             ; 5 (1)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                 ; soc          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor          ; soc          ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                 ; soc          ;
;          |altera_merlin_slave_translator:core0_debug_mem_slave_translator|                                                              ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:core0_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_0_s1_translator|                                                                          ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_1_adc_s1_translator|                                                                      ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 9 (9)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_1_adc_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator|                                                                ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_main_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator|                                                           ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 35 (35)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm0_prescaler_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator|                                                                ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_main_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator|                                                           ; 38 (38)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 35 (35)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_2_pwm1_prescaler_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 19 (19)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 23 (23)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 14 (14)           ; 6 (6)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator            ; soc          ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 83 (83)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 81 (81)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter               ; soc          ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter               ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_demux           ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                           ; soc_mm_interconnect_0_cmd_demux_001       ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                           ; soc_mm_interconnect_0_cmd_demux_001       ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_cmd_demux_001       ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                    ; 52 (50)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 45 (41)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_mux             ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; altera_merlin_arbitrator                  ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                        ; 57 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 1 (1)             ; 50 (47)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux             ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                  ; soc          ;
;          |soc_mm_interconnect_0_router:router|                                                                                          ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                         ; soc_mm_interconnect_0_router              ; soc          ;
;          |soc_mm_interconnect_0_router_001:router_001|                                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                 ; soc_mm_interconnect_0_router_001          ; soc          ;
;          |soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 102 (102)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 52 (52)          ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_rsp_mux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                               ; soc_mm_interconnect_0_rsp_mux_001         ; soc          ;
;       |soc_sdram_controller_0:sdram_controller_0|                                                                                       ; 348 (236)   ; 204 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (136)    ; 42 (3)            ; 162 (79)         ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                           ; soc_sdram_controller_0                    ; soc          ;
;          |soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module|                                      ; 132 (132)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 39 (39)           ; 85 (85)          ; |TempControllerRoom|soc:u0|soc_sdram_controller_0:sdram_controller_0|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module                                                                                                                                                                                                   ; soc_sdram_controller_0_input_efifo_module ; soc          ;
;       |soc_timer_0:timer_0|                                                                                                             ; 144 (144)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 20 (20)           ; 100 (100)        ; |TempControllerRoom|soc:u0|soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                 ; soc_timer_0                               ; soc          ;
;       |soc_uart_0:uart_0|                                                                                                               ; 185 (0)     ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 20 (0)            ; 109 (0)          ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0                                                                                                                                                                                                                                                                                                                   ; soc_uart_0                                ; soc          ;
;          |soc_uart_0_regs:the_soc_uart_0_regs|                                                                                          ; 75 (75)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 17 (17)           ; 42 (42)          ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs                                                                                                                                                                                                                                                                               ; soc_uart_0_regs                           ; soc          ;
;          |soc_uart_0_rx:the_soc_uart_0_rx|                                                                                              ; 72 (70)     ; 44 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 3 (1)             ; 41 (41)          ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx                                                                                                                                                                                                                                                                                   ; soc_uart_0_rx                             ; soc          ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                               ; altera_std_synchronizer                   ; work         ;
;          |soc_uart_0_tx:the_soc_uart_0_tx|                                                                                              ; 46 (46)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 34 (34)          ; |TempControllerRoom|soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx                                                                                                                                                                                                                                                                                   ; soc_uart_0_tx                             ; soc          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; beep           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_data[0]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_data[1]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_data[2]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_data[3]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_data[4]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_data[5]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DAC_data[6]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; uart0_tx       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; pwm0           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; pwm1           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_dq[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; gpio0[0]       ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[1]       ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[2]       ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; gpio0[3]       ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; comp_in        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; clk_in         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; uart0_rx       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_dq[0]                                                                                                                ;                   ;         ;
; sdram_dq[1]                                                                                                                ;                   ;         ;
; sdram_dq[2]                                                                                                                ;                   ;         ;
; sdram_dq[3]                                                                                                                ;                   ;         ;
; sdram_dq[4]                                                                                                                ;                   ;         ;
; sdram_dq[5]                                                                                                                ;                   ;         ;
; sdram_dq[6]                                                                                                                ;                   ;         ;
; sdram_dq[7]                                                                                                                ;                   ;         ;
; sdram_dq[8]                                                                                                                ;                   ;         ;
; sdram_dq[9]                                                                                                                ;                   ;         ;
; sdram_dq[10]                                                                                                               ;                   ;         ;
; sdram_dq[11]                                                                                                               ;                   ;         ;
; sdram_dq[12]                                                                                                               ;                   ;         ;
; sdram_dq[13]                                                                                                               ;                   ;         ;
; sdram_dq[14]                                                                                                               ;                   ;         ;
; sdram_dq[15]                                                                                                               ;                   ;         ;
; gpio0[0]                                                                                                                   ;                   ;         ;
; gpio0[1]                                                                                                                   ;                   ;         ;
; gpio0[2]                                                                                                                   ;                   ;         ;
; gpio0[3]                                                                                                                   ;                   ;         ;
; comp_in                                                                                                                    ;                   ;         ;
;      - SAR:ADC0|Selector8~0                                                                                                ; 0                 ; 6       ;
; rst_n                                                                                                                      ;                   ;         ;
; clk_in                                                                                                                     ;                   ;         ;
; uart0_rx                                                                                                                   ;                   ;         ;
;      - soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; SAR:ADC0|WideOr0~0                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y22_N4     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SAR:ADC0|curr_state.confirm_bit                                                                                                                                                                                                                                                                                                                             ; FF_X17_Y22_N19        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SAR:ADC0|curr_state.update_reg                                                                                                                                                                                                                                                                                                                              ; FF_X14_Y22_N7         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0        ; 123     ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0        ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; clk_in                                                                                                                                                                                                                                                                                                                                                      ; PIN_23                ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pwm:PWM0_dev|prescaler:prescaler0|Equal0~10                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y2_N4      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pwm:PWM0_dev|reg:reg0|next_val[1]~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y10_N24    ; 10      ; Latch enable                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; pwm:PWM1_dev|reg:reg0|next_val[1]~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X7_Y11_N20     ; 10      ; Latch enable                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; rst_n                                                                                                                                                                                                                                                                                                                                                       ; PIN_25                ; 118     ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; rtl~0                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X6_Y10_N4      ; 22      ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X8_Y19_N3          ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X11_Y17_N10    ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X11_Y17_N26    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X10_Y18_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X12_Y17_N8     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X9_Y19_N10     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~14                             ; LCCOMB_X9_Y18_N14     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18              ; LCCOMB_X11_Y17_N20    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X10_Y17_N28    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~15      ; LCCOMB_X11_Y17_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22 ; LCCOMB_X10_Y20_N14    ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23 ; LCCOMB_X11_Y17_N28    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X9_Y17_N23         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X8_Y19_N15         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X8_Y19_N18     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X11_Y15_N9         ; 25      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X11_Y17_N6     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                        ; FF_X30_Y9_N17         ; 1183    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                        ; FF_X30_Y9_N17         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                  ; PLL_1                 ; 32      ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[1]                                                                                                                                                                                                                                                                                  ; PLL_1                 ; 1680    ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[3]                                                                                                                                                                                                                                                                                  ; PLL_1                 ; 64      ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y15_N2     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                            ; FF_X21_Y15_N1         ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y15_N8     ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                         ; FF_X21_Y13_N1         ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                     ; FF_X29_Y16_N17        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y15_N10    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                    ; FF_X22_Y17_N15        ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                   ; FF_X26_Y15_N19        ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|R_src1~15                                                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y16_N6     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y14_N20    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y17_N12    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y13_N6     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                            ; FF_X30_Y16_N31        ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y14_N26    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y14_N20    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y14_N16    ; 31      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                     ; FF_X26_Y12_N5         ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy|virtual_state_sdr~0                                                                                                               ; LCCOMB_X10_Y18_N26    ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_core0_cpu_debug_slave_phy|virtual_state_uir~0                                                                                                               ; LCCOMB_X10_Y19_N2     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|jxuir                                                                                                            ; FF_X10_Y19_N7         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a                                                                                             ; LCCOMB_X17_Y20_N22    ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                           ; LCCOMB_X11_Y20_N30    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                             ; LCCOMB_X11_Y20_N2     ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_sysclk:the_soc_core0_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                ; FF_X10_Y19_N13        ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|sr[19]~21                                                                                                              ; LCCOMB_X13_Y18_N24    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|sr[36]~35                                                                                                              ; LCCOMB_X10_Y18_N28    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_debug_slave_wrapper:the_soc_core0_cpu_debug_slave_wrapper|soc_core0_cpu_debug_slave_tck:the_soc_core0_cpu_debug_slave_tck|sr[9]~13                                                                                                               ; LCCOMB_X10_Y18_N4     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_avalon_reg:the_soc_core0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                              ; LCCOMB_X18_Y16_N14    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_break:the_soc_core0_cpu_nios2_oci_break|break_readreg[14]~1                                                                                                                                                                            ; LCCOMB_X11_Y20_N4     ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|resetrequest                                                                                                                                                                                   ; FF_X24_Y5_N3          ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                                                                        ; LCCOMB_X17_Y20_N28    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|MonDReg[26]~26                                                                                                                                                                                       ; LCCOMB_X17_Y20_N26    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                       ; LCCOMB_X18_Y16_N0     ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_gpio_0:gpio_0|always2~2                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y10_N30    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_gpio_0:gpio_0|wr_strobe~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y10_N4     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm0_main|data_out[13]~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y12_N22    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_gpio_2_pwm0_main:gpio_2_pwm1_main|data_out[13]~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y11_N26    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm0_prescaler|data_out[0]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y11_N12    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_gpio_2_pwm0_prescaler:gpio_2_pwm1_prescaler|data_out[0]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y13_N28    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:core0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                     ; LCCOMB_X19_Y15_N0     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                            ; LCCOMB_X16_Y8_N8      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~183                                                                                                                                                                                                                                         ; LCCOMB_X8_Y4_N0       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~184                                                                                                                                                                                                                                         ; LCCOMB_X8_Y4_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~185                                                                                                                                                                                                                                         ; LCCOMB_X8_Y4_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~186                                                                                                                                                                                                                                         ; LCCOMB_X8_Y4_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~187                                                                                                                                                                                                                                         ; LCCOMB_X8_Y4_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~188                                                                                                                                                                                                                                         ; LCCOMB_X8_Y4_N2       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~189                                                                                                                                                                                                                                         ; LCCOMB_X8_Y4_N4       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem~190                                                                                                                                                                                                                                         ; LCCOMB_X8_Y4_N6       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                           ; LCCOMB_X8_Y4_N16      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                         ; LCCOMB_X16_Y8_N14     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                         ; LCCOMB_X16_Y8_N22     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                         ; LCCOMB_X16_Y8_N10     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                         ; LCCOMB_X16_Y8_N20     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                         ; LCCOMB_X16_Y8_N6      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                         ; LCCOMB_X16_Y8_N16     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                         ; LCCOMB_X16_Y8_N26     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                     ; LCCOMB_X19_Y8_N14     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|comb~0                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y8_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|rp_valid                                                                                                                                                                                                                                               ; LCCOMB_X16_Y8_N18     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[10]~0                                                                                                                                                                                                                           ; LCCOMB_X19_Y5_N16     ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                  ; FF_X21_Y11_N5         ; 75      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                 ; LCCOMB_X21_Y12_N0     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y11_N12    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                     ; LCCOMB_X23_Y12_N26    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y15_N14    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|Selector27~6                                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y4_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|Selector34~2                                                                                                                                                                                                                                                                                               ; LCCOMB_X26_Y3_N22     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X26_Y3_N18     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|active_rnw~4                                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y4_N30     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[2]~2                                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y4_N0      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_state.000000010                                                                                                                                                                                                                                                                                          ; FF_X25_Y4_N21         ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                                          ; FF_X24_Y7_N23         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                                          ; FF_X28_Y4_N17         ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y9_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y8_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X16_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X16_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X13_Y0_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X13_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X7_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y7_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y6_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y6_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y5_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X18_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X16_Y0_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module|entry_0[40]~0                                                                                                                                                                                                      ; LCCOMB_X16_Y7_N24     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_sdram_controller_0:sdram_controller_0|soc_sdram_controller_0_input_efifo_module:the_soc_sdram_controller_0_input_efifo_module|entry_1[40]~0                                                                                                                                                                                                      ; LCCOMB_X16_Y7_N30     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y10_N12    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y10_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y10_N4     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X11_Y8_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y10_N14    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_timer_0:timer_0|snap_strobe~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y10_N0     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs|control_wr_strobe                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y9_N28     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_regs:the_soc_uart_0_regs|divisor_wr_strobe                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y9_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|baud_clk_en~2                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y9_N8      ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|got_new_char                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y9_N16     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_rx:the_soc_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]~0                                                                                                                                                                                                                                           ; LCCOMB_X23_Y9_N22     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx|always4~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y10_N22    ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx|tx_wr_strobe_onset~0                                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y9_N20     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc:u0|soc_uart_0:uart_0|soc_uart_0_tx:the_soc_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~1                                                                                                                                                                                                                                    ; LCCOMB_X21_Y8_N28     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                 ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                         ; JTAG_X1_Y12_N0     ; 123     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; pwm:PWM0_dev|reg:reg0|next_val[1]~0                                                                                                  ; LCCOMB_X28_Y10_N24 ; 10      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; pwm:PWM1_dev|reg:reg0|next_val[1]~0                                                                                                  ; LCCOMB_X7_Y11_N20  ; 10      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; rst_n                                                                                                                                ; PIN_25             ; 118     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; rtl~0                                                                                                                                ; LCCOMB_X6_Y10_N4   ; 22      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X30_Y9_N17      ; 1183    ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[0]                                                           ; PLL_1              ; 32      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[1]                                                           ; PLL_1              ; 1680    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[2]                                                           ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[3]                                                           ; PLL_1              ; 64      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_ocimem:the_soc_core0_cpu_nios2_ocimem|soc_core0_cpu_ociram_sp_ram_module:soc_core0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X15_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_a_module:soc_core0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X27_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_register_bank_b_module:soc_core0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X27_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,285 / 32,401 ( 13 % ) ;
; C16 interconnects     ; 27 / 1,326 ( 2 % )      ;
; C4 interconnects      ; 2,434 / 21,816 ( 11 % ) ;
; Direct links          ; 543 / 32,401 ( 2 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 1,509 / 10,320 ( 15 % ) ;
; R24 interconnects     ; 73 / 1,289 ( 6 % )      ;
; R4 interconnects      ; 2,962 / 28,186 ( 11 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.43) ; Number of LABs  (Total = 237) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 19                            ;
; 2                                           ; 10                            ;
; 3                                           ; 1                             ;
; 4                                           ; 2                             ;
; 5                                           ; 2                             ;
; 6                                           ; 3                             ;
; 7                                           ; 5                             ;
; 8                                           ; 3                             ;
; 9                                           ; 7                             ;
; 10                                          ; 4                             ;
; 11                                          ; 9                             ;
; 12                                          ; 12                            ;
; 13                                          ; 12                            ;
; 14                                          ; 15                            ;
; 15                                          ; 31                            ;
; 16                                          ; 102                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.31) ; Number of LABs  (Total = 237) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 161                           ;
; 1 Clock                            ; 206                           ;
; 1 Clock enable                     ; 89                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 30                            ;
; 2 Async. clears                    ; 6                             ;
; 2 Clock enables                    ; 35                            ;
; 2 Clocks                           ; 12                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.74) ; Number of LABs  (Total = 237) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 14                            ;
; 3                                            ; 0                             ;
; 4                                            ; 7                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 3                             ;
; 11                                           ; 0                             ;
; 12                                           ; 7                             ;
; 13                                           ; 6                             ;
; 14                                           ; 7                             ;
; 15                                           ; 3                             ;
; 16                                           ; 8                             ;
; 17                                           ; 3                             ;
; 18                                           ; 10                            ;
; 19                                           ; 10                            ;
; 20                                           ; 13                            ;
; 21                                           ; 17                            ;
; 22                                           ; 11                            ;
; 23                                           ; 12                            ;
; 24                                           ; 12                            ;
; 25                                           ; 12                            ;
; 26                                           ; 10                            ;
; 27                                           ; 10                            ;
; 28                                           ; 14                            ;
; 29                                           ; 5                             ;
; 30                                           ; 8                             ;
; 31                                           ; 10                            ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.61) ; Number of LABs  (Total = 237) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 22                            ;
; 2                                               ; 11                            ;
; 3                                               ; 2                             ;
; 4                                               ; 10                            ;
; 5                                               ; 14                            ;
; 6                                               ; 13                            ;
; 7                                               ; 28                            ;
; 8                                               ; 27                            ;
; 9                                               ; 20                            ;
; 10                                              ; 11                            ;
; 11                                              ; 10                            ;
; 12                                              ; 11                            ;
; 13                                              ; 13                            ;
; 14                                              ; 11                            ;
; 15                                              ; 7                             ;
; 16                                              ; 21                            ;
; 17                                              ; 1                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.12) ; Number of LABs  (Total = 237) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 12                            ;
; 4                                            ; 8                             ;
; 5                                            ; 5                             ;
; 6                                            ; 7                             ;
; 7                                            ; 6                             ;
; 8                                            ; 14                            ;
; 9                                            ; 5                             ;
; 10                                           ; 1                             ;
; 11                                           ; 8                             ;
; 12                                           ; 6                             ;
; 13                                           ; 6                             ;
; 14                                           ; 7                             ;
; 15                                           ; 8                             ;
; 16                                           ; 14                            ;
; 17                                           ; 12                            ;
; 18                                           ; 9                             ;
; 19                                           ; 16                            ;
; 20                                           ; 14                            ;
; 21                                           ; 13                            ;
; 22                                           ; 7                             ;
; 23                                           ; 7                             ;
; 24                                           ; 5                             ;
; 25                                           ; 5                             ;
; 26                                           ; 4                             ;
; 27                                           ; 2                             ;
; 28                                           ; 8                             ;
; 29                                           ; 0                             ;
; 30                                           ; 2                             ;
; 31                                           ; 6                             ;
; 32                                           ; 4                             ;
; 33                                           ; 3                             ;
; 34                                           ; 2                             ;
; 35                                           ; 2                             ;
; 36                                           ; 4                             ;
; 37                                           ; 2                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 57           ; 36           ; 57           ; 0            ; 0            ; 61        ; 57           ; 0            ; 61        ; 61        ; 0            ; 42           ; 0            ; 0            ; 24           ; 0            ; 42           ; 24           ; 0            ; 0            ; 0            ; 42           ; 0            ; 0            ; 0            ; 0            ; 0            ; 61        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 25           ; 4            ; 61           ; 61           ; 0         ; 4            ; 61           ; 0         ; 0         ; 61           ; 19           ; 61           ; 61           ; 37           ; 61           ; 19           ; 37           ; 61           ; 61           ; 61           ; 19           ; 61           ; 61           ; 61           ; 61           ; 61           ; 0         ; 61           ; 61           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; beep                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_data[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_data[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_data[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart0_tx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm0                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwm1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; comp_in             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_in              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart0_rx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "TempControllerRoom"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|pll7" as Cyclone IV E PLL type File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[0] port File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[1] port File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -64 degrees (-3542 ps) for soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[2] port File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[3] port File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 151
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/gabri/onedrive/desktop/efes_project/projects/tempcontrollerroom_fpga/db/ip/soc/submodules/soc_core0_cpu.sdc'
Warning (332060): Node: clk_in was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc:u0|soc_sdram_controller_0:sdram_controller_0|m_addr[0] is being clocked by clk_in
Warning (332060): Node: curr_cnt[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SAR:ADC0|curr_conv[4] is being clocked by curr_cnt[0]
Warning (332060): Node: pwm:PWM1_dev|reg:reg0|curr_state was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch pwm:PWM1_dev|reg:reg0|next_val[9] is being clocked by pwm:PWM1_dev|reg:reg0|curr_state
Warning (332060): Node: pwm:PWM0_dev|reg:reg0|curr_state was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch pwm:PWM0_dev|reg:reg0|next_val[0] is being clocked by pwm:PWM0_dev|reg:reg0|curr_state
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|altpll_0|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[0] (placed in counter C1 of PLL_1) File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[1] (placed in counter C2 of PLL_1) File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[2] (placed in counter C3 of PLL_1) File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|wire_pll7_clk[3] (placed in counter C4 of PLL_1) File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rtl~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node next_cnt[1]~0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 137
Info (176353): Automatically promoted node pwm:PWM0_dev|reg:reg0|next_val[1]~0  File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd Line: 31
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pwm:PWM0_dev|reg:reg0|curr_state File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd Line: 56
Info (176353): Automatically promoted node pwm:PWM1_dev|reg:reg0|next_val[1]~0  File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd Line: 31
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pwm:PWM1_dev|reg:reg0|curr_state File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/reg.vhd Line: 56
Info (176353): Automatically promoted node rst_n~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node soc:u0|soc_core0:core0|soc_core0_cpu:cpu|cpu_resetrequest_d1~0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 3490
Info (176353): Automatically promoted node soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node soc:u0|soc_sdram_controller_0:sdram_controller_0|active_rnw~2 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 215
        Info (176357): Destination node soc:u0|soc_sdram_controller_0:sdram_controller_0|active_cs_n~0 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 212
        Info (176357): Destination node soc:u0|soc_sdram_controller_0:sdram_controller_0|active_cs_n~1 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 212
        Info (176357): Destination node soc:u0|soc_core0:core0|soc_core0_cpu:cpu|W_rf_wren File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_core0_cpu.v Line: 3455
        Info (176357): Destination node soc:u0|soc_sdram_controller_0:sdram_controller_0|i_refs[0] File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 356
        Info (176357): Destination node soc:u0|soc_sdram_controller_0:sdram_controller_0|i_refs[2] File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 356
        Info (176357): Destination node soc:u0|soc_sdram_controller_0:sdram_controller_0|i_refs[1] File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_sdram_controller_0.v Line: 356
        Info (176357): Destination node soc:u0|soc_core0:core0|soc_core0_cpu:cpu|soc_core0_cpu_nios2_oci:the_soc_core0_cpu_nios2_oci|soc_core0_cpu_nios2_oci_debug:the_soc_core0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15064): PLL "soc:u0|soc_altpll_0:altpll_0|soc_altpll_0_altpll_75o2:sd1|pll7" output port clk[2] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/db/ip/soc/submodules/soc_altpll_0.v Line: 151
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "soc_n" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.48 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin comp_in uses I/O standard 3.3-V LVTTL at 127 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 13
    Info (169178): Pin uart0_rx uses I/O standard 3.3-V LVTTL at 141 File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 29
Warning (169064): Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin gpio0[0] has a permanently enabled output enable File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 37
    Info (169065): Pin gpio0[1] has a permanently enabled output enable File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 37
    Info (169065): Pin gpio0[2] has a permanently enabled output enable File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 37
    Info (169065): Pin gpio0[3] has a permanently enabled output enable File: C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/TempControllerRoom.vhd Line: 37
Info (144001): Generated suppressed messages file C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/output_files/TempControllerRoom.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 5562 megabytes
    Info: Processing ended: Sat Dec 26 16:21:57 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:19


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/gabri/OneDrive/Desktop/EFES_Project/projects/TempControllerRoom_FPGA/output_files/TempControllerRoom.fit.smsg.


