
logBlink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08007550  08007550  00017550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076d0  080076d0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080076d0  080076d0  000176d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076d8  080076d8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076d8  080076d8  000176d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076dc  080076dc  000176dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080076e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a8c  20000074  08007754  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001b00  08007754  00021b00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002099b  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000393f  00000000  00000000  00040a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001708  00000000  00000000  00044380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015c0  00000000  00000000  00045a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004f49  00000000  00000000  00047048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000196ad  00000000  00000000  0004bf91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00100266  00000000  00000000  0006563e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001658a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068ac  00000000  00000000  001658f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007538 	.word	0x08007538

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007538 	.word	0x08007538

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f000 fb3c 	bl	8000be8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000570:	f000 f824 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000574:	f000 f8a4 	bl	80006c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000578:	f000 f872 	bl	8000660 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800057c:	f003 f90e 	bl	800379c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &myQueue01_attributes);
 8000580:	4a09      	ldr	r2, [pc, #36]	; (80005a8 <main+0x40>)
 8000582:	2102      	movs	r1, #2
 8000584:	2010      	movs	r0, #16
 8000586:	f003 fa00 	bl	800398a <osMessageQueueNew>
 800058a:	4603      	mov	r3, r0
 800058c:	4a07      	ldr	r2, [pc, #28]	; (80005ac <main+0x44>)
 800058e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of blink01 */
  blink01Handle = osThreadNew(StartBlink01, NULL, &blink01_attributes);
 8000590:	4a07      	ldr	r2, [pc, #28]	; (80005b0 <main+0x48>)
 8000592:	2100      	movs	r1, #0
 8000594:	4807      	ldr	r0, [pc, #28]	; (80005b4 <main+0x4c>)
 8000596:	f003 f94b 	bl	8003830 <osThreadNew>
 800059a:	4603      	mov	r3, r0
 800059c:	4a06      	ldr	r2, [pc, #24]	; (80005b8 <main+0x50>)
 800059e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005a0:	f003 f920 	bl	80037e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005a4:	e7fe      	b.n	80005a4 <main+0x3c>
 80005a6:	bf00      	nop
 80005a8:	080075d8 	.word	0x080075d8
 80005ac:	20001984 	.word	0x20001984
 80005b0:	080075b4 	.word	0x080075b4
 80005b4:	0800078d 	.word	0x0800078d
 80005b8:	20001a0c 	.word	0x20001a0c

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b096      	sub	sp, #88	; 0x58
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	2244      	movs	r2, #68	; 0x44
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f006 f856 	bl	800667c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	463b      	mov	r3, r7
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005e2:	f000 fe0d 	bl	8001200 <HAL_PWREx_ControlVoltageScaling>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005ec:	f000 f91c 	bl	8000828 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f0:	2302      	movs	r3, #2
 80005f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005f8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005fa:	2310      	movs	r3, #16
 80005fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fe:	2302      	movs	r3, #2
 8000600:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000602:	2302      	movs	r3, #2
 8000604:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000606:	2301      	movs	r3, #1
 8000608:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800060a:	230a      	movs	r3, #10
 800060c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800060e:	2307      	movs	r3, #7
 8000610:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000612:	2302      	movs	r3, #2
 8000614:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000616:	2302      	movs	r3, #2
 8000618:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	4618      	mov	r0, r3
 8000620:	f000 fe44 	bl	80012ac <HAL_RCC_OscConfig>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800062a:	f000 f8fd 	bl	8000828 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062e:	230f      	movs	r3, #15
 8000630:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000632:	2303      	movs	r3, #3
 8000634:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000642:	463b      	mov	r3, r7
 8000644:	2104      	movs	r1, #4
 8000646:	4618      	mov	r0, r3
 8000648:	f001 fa16 	bl	8001a78 <HAL_RCC_ClockConfig>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000652:	f000 f8e9 	bl	8000828 <Error_Handler>
  }
}
 8000656:	bf00      	nop
 8000658:	3758      	adds	r7, #88	; 0x58
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
	...

08000660 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000664:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 8000666:	4a15      	ldr	r2, [pc, #84]	; (80006bc <MX_USART2_UART_Init+0x5c>)
 8000668:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800066a:	4b13      	ldr	r3, [pc, #76]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 800066c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000670:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000672:	4b11      	ldr	r3, [pc, #68]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 8000674:	2200      	movs	r2, #0
 8000676:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000678:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 800067a:	2200      	movs	r2, #0
 800067c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800067e:	4b0e      	ldr	r3, [pc, #56]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 8000680:	2200      	movs	r2, #0
 8000682:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000684:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 8000686:	220c      	movs	r2, #12
 8000688:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800068a:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000690:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 8000692:	2200      	movs	r2, #0
 8000694:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000696:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 8000698:	2200      	movs	r2, #0
 800069a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 800069e:	2200      	movs	r2, #0
 80006a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006a2:	4805      	ldr	r0, [pc, #20]	; (80006b8 <MX_USART2_UART_Init+0x58>)
 80006a4:	f002 fbae 	bl	8002e04 <HAL_UART_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006ae:	f000 f8bb 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	20001988 	.word	0x20001988
 80006bc:	40004400 	.word	0x40004400

080006c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b08a      	sub	sp, #40	; 0x28
 80006c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
 80006d2:	60da      	str	r2, [r3, #12]
 80006d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d6:	4b2b      	ldr	r3, [pc, #172]	; (8000784 <MX_GPIO_Init+0xc4>)
 80006d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006da:	4a2a      	ldr	r2, [pc, #168]	; (8000784 <MX_GPIO_Init+0xc4>)
 80006dc:	f043 0304 	orr.w	r3, r3, #4
 80006e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006e2:	4b28      	ldr	r3, [pc, #160]	; (8000784 <MX_GPIO_Init+0xc4>)
 80006e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006e6:	f003 0304 	and.w	r3, r3, #4
 80006ea:	613b      	str	r3, [r7, #16]
 80006ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ee:	4b25      	ldr	r3, [pc, #148]	; (8000784 <MX_GPIO_Init+0xc4>)
 80006f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006f2:	4a24      	ldr	r2, [pc, #144]	; (8000784 <MX_GPIO_Init+0xc4>)
 80006f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006fa:	4b22      	ldr	r3, [pc, #136]	; (8000784 <MX_GPIO_Init+0xc4>)
 80006fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000706:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <MX_GPIO_Init+0xc4>)
 8000708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800070a:	4a1e      	ldr	r2, [pc, #120]	; (8000784 <MX_GPIO_Init+0xc4>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000712:	4b1c      	ldr	r3, [pc, #112]	; (8000784 <MX_GPIO_Init+0xc4>)
 8000714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071e:	4b19      	ldr	r3, [pc, #100]	; (8000784 <MX_GPIO_Init+0xc4>)
 8000720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000722:	4a18      	ldr	r2, [pc, #96]	; (8000784 <MX_GPIO_Init+0xc4>)
 8000724:	f043 0302 	orr.w	r3, r3, #2
 8000728:	64d3      	str	r3, [r2, #76]	; 0x4c
 800072a:	4b16      	ldr	r3, [pc, #88]	; (8000784 <MX_GPIO_Init+0xc4>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800072e:	f003 0302 	and.w	r3, r3, #2
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000736:	2200      	movs	r2, #0
 8000738:	2120      	movs	r1, #32
 800073a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800073e:	f000 fd1f 	bl	8001180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000742:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000746:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000748:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800074c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074e:	2300      	movs	r3, #0
 8000750:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000752:	f107 0314 	add.w	r3, r7, #20
 8000756:	4619      	mov	r1, r3
 8000758:	480b      	ldr	r0, [pc, #44]	; (8000788 <MX_GPIO_Init+0xc8>)
 800075a:	f000 fb67 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800075e:	2320      	movs	r3, #32
 8000760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000762:	2301      	movs	r3, #1
 8000764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	2300      	movs	r3, #0
 800076c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800076e:	f107 0314 	add.w	r3, r7, #20
 8000772:	4619      	mov	r1, r3
 8000774:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000778:	f000 fb58 	bl	8000e2c <HAL_GPIO_Init>

}
 800077c:	bf00      	nop
 800077e:	3728      	adds	r7, #40	; 0x28
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40021000 	.word	0x40021000
 8000788:	48000800 	.word	0x48000800

0800078c <StartBlink01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlink01 */
void StartBlink01(void *argument)
{
 800078c:	b590      	push	{r4, r7, lr}
 800078e:	b089      	sub	sp, #36	; 0x24
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000794:	2120      	movs	r1, #32
 8000796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800079a:	f000 fd09 	bl	80011b0 <HAL_GPIO_TogglePin>
	  char msg[] = "The LED blinks.";
 800079e:	4b16      	ldr	r3, [pc, #88]	; (80007f8 <StartBlink01+0x6c>)
 80007a0:	f107 0410 	add.w	r4, r7, #16
 80007a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  if (osMessageQueuePut(myQueue01Handle, msg, 40, 0) == osOK){
 80007aa:	4b14      	ldr	r3, [pc, #80]	; (80007fc <StartBlink01+0x70>)
 80007ac:	6818      	ldr	r0, [r3, #0]
 80007ae:	f107 0110 	add.w	r1, r7, #16
 80007b2:	2300      	movs	r3, #0
 80007b4:	2228      	movs	r2, #40	; 0x28
 80007b6:	f003 f95b 	bl	8003a70 <osMessageQueuePut>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d116      	bne.n	80007ee <StartBlink01+0x62>
		  printf("Successfully send the message to queue.");
 80007c0:	480f      	ldr	r0, [pc, #60]	; (8000800 <StartBlink01+0x74>)
 80007c2:	f005 ff63 	bl	800668c <iprintf>
		  char receive_msg;
		  if (osMessageQueueGet(myQueue01Handle, &receive_msg, NULL, 0U) == osOK ){
 80007c6:	4b0d      	ldr	r3, [pc, #52]	; (80007fc <StartBlink01+0x70>)
 80007c8:	6818      	ldr	r0, [r3, #0]
 80007ca:	f107 010f 	add.w	r1, r7, #15
 80007ce:	2300      	movs	r3, #0
 80007d0:	2200      	movs	r2, #0
 80007d2:	f003 f9ad 	bl	8003b30 <osMessageQueueGet>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d108      	bne.n	80007ee <StartBlink01+0x62>
			  printf(&receive_msg);
 80007dc:	f107 030f 	add.w	r3, r7, #15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f005 ff53 	bl	800668c <iprintf>
			  osDelay(5000);
 80007e6:	f241 3088 	movw	r0, #5000	; 0x1388
 80007ea:	f003 f8b3 	bl	8003954 <osDelay>
		  }
	  }
	  osDelay(500);
 80007ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007f2:	f003 f8af 	bl	8003954 <osDelay>
  {
 80007f6:	e7cd      	b.n	8000794 <StartBlink01+0x8>
 80007f8:	0800758c 	.word	0x0800758c
 80007fc:	20001984 	.word	0x20001984
 8000800:	08007564 	.word	0x08007564

08000804 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a04      	ldr	r2, [pc, #16]	; (8000824 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d101      	bne.n	800081a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000816:	f000 fa07 	bl	8000c28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40001000 	.word	0x40001000

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800082c:	b672      	cpsid	i
}
 800082e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000830:	e7fe      	b.n	8000830 <Error_Handler+0x8>
	...

08000834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083a:	4b11      	ldr	r3, [pc, #68]	; (8000880 <HAL_MspInit+0x4c>)
 800083c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800083e:	4a10      	ldr	r2, [pc, #64]	; (8000880 <HAL_MspInit+0x4c>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6613      	str	r3, [r2, #96]	; 0x60
 8000846:	4b0e      	ldr	r3, [pc, #56]	; (8000880 <HAL_MspInit+0x4c>)
 8000848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000852:	4b0b      	ldr	r3, [pc, #44]	; (8000880 <HAL_MspInit+0x4c>)
 8000854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000856:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <HAL_MspInit+0x4c>)
 8000858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800085c:	6593      	str	r3, [r2, #88]	; 0x58
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <HAL_MspInit+0x4c>)
 8000860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	210f      	movs	r1, #15
 800086e:	f06f 0001 	mvn.w	r0, #1
 8000872:	f000 fab1 	bl	8000dd8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40021000 	.word	0x40021000

08000884 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b0ac      	sub	sp, #176	; 0xb0
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2288      	movs	r2, #136	; 0x88
 80008a2:	2100      	movs	r1, #0
 80008a4:	4618      	mov	r0, r3
 80008a6:	f005 fee9 	bl	800667c <memset>
  if(huart->Instance==USART2)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a21      	ldr	r2, [pc, #132]	; (8000934 <HAL_UART_MspInit+0xb0>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d13b      	bne.n	800092c <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008b4:	2302      	movs	r3, #2
 80008b6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008b8:	2300      	movs	r3, #0
 80008ba:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008bc:	f107 0314 	add.w	r3, r7, #20
 80008c0:	4618      	mov	r0, r3
 80008c2:	f001 fb11 	bl	8001ee8 <HAL_RCCEx_PeriphCLKConfig>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008cc:	f7ff ffac 	bl	8000828 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008d0:	4b19      	ldr	r3, [pc, #100]	; (8000938 <HAL_UART_MspInit+0xb4>)
 80008d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008d4:	4a18      	ldr	r2, [pc, #96]	; (8000938 <HAL_UART_MspInit+0xb4>)
 80008d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008da:	6593      	str	r3, [r2, #88]	; 0x58
 80008dc:	4b16      	ldr	r3, [pc, #88]	; (8000938 <HAL_UART_MspInit+0xb4>)
 80008de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008e4:	613b      	str	r3, [r7, #16]
 80008e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e8:	4b13      	ldr	r3, [pc, #76]	; (8000938 <HAL_UART_MspInit+0xb4>)
 80008ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ec:	4a12      	ldr	r2, [pc, #72]	; (8000938 <HAL_UART_MspInit+0xb4>)
 80008ee:	f043 0301 	orr.w	r3, r3, #1
 80008f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008f4:	4b10      	ldr	r3, [pc, #64]	; (8000938 <HAL_UART_MspInit+0xb4>)
 80008f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f8:	f003 0301 	and.w	r3, r3, #1
 80008fc:	60fb      	str	r3, [r7, #12]
 80008fe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000900:	230c      	movs	r3, #12
 8000902:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000912:	2303      	movs	r3, #3
 8000914:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000918:	2307      	movs	r3, #7
 800091a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000922:	4619      	mov	r1, r3
 8000924:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000928:	f000 fa80 	bl	8000e2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800092c:	bf00      	nop
 800092e:	37b0      	adds	r7, #176	; 0xb0
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	40004400 	.word	0x40004400
 8000938:	40021000 	.word	0x40021000

0800093c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b08c      	sub	sp, #48	; 0x30
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000944:	2300      	movs	r3, #0
 8000946:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800094c:	2200      	movs	r2, #0
 800094e:	6879      	ldr	r1, [r7, #4]
 8000950:	2036      	movs	r0, #54	; 0x36
 8000952:	f000 fa41 	bl	8000dd8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000956:	2036      	movs	r0, #54	; 0x36
 8000958:	f000 fa5a 	bl	8000e10 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800095c:	4b1e      	ldr	r3, [pc, #120]	; (80009d8 <HAL_InitTick+0x9c>)
 800095e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000960:	4a1d      	ldr	r2, [pc, #116]	; (80009d8 <HAL_InitTick+0x9c>)
 8000962:	f043 0310 	orr.w	r3, r3, #16
 8000966:	6593      	str	r3, [r2, #88]	; 0x58
 8000968:	4b1b      	ldr	r3, [pc, #108]	; (80009d8 <HAL_InitTick+0x9c>)
 800096a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800096c:	f003 0310 	and.w	r3, r3, #16
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000974:	f107 0210 	add.w	r2, r7, #16
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	4611      	mov	r1, r2
 800097e:	4618      	mov	r0, r3
 8000980:	f001 fa20 	bl	8001dc4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000984:	f001 f9f2 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8000988:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800098a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800098c:	4a13      	ldr	r2, [pc, #76]	; (80009dc <HAL_InitTick+0xa0>)
 800098e:	fba2 2303 	umull	r2, r3, r2, r3
 8000992:	0c9b      	lsrs	r3, r3, #18
 8000994:	3b01      	subs	r3, #1
 8000996:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <HAL_InitTick+0xa4>)
 800099a:	4a12      	ldr	r2, [pc, #72]	; (80009e4 <HAL_InitTick+0xa8>)
 800099c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800099e:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <HAL_InitTick+0xa4>)
 80009a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009a4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80009a6:	4a0e      	ldr	r2, [pc, #56]	; (80009e0 <HAL_InitTick+0xa4>)
 80009a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009aa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80009ac:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <HAL_InitTick+0xa4>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009b2:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <HAL_InitTick+0xa4>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80009b8:	4809      	ldr	r0, [pc, #36]	; (80009e0 <HAL_InitTick+0xa4>)
 80009ba:	f001 ff51 	bl	8002860 <HAL_TIM_Base_Init>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d104      	bne.n	80009ce <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80009c4:	4806      	ldr	r0, [pc, #24]	; (80009e0 <HAL_InitTick+0xa4>)
 80009c6:	f001 ffad 	bl	8002924 <HAL_TIM_Base_Start_IT>
 80009ca:	4603      	mov	r3, r0
 80009cc:	e000      	b.n	80009d0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80009ce:	2301      	movs	r3, #1
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3730      	adds	r7, #48	; 0x30
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40021000 	.word	0x40021000
 80009dc:	431bde83 	.word	0x431bde83
 80009e0:	20001a60 	.word	0x20001a60
 80009e4:	40001000 	.word	0x40001000

080009e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009ec:	e7fe      	b.n	80009ec <NMI_Handler+0x4>

080009ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ee:	b480      	push	{r7}
 80009f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f2:	e7fe      	b.n	80009f2 <HardFault_Handler+0x4>

080009f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009f8:	e7fe      	b.n	80009f8 <MemManage_Handler+0x4>

080009fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009fa:	b480      	push	{r7}
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009fe:	e7fe      	b.n	80009fe <BusFault_Handler+0x4>

08000a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a04:	e7fe      	b.n	8000a04 <UsageFault_Handler+0x4>

08000a06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a06:	b480      	push	{r7}
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a0a:	bf00      	nop
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000a18:	4802      	ldr	r0, [pc, #8]	; (8000a24 <TIM6_DAC_IRQHandler+0x10>)
 8000a1a:	f001 fff3 	bl	8002a04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20001a60 	.word	0x20001a60

08000a28 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a34:	2300      	movs	r3, #0
 8000a36:	617b      	str	r3, [r7, #20]
 8000a38:	e00a      	b.n	8000a50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a3a:	f3af 8000 	nop.w
 8000a3e:	4601      	mov	r1, r0
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	1c5a      	adds	r2, r3, #1
 8000a44:	60ba      	str	r2, [r7, #8]
 8000a46:	b2ca      	uxtb	r2, r1
 8000a48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	697a      	ldr	r2, [r7, #20]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	dbf0      	blt.n	8000a3a <_read+0x12>
	}

return len;
 8000a58:	687b      	ldr	r3, [r7, #4]
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3718      	adds	r7, #24
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	b086      	sub	sp, #24
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	60f8      	str	r0, [r7, #12]
 8000a6a:	60b9      	str	r1, [r7, #8]
 8000a6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
 8000a72:	e009      	b.n	8000a88 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	1c5a      	adds	r2, r3, #1
 8000a78:	60ba      	str	r2, [r7, #8]
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	3301      	adds	r3, #1
 8000a86:	617b      	str	r3, [r7, #20]
 8000a88:	697a      	ldr	r2, [r7, #20]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	dbf1      	blt.n	8000a74 <_write+0x12>
	}
	return len;
 8000a90:	687b      	ldr	r3, [r7, #4]
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3718      	adds	r7, #24
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <_close>:

int _close(int file)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	b083      	sub	sp, #12
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
	return -1;
 8000aa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b083      	sub	sp, #12
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
 8000aba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ac2:	605a      	str	r2, [r3, #4]
	return 0;
 8000ac4:	2300      	movs	r3, #0
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr

08000ad2 <_isatty>:

int _isatty(int file)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	b083      	sub	sp, #12
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	6078      	str	r0, [r7, #4]
	return 1;
 8000ada:	2301      	movs	r3, #1
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr

08000ae8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60f8      	str	r0, [r7, #12]
 8000af0:	60b9      	str	r1, [r7, #8]
 8000af2:	607a      	str	r2, [r7, #4]
	return 0;
 8000af4:	2300      	movs	r3, #0
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3714      	adds	r7, #20
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
	...

08000b04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b086      	sub	sp, #24
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b0c:	4a14      	ldr	r2, [pc, #80]	; (8000b60 <_sbrk+0x5c>)
 8000b0e:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <_sbrk+0x60>)
 8000b10:	1ad3      	subs	r3, r2, r3
 8000b12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b18:	4b13      	ldr	r3, [pc, #76]	; (8000b68 <_sbrk+0x64>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d102      	bne.n	8000b26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b20:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <_sbrk+0x64>)
 8000b22:	4a12      	ldr	r2, [pc, #72]	; (8000b6c <_sbrk+0x68>)
 8000b24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b26:	4b10      	ldr	r3, [pc, #64]	; (8000b68 <_sbrk+0x64>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	693a      	ldr	r2, [r7, #16]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d207      	bcs.n	8000b44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b34:	f005 fd6a 	bl	800660c <__errno>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	220c      	movs	r2, #12
 8000b3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b42:	e009      	b.n	8000b58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <_sbrk+0x64>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b4a:	4b07      	ldr	r3, [pc, #28]	; (8000b68 <_sbrk+0x64>)
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4413      	add	r3, r2
 8000b52:	4a05      	ldr	r2, [pc, #20]	; (8000b68 <_sbrk+0x64>)
 8000b54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b56:	68fb      	ldr	r3, [r7, #12]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3718      	adds	r7, #24
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20018000 	.word	0x20018000
 8000b64:	00000400 	.word	0x00000400
 8000b68:	20000090 	.word	0x20000090
 8000b6c:	20001b00 	.word	0x20001b00

08000b70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b74:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <SystemInit+0x20>)
 8000b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b7a:	4a05      	ldr	r2, [pc, #20]	; (8000b90 <SystemInit+0x20>)
 8000b7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	e000ed00 	.word	0xe000ed00

08000b94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bcc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b98:	f7ff ffea 	bl	8000b70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b9c:	480c      	ldr	r0, [pc, #48]	; (8000bd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b9e:	490d      	ldr	r1, [pc, #52]	; (8000bd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ba0:	4a0d      	ldr	r2, [pc, #52]	; (8000bd8 <LoopForever+0xe>)
  movs r3, #0
 8000ba2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba4:	e002      	b.n	8000bac <LoopCopyDataInit>

08000ba6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000baa:	3304      	adds	r3, #4

08000bac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb0:	d3f9      	bcc.n	8000ba6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bb2:	4a0a      	ldr	r2, [pc, #40]	; (8000bdc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bb4:	4c0a      	ldr	r4, [pc, #40]	; (8000be0 <LoopForever+0x16>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb8:	e001      	b.n	8000bbe <LoopFillZerobss>

08000bba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bbc:	3204      	adds	r2, #4

08000bbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc0:	d3fb      	bcc.n	8000bba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bc2:	f005 fd29 	bl	8006618 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bc6:	f7ff fccf 	bl	8000568 <main>

08000bca <LoopForever>:

LoopForever:
    b LoopForever
 8000bca:	e7fe      	b.n	8000bca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bcc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000bd8:	080076e0 	.word	0x080076e0
  ldr r2, =_sbss
 8000bdc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000be0:	20001b00 	.word	0x20001b00

08000be4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000be4:	e7fe      	b.n	8000be4 <ADC1_2_IRQHandler>
	...

08000be8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf2:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <HAL_Init+0x3c>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a0b      	ldr	r2, [pc, #44]	; (8000c24 <HAL_Init+0x3c>)
 8000bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bfc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bfe:	2003      	movs	r0, #3
 8000c00:	f000 f8df 	bl	8000dc2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c04:	200f      	movs	r0, #15
 8000c06:	f7ff fe99 	bl	800093c <HAL_InitTick>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d002      	beq.n	8000c16 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c10:	2301      	movs	r3, #1
 8000c12:	71fb      	strb	r3, [r7, #7]
 8000c14:	e001      	b.n	8000c1a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c16:	f7ff fe0d 	bl	8000834 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40022000 	.word	0x40022000

08000c28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	; (8000c48 <HAL_IncTick+0x20>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	461a      	mov	r2, r3
 8000c32:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <HAL_IncTick+0x24>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4413      	add	r3, r2
 8000c38:	4a04      	ldr	r2, [pc, #16]	; (8000c4c <HAL_IncTick+0x24>)
 8000c3a:	6013      	str	r3, [r2, #0]
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	20000008 	.word	0x20000008
 8000c4c:	20001aac 	.word	0x20001aac

08000c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  return uwTick;
 8000c54:	4b03      	ldr	r3, [pc, #12]	; (8000c64 <HAL_GetTick+0x14>)
 8000c56:	681b      	ldr	r3, [r3, #0]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	20001aac 	.word	0x20001aac

08000c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c78:	4b0c      	ldr	r3, [pc, #48]	; (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c84:	4013      	ands	r3, r2
 8000c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c9a:	4a04      	ldr	r2, [pc, #16]	; (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	60d3      	str	r3, [r2, #12]
}
 8000ca0:	bf00      	nop
 8000ca2:	3714      	adds	r7, #20
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cb4:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	0a1b      	lsrs	r3, r3, #8
 8000cba:	f003 0307 	and.w	r3, r3, #7
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	db0b      	blt.n	8000cf6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	f003 021f 	and.w	r2, r3, #31
 8000ce4:	4907      	ldr	r1, [pc, #28]	; (8000d04 <__NVIC_EnableIRQ+0x38>)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	095b      	lsrs	r3, r3, #5
 8000cec:	2001      	movs	r0, #1
 8000cee:	fa00 f202 	lsl.w	r2, r0, r2
 8000cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	e000e100 	.word	0xe000e100

08000d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	6039      	str	r1, [r7, #0]
 8000d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	db0a      	blt.n	8000d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	490c      	ldr	r1, [pc, #48]	; (8000d54 <__NVIC_SetPriority+0x4c>)
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	0112      	lsls	r2, r2, #4
 8000d28:	b2d2      	uxtb	r2, r2
 8000d2a:	440b      	add	r3, r1
 8000d2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d30:	e00a      	b.n	8000d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4908      	ldr	r1, [pc, #32]	; (8000d58 <__NVIC_SetPriority+0x50>)
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	f003 030f 	and.w	r3, r3, #15
 8000d3e:	3b04      	subs	r3, #4
 8000d40:	0112      	lsls	r2, r2, #4
 8000d42:	b2d2      	uxtb	r2, r2
 8000d44:	440b      	add	r3, r1
 8000d46:	761a      	strb	r2, [r3, #24]
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000e100 	.word	0xe000e100
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b089      	sub	sp, #36	; 0x24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	f003 0307 	and.w	r3, r3, #7
 8000d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	f1c3 0307 	rsb	r3, r3, #7
 8000d76:	2b04      	cmp	r3, #4
 8000d78:	bf28      	it	cs
 8000d7a:	2304      	movcs	r3, #4
 8000d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3304      	adds	r3, #4
 8000d82:	2b06      	cmp	r3, #6
 8000d84:	d902      	bls.n	8000d8c <NVIC_EncodePriority+0x30>
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3b03      	subs	r3, #3
 8000d8a:	e000      	b.n	8000d8e <NVIC_EncodePriority+0x32>
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	f04f 32ff 	mov.w	r2, #4294967295
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	43da      	mvns	r2, r3
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	401a      	ands	r2, r3
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000da4:	f04f 31ff 	mov.w	r1, #4294967295
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dae:	43d9      	mvns	r1, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db4:	4313      	orrs	r3, r2
         );
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3724      	adds	r7, #36	; 0x24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	b082      	sub	sp, #8
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff ff4c 	bl	8000c68 <__NVIC_SetPriorityGrouping>
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
 8000de4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dea:	f7ff ff61 	bl	8000cb0 <__NVIC_GetPriorityGrouping>
 8000dee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000df0:	687a      	ldr	r2, [r7, #4]
 8000df2:	68b9      	ldr	r1, [r7, #8]
 8000df4:	6978      	ldr	r0, [r7, #20]
 8000df6:	f7ff ffb1 	bl	8000d5c <NVIC_EncodePriority>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e00:	4611      	mov	r1, r2
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff ff80 	bl	8000d08 <__NVIC_SetPriority>
}
 8000e08:	bf00      	nop
 8000e0a:	3718      	adds	r7, #24
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff ff54 	bl	8000ccc <__NVIC_EnableIRQ>
}
 8000e24:	bf00      	nop
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b087      	sub	sp, #28
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e36:	2300      	movs	r3, #0
 8000e38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e3a:	e17f      	b.n	800113c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	2101      	movs	r1, #1
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	fa01 f303 	lsl.w	r3, r1, r3
 8000e48:	4013      	ands	r3, r2
 8000e4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f000 8171 	beq.w	8001136 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f003 0303 	and.w	r3, r3, #3
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d005      	beq.n	8000e6c <HAL_GPIO_Init+0x40>
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f003 0303 	and.w	r3, r3, #3
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d130      	bne.n	8000ece <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	2203      	movs	r2, #3
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	68da      	ldr	r2, [r3, #12]
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	4013      	ands	r3, r2
 8000eb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	091b      	lsrs	r3, r3, #4
 8000eb8:	f003 0201 	and.w	r2, r3, #1
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f003 0303 	and.w	r3, r3, #3
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d118      	bne.n	8000f0c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ede:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	4013      	ands	r3, r2
 8000eee:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	08db      	lsrs	r3, r3, #3
 8000ef6:	f003 0201 	and.w	r2, r3, #1
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	693a      	ldr	r2, [r7, #16]
 8000f0a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f003 0303 	and.w	r3, r3, #3
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d017      	beq.n	8000f48 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	2203      	movs	r2, #3
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	689a      	ldr	r2, [r3, #8]
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d123      	bne.n	8000f9c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	08da      	lsrs	r2, r3, #3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3208      	adds	r2, #8
 8000f5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f60:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	f003 0307 	and.w	r3, r3, #7
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	220f      	movs	r2, #15
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	43db      	mvns	r3, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	691a      	ldr	r2, [r3, #16]
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	f003 0307 	and.w	r3, r3, #7
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	08da      	lsrs	r2, r3, #3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3208      	adds	r2, #8
 8000f96:	6939      	ldr	r1, [r7, #16]
 8000f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	2203      	movs	r2, #3
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f003 0203 	and.w	r2, r3, #3
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	693a      	ldr	r2, [r7, #16]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	f000 80ac 	beq.w	8001136 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fde:	4b5f      	ldr	r3, [pc, #380]	; (800115c <HAL_GPIO_Init+0x330>)
 8000fe0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fe2:	4a5e      	ldr	r2, [pc, #376]	; (800115c <HAL_GPIO_Init+0x330>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	6613      	str	r3, [r2, #96]	; 0x60
 8000fea:	4b5c      	ldr	r3, [pc, #368]	; (800115c <HAL_GPIO_Init+0x330>)
 8000fec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ff6:	4a5a      	ldr	r2, [pc, #360]	; (8001160 <HAL_GPIO_Init+0x334>)
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	089b      	lsrs	r3, r3, #2
 8000ffc:	3302      	adds	r3, #2
 8000ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001002:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	f003 0303 	and.w	r3, r3, #3
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	220f      	movs	r2, #15
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	43db      	mvns	r3, r3
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	4013      	ands	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001020:	d025      	beq.n	800106e <HAL_GPIO_Init+0x242>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a4f      	ldr	r2, [pc, #316]	; (8001164 <HAL_GPIO_Init+0x338>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d01f      	beq.n	800106a <HAL_GPIO_Init+0x23e>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a4e      	ldr	r2, [pc, #312]	; (8001168 <HAL_GPIO_Init+0x33c>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d019      	beq.n	8001066 <HAL_GPIO_Init+0x23a>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a4d      	ldr	r2, [pc, #308]	; (800116c <HAL_GPIO_Init+0x340>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d013      	beq.n	8001062 <HAL_GPIO_Init+0x236>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a4c      	ldr	r2, [pc, #304]	; (8001170 <HAL_GPIO_Init+0x344>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d00d      	beq.n	800105e <HAL_GPIO_Init+0x232>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4a4b      	ldr	r2, [pc, #300]	; (8001174 <HAL_GPIO_Init+0x348>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d007      	beq.n	800105a <HAL_GPIO_Init+0x22e>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a4a      	ldr	r2, [pc, #296]	; (8001178 <HAL_GPIO_Init+0x34c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d101      	bne.n	8001056 <HAL_GPIO_Init+0x22a>
 8001052:	2306      	movs	r3, #6
 8001054:	e00c      	b.n	8001070 <HAL_GPIO_Init+0x244>
 8001056:	2307      	movs	r3, #7
 8001058:	e00a      	b.n	8001070 <HAL_GPIO_Init+0x244>
 800105a:	2305      	movs	r3, #5
 800105c:	e008      	b.n	8001070 <HAL_GPIO_Init+0x244>
 800105e:	2304      	movs	r3, #4
 8001060:	e006      	b.n	8001070 <HAL_GPIO_Init+0x244>
 8001062:	2303      	movs	r3, #3
 8001064:	e004      	b.n	8001070 <HAL_GPIO_Init+0x244>
 8001066:	2302      	movs	r3, #2
 8001068:	e002      	b.n	8001070 <HAL_GPIO_Init+0x244>
 800106a:	2301      	movs	r3, #1
 800106c:	e000      	b.n	8001070 <HAL_GPIO_Init+0x244>
 800106e:	2300      	movs	r3, #0
 8001070:	697a      	ldr	r2, [r7, #20]
 8001072:	f002 0203 	and.w	r2, r2, #3
 8001076:	0092      	lsls	r2, r2, #2
 8001078:	4093      	lsls	r3, r2
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001080:	4937      	ldr	r1, [pc, #220]	; (8001160 <HAL_GPIO_Init+0x334>)
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	089b      	lsrs	r3, r3, #2
 8001086:	3302      	adds	r3, #2
 8001088:	693a      	ldr	r2, [r7, #16]
 800108a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800108e:	4b3b      	ldr	r3, [pc, #236]	; (800117c <HAL_GPIO_Init+0x350>)
 8001090:	689b      	ldr	r3, [r3, #8]
 8001092:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	43db      	mvns	r3, r3
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010b2:	4a32      	ldr	r2, [pc, #200]	; (800117c <HAL_GPIO_Init+0x350>)
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80010b8:	4b30      	ldr	r3, [pc, #192]	; (800117c <HAL_GPIO_Init+0x350>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	43db      	mvns	r3, r3
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	4013      	ands	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d003      	beq.n	80010dc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	4313      	orrs	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010dc:	4a27      	ldr	r2, [pc, #156]	; (800117c <HAL_GPIO_Init+0x350>)
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80010e2:	4b26      	ldr	r3, [pc, #152]	; (800117c <HAL_GPIO_Init+0x350>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	43db      	mvns	r3, r3
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	4013      	ands	r3, r2
 80010f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4313      	orrs	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001106:	4a1d      	ldr	r2, [pc, #116]	; (800117c <HAL_GPIO_Init+0x350>)
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800110c:	4b1b      	ldr	r3, [pc, #108]	; (800117c <HAL_GPIO_Init+0x350>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	43db      	mvns	r3, r3
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4013      	ands	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001124:	2b00      	cmp	r3, #0
 8001126:	d003      	beq.n	8001130 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	4313      	orrs	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001130:	4a12      	ldr	r2, [pc, #72]	; (800117c <HAL_GPIO_Init+0x350>)
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	3301      	adds	r3, #1
 800113a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	fa22 f303 	lsr.w	r3, r2, r3
 8001146:	2b00      	cmp	r3, #0
 8001148:	f47f ae78 	bne.w	8000e3c <HAL_GPIO_Init+0x10>
  }
}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	371c      	adds	r7, #28
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	40021000 	.word	0x40021000
 8001160:	40010000 	.word	0x40010000
 8001164:	48000400 	.word	0x48000400
 8001168:	48000800 	.word	0x48000800
 800116c:	48000c00 	.word	0x48000c00
 8001170:	48001000 	.word	0x48001000
 8001174:	48001400 	.word	0x48001400
 8001178:	48001800 	.word	0x48001800
 800117c:	40010400 	.word	0x40010400

08001180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	460b      	mov	r3, r1
 800118a:	807b      	strh	r3, [r7, #2]
 800118c:	4613      	mov	r3, r2
 800118e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001190:	787b      	ldrb	r3, [r7, #1]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d003      	beq.n	800119e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001196:	887a      	ldrh	r2, [r7, #2]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800119c:	e002      	b.n	80011a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800119e:	887a      	ldrh	r2, [r7, #2]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011a4:	bf00      	nop
 80011a6:	370c      	adds	r7, #12
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	460b      	mov	r3, r1
 80011ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80011c2:	887a      	ldrh	r2, [r7, #2]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	4013      	ands	r3, r2
 80011c8:	041a      	lsls	r2, r3, #16
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	43d9      	mvns	r1, r3
 80011ce:	887b      	ldrh	r3, [r7, #2]
 80011d0:	400b      	ands	r3, r1
 80011d2:	431a      	orrs	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	619a      	str	r2, [r3, #24]
}
 80011d8:	bf00      	nop
 80011da:	3714      	adds	r7, #20
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011e8:	4b04      	ldr	r3, [pc, #16]	; (80011fc <HAL_PWREx_GetVoltageRange+0x18>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40007000 	.word	0x40007000

08001200 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800120e:	d130      	bne.n	8001272 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001210:	4b23      	ldr	r3, [pc, #140]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001218:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800121c:	d038      	beq.n	8001290 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800121e:	4b20      	ldr	r3, [pc, #128]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001226:	4a1e      	ldr	r2, [pc, #120]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001228:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800122c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800122e:	4b1d      	ldr	r3, [pc, #116]	; (80012a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2232      	movs	r2, #50	; 0x32
 8001234:	fb02 f303 	mul.w	r3, r2, r3
 8001238:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800123a:	fba2 2303 	umull	r2, r3, r2, r3
 800123e:	0c9b      	lsrs	r3, r3, #18
 8001240:	3301      	adds	r3, #1
 8001242:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001244:	e002      	b.n	800124c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	3b01      	subs	r3, #1
 800124a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800124c:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001254:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001258:	d102      	bne.n	8001260 <HAL_PWREx_ControlVoltageScaling+0x60>
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1f2      	bne.n	8001246 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001260:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001262:	695b      	ldr	r3, [r3, #20]
 8001264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001268:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800126c:	d110      	bne.n	8001290 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e00f      	b.n	8001292 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001272:	4b0b      	ldr	r3, [pc, #44]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800127a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800127e:	d007      	beq.n	8001290 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001280:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001288:	4a05      	ldr	r2, [pc, #20]	; (80012a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800128a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800128e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40007000 	.word	0x40007000
 80012a4:	20000000 	.word	0x20000000
 80012a8:	431bde83 	.word	0x431bde83

080012ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e3d4      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012be:	4ba1      	ldr	r3, [pc, #644]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f003 030c 	and.w	r3, r3, #12
 80012c6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012c8:	4b9e      	ldr	r3, [pc, #632]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	f003 0303 	and.w	r3, r3, #3
 80012d0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 0310 	and.w	r3, r3, #16
 80012da:	2b00      	cmp	r3, #0
 80012dc:	f000 80e4 	beq.w	80014a8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d007      	beq.n	80012f6 <HAL_RCC_OscConfig+0x4a>
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	2b0c      	cmp	r3, #12
 80012ea:	f040 808b 	bne.w	8001404 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	f040 8087 	bne.w	8001404 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012f6:	4b93      	ldr	r3, [pc, #588]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d005      	beq.n	800130e <HAL_RCC_OscConfig+0x62>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	699b      	ldr	r3, [r3, #24]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e3ac      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6a1a      	ldr	r2, [r3, #32]
 8001312:	4b8c      	ldr	r3, [pc, #560]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0308 	and.w	r3, r3, #8
 800131a:	2b00      	cmp	r3, #0
 800131c:	d004      	beq.n	8001328 <HAL_RCC_OscConfig+0x7c>
 800131e:	4b89      	ldr	r3, [pc, #548]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001326:	e005      	b.n	8001334 <HAL_RCC_OscConfig+0x88>
 8001328:	4b86      	ldr	r3, [pc, #536]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800132a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800132e:	091b      	lsrs	r3, r3, #4
 8001330:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001334:	4293      	cmp	r3, r2
 8001336:	d223      	bcs.n	8001380 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6a1b      	ldr	r3, [r3, #32]
 800133c:	4618      	mov	r0, r3
 800133e:	f000 fd73 	bl	8001e28 <RCC_SetFlashLatencyFromMSIRange>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e38d      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800134c:	4b7d      	ldr	r3, [pc, #500]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a7c      	ldr	r2, [pc, #496]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001352:	f043 0308 	orr.w	r3, r3, #8
 8001356:	6013      	str	r3, [r2, #0]
 8001358:	4b7a      	ldr	r3, [pc, #488]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a1b      	ldr	r3, [r3, #32]
 8001364:	4977      	ldr	r1, [pc, #476]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001366:	4313      	orrs	r3, r2
 8001368:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800136a:	4b76      	ldr	r3, [pc, #472]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	69db      	ldr	r3, [r3, #28]
 8001376:	021b      	lsls	r3, r3, #8
 8001378:	4972      	ldr	r1, [pc, #456]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800137a:	4313      	orrs	r3, r2
 800137c:	604b      	str	r3, [r1, #4]
 800137e:	e025      	b.n	80013cc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001380:	4b70      	ldr	r3, [pc, #448]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a6f      	ldr	r2, [pc, #444]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001386:	f043 0308 	orr.w	r3, r3, #8
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	4b6d      	ldr	r3, [pc, #436]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a1b      	ldr	r3, [r3, #32]
 8001398:	496a      	ldr	r1, [pc, #424]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800139a:	4313      	orrs	r3, r2
 800139c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800139e:	4b69      	ldr	r3, [pc, #420]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	021b      	lsls	r3, r3, #8
 80013ac:	4965      	ldr	r1, [pc, #404]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 80013ae:	4313      	orrs	r3, r2
 80013b0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d109      	bne.n	80013cc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6a1b      	ldr	r3, [r3, #32]
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 fd33 	bl	8001e28 <RCC_SetFlashLatencyFromMSIRange>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e34d      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013cc:	f000 fc36 	bl	8001c3c <HAL_RCC_GetSysClockFreq>
 80013d0:	4602      	mov	r2, r0
 80013d2:	4b5c      	ldr	r3, [pc, #368]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	091b      	lsrs	r3, r3, #4
 80013d8:	f003 030f 	and.w	r3, r3, #15
 80013dc:	495a      	ldr	r1, [pc, #360]	; (8001548 <HAL_RCC_OscConfig+0x29c>)
 80013de:	5ccb      	ldrb	r3, [r1, r3]
 80013e0:	f003 031f 	and.w	r3, r3, #31
 80013e4:	fa22 f303 	lsr.w	r3, r2, r3
 80013e8:	4a58      	ldr	r2, [pc, #352]	; (800154c <HAL_RCC_OscConfig+0x2a0>)
 80013ea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80013ec:	4b58      	ldr	r3, [pc, #352]	; (8001550 <HAL_RCC_OscConfig+0x2a4>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff faa3 	bl	800093c <HAL_InitTick>
 80013f6:	4603      	mov	r3, r0
 80013f8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80013fa:	7bfb      	ldrb	r3, [r7, #15]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d052      	beq.n	80014a6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	e331      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d032      	beq.n	8001472 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800140c:	4b4d      	ldr	r3, [pc, #308]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a4c      	ldr	r2, [pc, #304]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001418:	f7ff fc1a 	bl	8000c50 <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800141e:	e008      	b.n	8001432 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001420:	f7ff fc16 	bl	8000c50 <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b02      	cmp	r3, #2
 800142c:	d901      	bls.n	8001432 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e31a      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001432:	4b44      	ldr	r3, [pc, #272]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	2b00      	cmp	r3, #0
 800143c:	d0f0      	beq.n	8001420 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800143e:	4b41      	ldr	r3, [pc, #260]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a40      	ldr	r2, [pc, #256]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001444:	f043 0308 	orr.w	r3, r3, #8
 8001448:	6013      	str	r3, [r2, #0]
 800144a:	4b3e      	ldr	r3, [pc, #248]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6a1b      	ldr	r3, [r3, #32]
 8001456:	493b      	ldr	r1, [pc, #236]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001458:	4313      	orrs	r3, r2
 800145a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800145c:	4b39      	ldr	r3, [pc, #228]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	69db      	ldr	r3, [r3, #28]
 8001468:	021b      	lsls	r3, r3, #8
 800146a:	4936      	ldr	r1, [pc, #216]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800146c:	4313      	orrs	r3, r2
 800146e:	604b      	str	r3, [r1, #4]
 8001470:	e01a      	b.n	80014a8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001472:	4b34      	ldr	r3, [pc, #208]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a33      	ldr	r2, [pc, #204]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001478:	f023 0301 	bic.w	r3, r3, #1
 800147c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800147e:	f7ff fbe7 	bl	8000c50 <HAL_GetTick>
 8001482:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001484:	e008      	b.n	8001498 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001486:	f7ff fbe3 	bl	8000c50 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d901      	bls.n	8001498 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e2e7      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001498:	4b2a      	ldr	r3, [pc, #168]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1f0      	bne.n	8001486 <HAL_RCC_OscConfig+0x1da>
 80014a4:	e000      	b.n	80014a8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014a6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0301 	and.w	r3, r3, #1
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d074      	beq.n	800159e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	2b08      	cmp	r3, #8
 80014b8:	d005      	beq.n	80014c6 <HAL_RCC_OscConfig+0x21a>
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	2b0c      	cmp	r3, #12
 80014be:	d10e      	bne.n	80014de <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d10b      	bne.n	80014de <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c6:	4b1f      	ldr	r3, [pc, #124]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d064      	beq.n	800159c <HAL_RCC_OscConfig+0x2f0>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d160      	bne.n	800159c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e2c4      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014e6:	d106      	bne.n	80014f6 <HAL_RCC_OscConfig+0x24a>
 80014e8:	4b16      	ldr	r3, [pc, #88]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a15      	ldr	r2, [pc, #84]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 80014ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	e01d      	b.n	8001532 <HAL_RCC_OscConfig+0x286>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014fe:	d10c      	bne.n	800151a <HAL_RCC_OscConfig+0x26e>
 8001500:	4b10      	ldr	r3, [pc, #64]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a0f      	ldr	r2, [pc, #60]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001506:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	4b0d      	ldr	r3, [pc, #52]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a0c      	ldr	r2, [pc, #48]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001512:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001516:	6013      	str	r3, [r2, #0]
 8001518:	e00b      	b.n	8001532 <HAL_RCC_OscConfig+0x286>
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a09      	ldr	r2, [pc, #36]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001520:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	4b07      	ldr	r3, [pc, #28]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a06      	ldr	r2, [pc, #24]	; (8001544 <HAL_RCC_OscConfig+0x298>)
 800152c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001530:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d01c      	beq.n	8001574 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800153a:	f7ff fb89 	bl	8000c50 <HAL_GetTick>
 800153e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001540:	e011      	b.n	8001566 <HAL_RCC_OscConfig+0x2ba>
 8001542:	bf00      	nop
 8001544:	40021000 	.word	0x40021000
 8001548:	080075f0 	.word	0x080075f0
 800154c:	20000000 	.word	0x20000000
 8001550:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001554:	f7ff fb7c 	bl	8000c50 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b64      	cmp	r3, #100	; 0x64
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e280      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001566:	4baf      	ldr	r3, [pc, #700]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0f0      	beq.n	8001554 <HAL_RCC_OscConfig+0x2a8>
 8001572:	e014      	b.n	800159e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001574:	f7ff fb6c 	bl	8000c50 <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800157c:	f7ff fb68 	bl	8000c50 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b64      	cmp	r3, #100	; 0x64
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e26c      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800158e:	4ba5      	ldr	r3, [pc, #660]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d1f0      	bne.n	800157c <HAL_RCC_OscConfig+0x2d0>
 800159a:	e000      	b.n	800159e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800159c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d060      	beq.n	800166c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d005      	beq.n	80015bc <HAL_RCC_OscConfig+0x310>
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	2b0c      	cmp	r3, #12
 80015b4:	d119      	bne.n	80015ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d116      	bne.n	80015ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015bc:	4b99      	ldr	r3, [pc, #612]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d005      	beq.n	80015d4 <HAL_RCC_OscConfig+0x328>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e249      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d4:	4b93      	ldr	r3, [pc, #588]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	691b      	ldr	r3, [r3, #16]
 80015e0:	061b      	lsls	r3, r3, #24
 80015e2:	4990      	ldr	r1, [pc, #576]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80015e4:	4313      	orrs	r3, r2
 80015e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015e8:	e040      	b.n	800166c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d023      	beq.n	800163a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f2:	4b8c      	ldr	r3, [pc, #560]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a8b      	ldr	r2, [pc, #556]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80015f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fe:	f7ff fb27 	bl	8000c50 <HAL_GetTick>
 8001602:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001604:	e008      	b.n	8001618 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001606:	f7ff fb23 	bl	8000c50 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	2b02      	cmp	r3, #2
 8001612:	d901      	bls.n	8001618 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001614:	2303      	movs	r3, #3
 8001616:	e227      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001618:	4b82      	ldr	r3, [pc, #520]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0f0      	beq.n	8001606 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001624:	4b7f      	ldr	r3, [pc, #508]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	691b      	ldr	r3, [r3, #16]
 8001630:	061b      	lsls	r3, r3, #24
 8001632:	497c      	ldr	r1, [pc, #496]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001634:	4313      	orrs	r3, r2
 8001636:	604b      	str	r3, [r1, #4]
 8001638:	e018      	b.n	800166c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800163a:	4b7a      	ldr	r3, [pc, #488]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a79      	ldr	r2, [pc, #484]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001644:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001646:	f7ff fb03 	bl	8000c50 <HAL_GetTick>
 800164a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800164c:	e008      	b.n	8001660 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800164e:	f7ff faff 	bl	8000c50 <HAL_GetTick>
 8001652:	4602      	mov	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d901      	bls.n	8001660 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800165c:	2303      	movs	r3, #3
 800165e:	e203      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001660:	4b70      	ldr	r3, [pc, #448]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001668:	2b00      	cmp	r3, #0
 800166a:	d1f0      	bne.n	800164e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0308 	and.w	r3, r3, #8
 8001674:	2b00      	cmp	r3, #0
 8001676:	d03c      	beq.n	80016f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	695b      	ldr	r3, [r3, #20]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d01c      	beq.n	80016ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001680:	4b68      	ldr	r3, [pc, #416]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001682:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001686:	4a67      	ldr	r2, [pc, #412]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001690:	f7ff fade 	bl	8000c50 <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001698:	f7ff fada 	bl	8000c50 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e1de      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016aa:	4b5e      	ldr	r3, [pc, #376]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80016ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016b0:	f003 0302 	and.w	r3, r3, #2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d0ef      	beq.n	8001698 <HAL_RCC_OscConfig+0x3ec>
 80016b8:	e01b      	b.n	80016f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016ba:	4b5a      	ldr	r3, [pc, #360]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80016bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016c0:	4a58      	ldr	r2, [pc, #352]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80016c2:	f023 0301 	bic.w	r3, r3, #1
 80016c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ca:	f7ff fac1 	bl	8000c50 <HAL_GetTick>
 80016ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016d0:	e008      	b.n	80016e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d2:	f7ff fabd 	bl	8000c50 <HAL_GetTick>
 80016d6:	4602      	mov	r2, r0
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e1c1      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016e4:	4b4f      	ldr	r3, [pc, #316]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80016e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1ef      	bne.n	80016d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0304 	and.w	r3, r3, #4
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f000 80a6 	beq.w	800184c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001700:	2300      	movs	r3, #0
 8001702:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001704:	4b47      	ldr	r3, [pc, #284]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d10d      	bne.n	800172c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001710:	4b44      	ldr	r3, [pc, #272]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001714:	4a43      	ldr	r2, [pc, #268]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001716:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800171a:	6593      	str	r3, [r2, #88]	; 0x58
 800171c:	4b41      	ldr	r3, [pc, #260]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 800171e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001728:	2301      	movs	r3, #1
 800172a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800172c:	4b3e      	ldr	r3, [pc, #248]	; (8001828 <HAL_RCC_OscConfig+0x57c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001734:	2b00      	cmp	r3, #0
 8001736:	d118      	bne.n	800176a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001738:	4b3b      	ldr	r3, [pc, #236]	; (8001828 <HAL_RCC_OscConfig+0x57c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a3a      	ldr	r2, [pc, #232]	; (8001828 <HAL_RCC_OscConfig+0x57c>)
 800173e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001742:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001744:	f7ff fa84 	bl	8000c50 <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800174a:	e008      	b.n	800175e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800174c:	f7ff fa80 	bl	8000c50 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e184      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800175e:	4b32      	ldr	r3, [pc, #200]	; (8001828 <HAL_RCC_OscConfig+0x57c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001766:	2b00      	cmp	r3, #0
 8001768:	d0f0      	beq.n	800174c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d108      	bne.n	8001784 <HAL_RCC_OscConfig+0x4d8>
 8001772:	4b2c      	ldr	r3, [pc, #176]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001774:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001778:	4a2a      	ldr	r2, [pc, #168]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 800177a:	f043 0301 	orr.w	r3, r3, #1
 800177e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001782:	e024      	b.n	80017ce <HAL_RCC_OscConfig+0x522>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	2b05      	cmp	r3, #5
 800178a:	d110      	bne.n	80017ae <HAL_RCC_OscConfig+0x502>
 800178c:	4b25      	ldr	r3, [pc, #148]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 800178e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001792:	4a24      	ldr	r2, [pc, #144]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 8001794:	f043 0304 	orr.w	r3, r3, #4
 8001798:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800179c:	4b21      	ldr	r3, [pc, #132]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 800179e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017a2:	4a20      	ldr	r2, [pc, #128]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017ac:	e00f      	b.n	80017ce <HAL_RCC_OscConfig+0x522>
 80017ae:	4b1d      	ldr	r3, [pc, #116]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80017b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017b4:	4a1b      	ldr	r2, [pc, #108]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80017b6:	f023 0301 	bic.w	r3, r3, #1
 80017ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017be:	4b19      	ldr	r3, [pc, #100]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80017c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017c4:	4a17      	ldr	r2, [pc, #92]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80017c6:	f023 0304 	bic.w	r3, r3, #4
 80017ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d016      	beq.n	8001804 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017d6:	f7ff fa3b 	bl	8000c50 <HAL_GetTick>
 80017da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017dc:	e00a      	b.n	80017f4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017de:	f7ff fa37 	bl	8000c50 <HAL_GetTick>
 80017e2:	4602      	mov	r2, r0
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e139      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017f4:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <HAL_RCC_OscConfig+0x578>)
 80017f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d0ed      	beq.n	80017de <HAL_RCC_OscConfig+0x532>
 8001802:	e01a      	b.n	800183a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001804:	f7ff fa24 	bl	8000c50 <HAL_GetTick>
 8001808:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800180a:	e00f      	b.n	800182c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180c:	f7ff fa20 	bl	8000c50 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	f241 3288 	movw	r2, #5000	; 0x1388
 800181a:	4293      	cmp	r3, r2
 800181c:	d906      	bls.n	800182c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e122      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
 8001822:	bf00      	nop
 8001824:	40021000 	.word	0x40021000
 8001828:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800182c:	4b90      	ldr	r3, [pc, #576]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 800182e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1e8      	bne.n	800180c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800183a:	7ffb      	ldrb	r3, [r7, #31]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d105      	bne.n	800184c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001840:	4b8b      	ldr	r3, [pc, #556]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001844:	4a8a      	ldr	r2, [pc, #552]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001846:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800184a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001850:	2b00      	cmp	r3, #0
 8001852:	f000 8108 	beq.w	8001a66 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185a:	2b02      	cmp	r3, #2
 800185c:	f040 80d0 	bne.w	8001a00 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001860:	4b83      	ldr	r3, [pc, #524]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	f003 0203 	and.w	r2, r3, #3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001870:	429a      	cmp	r2, r3
 8001872:	d130      	bne.n	80018d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	3b01      	subs	r3, #1
 8001880:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001882:	429a      	cmp	r2, r3
 8001884:	d127      	bne.n	80018d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001890:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001892:	429a      	cmp	r2, r3
 8001894:	d11f      	bne.n	80018d6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80018a0:	2a07      	cmp	r2, #7
 80018a2:	bf14      	ite	ne
 80018a4:	2201      	movne	r2, #1
 80018a6:	2200      	moveq	r2, #0
 80018a8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d113      	bne.n	80018d6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018b8:	085b      	lsrs	r3, r3, #1
 80018ba:	3b01      	subs	r3, #1
 80018bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018be:	429a      	cmp	r2, r3
 80018c0:	d109      	bne.n	80018d6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018cc:	085b      	lsrs	r3, r3, #1
 80018ce:	3b01      	subs	r3, #1
 80018d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d06e      	beq.n	80019b4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	2b0c      	cmp	r3, #12
 80018da:	d069      	beq.n	80019b0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80018dc:	4b64      	ldr	r3, [pc, #400]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d105      	bne.n	80018f4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80018e8:	4b61      	ldr	r3, [pc, #388]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e0b7      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80018f8:	4b5d      	ldr	r3, [pc, #372]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a5c      	ldr	r2, [pc, #368]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80018fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001902:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001904:	f7ff f9a4 	bl	8000c50 <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800190c:	f7ff f9a0 	bl	8000c50 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e0a4      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800191e:	4b54      	ldr	r3, [pc, #336]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800192a:	4b51      	ldr	r3, [pc, #324]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 800192c:	68da      	ldr	r2, [r3, #12]
 800192e:	4b51      	ldr	r3, [pc, #324]	; (8001a74 <HAL_RCC_OscConfig+0x7c8>)
 8001930:	4013      	ands	r3, r2
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800193a:	3a01      	subs	r2, #1
 800193c:	0112      	lsls	r2, r2, #4
 800193e:	4311      	orrs	r1, r2
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001944:	0212      	lsls	r2, r2, #8
 8001946:	4311      	orrs	r1, r2
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800194c:	0852      	lsrs	r2, r2, #1
 800194e:	3a01      	subs	r2, #1
 8001950:	0552      	lsls	r2, r2, #21
 8001952:	4311      	orrs	r1, r2
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001958:	0852      	lsrs	r2, r2, #1
 800195a:	3a01      	subs	r2, #1
 800195c:	0652      	lsls	r2, r2, #25
 800195e:	4311      	orrs	r1, r2
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001964:	0912      	lsrs	r2, r2, #4
 8001966:	0452      	lsls	r2, r2, #17
 8001968:	430a      	orrs	r2, r1
 800196a:	4941      	ldr	r1, [pc, #260]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 800196c:	4313      	orrs	r3, r2
 800196e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001970:	4b3f      	ldr	r3, [pc, #252]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a3e      	ldr	r2, [pc, #248]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001976:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800197a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800197c:	4b3c      	ldr	r3, [pc, #240]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	4a3b      	ldr	r2, [pc, #236]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001982:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001986:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001988:	f7ff f962 	bl	8000c50 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001990:	f7ff f95e 	bl	8000c50 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b02      	cmp	r3, #2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e062      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019a2:	4b33      	ldr	r3, [pc, #204]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0f0      	beq.n	8001990 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019ae:	e05a      	b.n	8001a66 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e059      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019b4:	4b2e      	ldr	r3, [pc, #184]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d152      	bne.n	8001a66 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80019c0:	4b2b      	ldr	r3, [pc, #172]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a2a      	ldr	r2, [pc, #168]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80019c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019cc:	4b28      	ldr	r3, [pc, #160]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	4a27      	ldr	r2, [pc, #156]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80019d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019d8:	f7ff f93a 	bl	8000c50 <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e0:	f7ff f936 	bl	8000c50 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e03a      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019f2:	4b1f      	ldr	r3, [pc, #124]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0f0      	beq.n	80019e0 <HAL_RCC_OscConfig+0x734>
 80019fe:	e032      	b.n	8001a66 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	2b0c      	cmp	r3, #12
 8001a04:	d02d      	beq.n	8001a62 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a06:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a19      	ldr	r2, [pc, #100]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001a0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a10:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001a12:	4b17      	ldr	r3, [pc, #92]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d105      	bne.n	8001a2a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001a1e:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	4a13      	ldr	r2, [pc, #76]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001a24:	f023 0303 	bic.w	r3, r3, #3
 8001a28:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a2a:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	4a10      	ldr	r2, [pc, #64]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001a30:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001a34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a38:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3a:	f7ff f909 	bl	8000c50 <HAL_GetTick>
 8001a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a40:	e008      	b.n	8001a54 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a42:	f7ff f905 	bl	8000c50 <HAL_GetTick>
 8001a46:	4602      	mov	r2, r0
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	2b02      	cmp	r3, #2
 8001a4e:	d901      	bls.n	8001a54 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e009      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a54:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <HAL_RCC_OscConfig+0x7c4>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1f0      	bne.n	8001a42 <HAL_RCC_OscConfig+0x796>
 8001a60:	e001      	b.n	8001a66 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e000      	b.n	8001a68 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3720      	adds	r7, #32
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40021000 	.word	0x40021000
 8001a74:	f99d808c 	.word	0xf99d808c

08001a78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e0c8      	b.n	8001c1e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a8c:	4b66      	ldr	r3, [pc, #408]	; (8001c28 <HAL_RCC_ClockConfig+0x1b0>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0307 	and.w	r3, r3, #7
 8001a94:	683a      	ldr	r2, [r7, #0]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d910      	bls.n	8001abc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a9a:	4b63      	ldr	r3, [pc, #396]	; (8001c28 <HAL_RCC_ClockConfig+0x1b0>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f023 0207 	bic.w	r2, r3, #7
 8001aa2:	4961      	ldr	r1, [pc, #388]	; (8001c28 <HAL_RCC_ClockConfig+0x1b0>)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aaa:	4b5f      	ldr	r3, [pc, #380]	; (8001c28 <HAL_RCC_ClockConfig+0x1b0>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d001      	beq.n	8001abc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e0b0      	b.n	8001c1e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d04c      	beq.n	8001b62 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b03      	cmp	r3, #3
 8001ace:	d107      	bne.n	8001ae0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ad0:	4b56      	ldr	r3, [pc, #344]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d121      	bne.n	8001b20 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e09e      	b.n	8001c1e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d107      	bne.n	8001af8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ae8:	4b50      	ldr	r3, [pc, #320]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d115      	bne.n	8001b20 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e092      	b.n	8001c1e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d107      	bne.n	8001b10 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b00:	4b4a      	ldr	r3, [pc, #296]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d109      	bne.n	8001b20 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e086      	b.n	8001c1e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b10:	4b46      	ldr	r3, [pc, #280]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e07e      	b.n	8001c1e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b20:	4b42      	ldr	r3, [pc, #264]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f023 0203 	bic.w	r2, r3, #3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	493f      	ldr	r1, [pc, #252]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b32:	f7ff f88d 	bl	8000c50 <HAL_GetTick>
 8001b36:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b38:	e00a      	b.n	8001b50 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b3a:	f7ff f889 	bl	8000c50 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e066      	b.n	8001c1e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b50:	4b36      	ldr	r3, [pc, #216]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f003 020c 	and.w	r2, r3, #12
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d1eb      	bne.n	8001b3a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d008      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b6e:	4b2f      	ldr	r3, [pc, #188]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	492c      	ldr	r1, [pc, #176]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b80:	4b29      	ldr	r3, [pc, #164]	; (8001c28 <HAL_RCC_ClockConfig+0x1b0>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0307 	and.w	r3, r3, #7
 8001b88:	683a      	ldr	r2, [r7, #0]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d210      	bcs.n	8001bb0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b8e:	4b26      	ldr	r3, [pc, #152]	; (8001c28 <HAL_RCC_ClockConfig+0x1b0>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f023 0207 	bic.w	r2, r3, #7
 8001b96:	4924      	ldr	r1, [pc, #144]	; (8001c28 <HAL_RCC_ClockConfig+0x1b0>)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b9e:	4b22      	ldr	r3, [pc, #136]	; (8001c28 <HAL_RCC_ClockConfig+0x1b0>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d001      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e036      	b.n	8001c1e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0304 	and.w	r3, r3, #4
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d008      	beq.n	8001bce <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	4918      	ldr	r1, [pc, #96]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0308 	and.w	r3, r3, #8
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d009      	beq.n	8001bee <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bda:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	691b      	ldr	r3, [r3, #16]
 8001be6:	00db      	lsls	r3, r3, #3
 8001be8:	4910      	ldr	r1, [pc, #64]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bee:	f000 f825 	bl	8001c3c <HAL_RCC_GetSysClockFreq>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	4b0d      	ldr	r3, [pc, #52]	; (8001c2c <HAL_RCC_ClockConfig+0x1b4>)
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	091b      	lsrs	r3, r3, #4
 8001bfa:	f003 030f 	and.w	r3, r3, #15
 8001bfe:	490c      	ldr	r1, [pc, #48]	; (8001c30 <HAL_RCC_ClockConfig+0x1b8>)
 8001c00:	5ccb      	ldrb	r3, [r1, r3]
 8001c02:	f003 031f 	and.w	r3, r3, #31
 8001c06:	fa22 f303 	lsr.w	r3, r2, r3
 8001c0a:	4a0a      	ldr	r2, [pc, #40]	; (8001c34 <HAL_RCC_ClockConfig+0x1bc>)
 8001c0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c0e:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <HAL_RCC_ClockConfig+0x1c0>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7fe fe92 	bl	800093c <HAL_InitTick>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c1c:	7afb      	ldrb	r3, [r7, #11]
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40022000 	.word	0x40022000
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	080075f0 	.word	0x080075f0
 8001c34:	20000000 	.word	0x20000000
 8001c38:	20000004 	.word	0x20000004

08001c3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b089      	sub	sp, #36	; 0x24
 8001c40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c42:	2300      	movs	r3, #0
 8001c44:	61fb      	str	r3, [r7, #28]
 8001c46:	2300      	movs	r3, #0
 8001c48:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c4a:	4b3e      	ldr	r3, [pc, #248]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
 8001c52:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c54:	4b3b      	ldr	r3, [pc, #236]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	f003 0303 	and.w	r3, r3, #3
 8001c5c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d005      	beq.n	8001c70 <HAL_RCC_GetSysClockFreq+0x34>
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	2b0c      	cmp	r3, #12
 8001c68:	d121      	bne.n	8001cae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d11e      	bne.n	8001cae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001c70:	4b34      	ldr	r3, [pc, #208]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0308 	and.w	r3, r3, #8
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d107      	bne.n	8001c8c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c7c:	4b31      	ldr	r3, [pc, #196]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c82:	0a1b      	lsrs	r3, r3, #8
 8001c84:	f003 030f 	and.w	r3, r3, #15
 8001c88:	61fb      	str	r3, [r7, #28]
 8001c8a:	e005      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c8c:	4b2d      	ldr	r3, [pc, #180]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	091b      	lsrs	r3, r3, #4
 8001c92:	f003 030f 	and.w	r3, r3, #15
 8001c96:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001c98:	4a2b      	ldr	r2, [pc, #172]	; (8001d48 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d10d      	bne.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cac:	e00a      	b.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d102      	bne.n	8001cba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001cb4:	4b25      	ldr	r3, [pc, #148]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x110>)
 8001cb6:	61bb      	str	r3, [r7, #24]
 8001cb8:	e004      	b.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	2b08      	cmp	r3, #8
 8001cbe:	d101      	bne.n	8001cc4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001cc0:	4b23      	ldr	r3, [pc, #140]	; (8001d50 <HAL_RCC_GetSysClockFreq+0x114>)
 8001cc2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	2b0c      	cmp	r3, #12
 8001cc8:	d134      	bne.n	8001d34 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cca:	4b1e      	ldr	r3, [pc, #120]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	f003 0303 	and.w	r3, r3, #3
 8001cd2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d003      	beq.n	8001ce2 <HAL_RCC_GetSysClockFreq+0xa6>
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	d003      	beq.n	8001ce8 <HAL_RCC_GetSysClockFreq+0xac>
 8001ce0:	e005      	b.n	8001cee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001ce2:	4b1a      	ldr	r3, [pc, #104]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x110>)
 8001ce4:	617b      	str	r3, [r7, #20]
      break;
 8001ce6:	e005      	b.n	8001cf4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001ce8:	4b19      	ldr	r3, [pc, #100]	; (8001d50 <HAL_RCC_GetSysClockFreq+0x114>)
 8001cea:	617b      	str	r3, [r7, #20]
      break;
 8001cec:	e002      	b.n	8001cf4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	617b      	str	r3, [r7, #20]
      break;
 8001cf2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001cf4:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	091b      	lsrs	r3, r3, #4
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	3301      	adds	r3, #1
 8001d00:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d02:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	0a1b      	lsrs	r3, r3, #8
 8001d08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	fb02 f203 	mul.w	r2, r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d18:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	0e5b      	lsrs	r3, r3, #25
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	3301      	adds	r3, #1
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d32:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d34:	69bb      	ldr	r3, [r7, #24]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3724      	adds	r7, #36	; 0x24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40021000 	.word	0x40021000
 8001d48:	08007608 	.word	0x08007608
 8001d4c:	00f42400 	.word	0x00f42400
 8001d50:	007a1200 	.word	0x007a1200

08001d54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d58:	4b03      	ldr	r3, [pc, #12]	; (8001d68 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	20000000 	.word	0x20000000

08001d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001d70:	f7ff fff0 	bl	8001d54 <HAL_RCC_GetHCLKFreq>
 8001d74:	4602      	mov	r2, r0
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	0a1b      	lsrs	r3, r3, #8
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	4904      	ldr	r1, [pc, #16]	; (8001d94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d82:	5ccb      	ldrb	r3, [r1, r3]
 8001d84:	f003 031f 	and.w	r3, r3, #31
 8001d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40021000 	.word	0x40021000
 8001d94:	08007600 	.word	0x08007600

08001d98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d9c:	f7ff ffda 	bl	8001d54 <HAL_RCC_GetHCLKFreq>
 8001da0:	4602      	mov	r2, r0
 8001da2:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	0adb      	lsrs	r3, r3, #11
 8001da8:	f003 0307 	and.w	r3, r3, #7
 8001dac:	4904      	ldr	r1, [pc, #16]	; (8001dc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001dae:	5ccb      	ldrb	r3, [r1, r3]
 8001db0:	f003 031f 	and.w	r3, r3, #31
 8001db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	08007600 	.word	0x08007600

08001dc4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	220f      	movs	r2, #15
 8001dd2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001dd4:	4b12      	ldr	r3, [pc, #72]	; (8001e20 <HAL_RCC_GetClockConfig+0x5c>)
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 0203 	and.w	r2, r3, #3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001de0:	4b0f      	ldr	r3, [pc, #60]	; (8001e20 <HAL_RCC_GetClockConfig+0x5c>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001dec:	4b0c      	ldr	r3, [pc, #48]	; (8001e20 <HAL_RCC_GetClockConfig+0x5c>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001df8:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <HAL_RCC_GetClockConfig+0x5c>)
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	08db      	lsrs	r3, r3, #3
 8001dfe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e06:	4b07      	ldr	r3, [pc, #28]	; (8001e24 <HAL_RCC_GetClockConfig+0x60>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0207 	and.w	r2, r3, #7
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	601a      	str	r2, [r3, #0]
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40021000 	.word	0x40021000
 8001e24:	40022000 	.word	0x40022000

08001e28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e30:	2300      	movs	r3, #0
 8001e32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e34:	4b2a      	ldr	r3, [pc, #168]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e40:	f7ff f9d0 	bl	80011e4 <HAL_PWREx_GetVoltageRange>
 8001e44:	6178      	str	r0, [r7, #20]
 8001e46:	e014      	b.n	8001e72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e48:	4b25      	ldr	r3, [pc, #148]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e4c:	4a24      	ldr	r2, [pc, #144]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e52:	6593      	str	r3, [r2, #88]	; 0x58
 8001e54:	4b22      	ldr	r3, [pc, #136]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e60:	f7ff f9c0 	bl	80011e4 <HAL_PWREx_GetVoltageRange>
 8001e64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e66:	4b1e      	ldr	r3, [pc, #120]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e6a:	4a1d      	ldr	r2, [pc, #116]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e70:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e78:	d10b      	bne.n	8001e92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b80      	cmp	r3, #128	; 0x80
 8001e7e:	d919      	bls.n	8001eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2ba0      	cmp	r3, #160	; 0xa0
 8001e84:	d902      	bls.n	8001e8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e86:	2302      	movs	r3, #2
 8001e88:	613b      	str	r3, [r7, #16]
 8001e8a:	e013      	b.n	8001eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	e010      	b.n	8001eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2b80      	cmp	r3, #128	; 0x80
 8001e96:	d902      	bls.n	8001e9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001e98:	2303      	movs	r3, #3
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	e00a      	b.n	8001eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2b80      	cmp	r3, #128	; 0x80
 8001ea2:	d102      	bne.n	8001eaa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	e004      	b.n	8001eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2b70      	cmp	r3, #112	; 0x70
 8001eae:	d101      	bne.n	8001eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001eb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f023 0207 	bic.w	r2, r3, #7
 8001ebc:	4909      	ldr	r1, [pc, #36]	; (8001ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ec4:	4b07      	ldr	r3, [pc, #28]	; (8001ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0307 	and.w	r3, r3, #7
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d001      	beq.n	8001ed6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3718      	adds	r7, #24
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	40022000 	.word	0x40022000

08001ee8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d041      	beq.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f08:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001f0c:	d02a      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f0e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001f12:	d824      	bhi.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f14:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001f18:	d008      	beq.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001f1e:	d81e      	bhi.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00a      	beq.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f28:	d010      	beq.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f2a:	e018      	b.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f2c:	4b86      	ldr	r3, [pc, #536]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	4a85      	ldr	r2, [pc, #532]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f38:	e015      	b.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	2100      	movs	r1, #0
 8001f40:	4618      	mov	r0, r3
 8001f42:	f000 fabb 	bl	80024bc <RCCEx_PLLSAI1_Config>
 8001f46:	4603      	mov	r3, r0
 8001f48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f4a:	e00c      	b.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3320      	adds	r3, #32
 8001f50:	2100      	movs	r1, #0
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 fba6 	bl	80026a4 <RCCEx_PLLSAI2_Config>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f5c:	e003      	b.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	74fb      	strb	r3, [r7, #19]
      break;
 8001f62:	e000      	b.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001f64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f66:	7cfb      	ldrb	r3, [r7, #19]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10b      	bne.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f6c:	4b76      	ldr	r3, [pc, #472]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f7a:	4973      	ldr	r1, [pc, #460]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001f82:	e001      	b.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f84:	7cfb      	ldrb	r3, [r7, #19]
 8001f86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d041      	beq.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f98:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001f9c:	d02a      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001f9e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001fa2:	d824      	bhi.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fa4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001fa8:	d008      	beq.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001faa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001fae:	d81e      	bhi.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d00a      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001fb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fb8:	d010      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001fba:	e018      	b.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fbc:	4b62      	ldr	r3, [pc, #392]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	4a61      	ldr	r2, [pc, #388]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fc6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fc8:	e015      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3304      	adds	r3, #4
 8001fce:	2100      	movs	r1, #0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f000 fa73 	bl	80024bc <RCCEx_PLLSAI1_Config>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fda:	e00c      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3320      	adds	r3, #32
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f000 fb5e 	bl	80026a4 <RCCEx_PLLSAI2_Config>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fec:	e003      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	74fb      	strb	r3, [r7, #19]
      break;
 8001ff2:	e000      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001ff4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001ff6:	7cfb      	ldrb	r3, [r7, #19]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d10b      	bne.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ffc:	4b52      	ldr	r3, [pc, #328]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002002:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800200a:	494f      	ldr	r1, [pc, #316]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800200c:	4313      	orrs	r3, r2
 800200e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002012:	e001      	b.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002014:	7cfb      	ldrb	r3, [r7, #19]
 8002016:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 80a0 	beq.w	8002166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002026:	2300      	movs	r3, #0
 8002028:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800202a:	4b47      	ldr	r3, [pc, #284]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800202c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800202e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d101      	bne.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002036:	2301      	movs	r3, #1
 8002038:	e000      	b.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800203a:	2300      	movs	r3, #0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00d      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002040:	4b41      	ldr	r3, [pc, #260]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002044:	4a40      	ldr	r2, [pc, #256]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002046:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204a:	6593      	str	r3, [r2, #88]	; 0x58
 800204c:	4b3e      	ldr	r3, [pc, #248]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800204e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002054:	60bb      	str	r3, [r7, #8]
 8002056:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002058:	2301      	movs	r3, #1
 800205a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800205c:	4b3b      	ldr	r3, [pc, #236]	; (800214c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a3a      	ldr	r2, [pc, #232]	; (800214c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002066:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002068:	f7fe fdf2 	bl	8000c50 <HAL_GetTick>
 800206c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800206e:	e009      	b.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002070:	f7fe fdee 	bl	8000c50 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d902      	bls.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	74fb      	strb	r3, [r7, #19]
        break;
 8002082:	e005      	b.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002084:	4b31      	ldr	r3, [pc, #196]	; (800214c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0ef      	beq.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002090:	7cfb      	ldrb	r3, [r7, #19]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d15c      	bne.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002096:	4b2c      	ldr	r3, [pc, #176]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800209c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d01f      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d019      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020b4:	4b24      	ldr	r3, [pc, #144]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020c0:	4b21      	ldr	r3, [pc, #132]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020c6:	4a20      	ldr	r2, [pc, #128]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020d0:	4b1d      	ldr	r3, [pc, #116]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020d6:	4a1c      	ldr	r2, [pc, #112]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020e0:	4a19      	ldr	r2, [pc, #100]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d016      	beq.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f2:	f7fe fdad 	bl	8000c50 <HAL_GetTick>
 80020f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020f8:	e00b      	b.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020fa:	f7fe fda9 	bl	8000c50 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	f241 3288 	movw	r2, #5000	; 0x1388
 8002108:	4293      	cmp	r3, r2
 800210a:	d902      	bls.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	74fb      	strb	r3, [r7, #19]
            break;
 8002110:	e006      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002112:	4b0d      	ldr	r3, [pc, #52]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d0ec      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002120:	7cfb      	ldrb	r3, [r7, #19]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d10c      	bne.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002126:	4b08      	ldr	r3, [pc, #32]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002128:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800212c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002136:	4904      	ldr	r1, [pc, #16]	; (8002148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002138:	4313      	orrs	r3, r2
 800213a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800213e:	e009      	b.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002140:	7cfb      	ldrb	r3, [r7, #19]
 8002142:	74bb      	strb	r3, [r7, #18]
 8002144:	e006      	b.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002146:	bf00      	nop
 8002148:	40021000 	.word	0x40021000
 800214c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002150:	7cfb      	ldrb	r3, [r7, #19]
 8002152:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002154:	7c7b      	ldrb	r3, [r7, #17]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d105      	bne.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800215a:	4b9e      	ldr	r3, [pc, #632]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800215c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800215e:	4a9d      	ldr	r2, [pc, #628]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002160:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002164:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00a      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002172:	4b98      	ldr	r3, [pc, #608]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002178:	f023 0203 	bic.w	r2, r3, #3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002180:	4994      	ldr	r1, [pc, #592]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002182:	4313      	orrs	r3, r2
 8002184:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d00a      	beq.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002194:	4b8f      	ldr	r3, [pc, #572]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800219a:	f023 020c 	bic.w	r2, r3, #12
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021a2:	498c      	ldr	r1, [pc, #560]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021a4:	4313      	orrs	r3, r2
 80021a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0304 	and.w	r3, r3, #4
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00a      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021b6:	4b87      	ldr	r3, [pc, #540]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	4983      	ldr	r1, [pc, #524]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0308 	and.w	r3, r3, #8
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d00a      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021d8:	4b7e      	ldr	r3, [pc, #504]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e6:	497b      	ldr	r1, [pc, #492]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e8:	4313      	orrs	r3, r2
 80021ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0310 	and.w	r3, r3, #16
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00a      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021fa:	4b76      	ldr	r3, [pc, #472]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002200:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002208:	4972      	ldr	r1, [pc, #456]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800220a:	4313      	orrs	r3, r2
 800220c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0320 	and.w	r3, r3, #32
 8002218:	2b00      	cmp	r3, #0
 800221a:	d00a      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800221c:	4b6d      	ldr	r3, [pc, #436]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800221e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002222:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222a:	496a      	ldr	r1, [pc, #424]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800222c:	4313      	orrs	r3, r2
 800222e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800223a:	2b00      	cmp	r3, #0
 800223c:	d00a      	beq.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800223e:	4b65      	ldr	r3, [pc, #404]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002244:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800224c:	4961      	ldr	r1, [pc, #388]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800224e:	4313      	orrs	r3, r2
 8002250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800225c:	2b00      	cmp	r3, #0
 800225e:	d00a      	beq.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002260:	4b5c      	ldr	r3, [pc, #368]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002266:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800226e:	4959      	ldr	r1, [pc, #356]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002270:	4313      	orrs	r3, r2
 8002272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00a      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002282:	4b54      	ldr	r3, [pc, #336]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002288:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002290:	4950      	ldr	r1, [pc, #320]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002292:	4313      	orrs	r3, r2
 8002294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d00a      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022a4:	4b4b      	ldr	r3, [pc, #300]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022b2:	4948      	ldr	r1, [pc, #288]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00a      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022c6:	4b43      	ldr	r3, [pc, #268]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d4:	493f      	ldr	r1, [pc, #252]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d028      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022e8:	4b3a      	ldr	r3, [pc, #232]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022f6:	4937      	ldr	r1, [pc, #220]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002302:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002306:	d106      	bne.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002308:	4b32      	ldr	r3, [pc, #200]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	4a31      	ldr	r2, [pc, #196]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002312:	60d3      	str	r3, [r2, #12]
 8002314:	e011      	b.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800231a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800231e:	d10c      	bne.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	3304      	adds	r3, #4
 8002324:	2101      	movs	r1, #1
 8002326:	4618      	mov	r0, r3
 8002328:	f000 f8c8 	bl	80024bc <RCCEx_PLLSAI1_Config>
 800232c:	4603      	mov	r3, r0
 800232e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002330:	7cfb      	ldrb	r3, [r7, #19]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002336:	7cfb      	ldrb	r3, [r7, #19]
 8002338:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d028      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002346:	4b23      	ldr	r3, [pc, #140]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800234c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002354:	491f      	ldr	r1, [pc, #124]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002356:	4313      	orrs	r3, r2
 8002358:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002360:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002364:	d106      	bne.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002366:	4b1b      	ldr	r3, [pc, #108]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	4a1a      	ldr	r2, [pc, #104]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002370:	60d3      	str	r3, [r2, #12]
 8002372:	e011      	b.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002378:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800237c:	d10c      	bne.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	3304      	adds	r3, #4
 8002382:	2101      	movs	r1, #1
 8002384:	4618      	mov	r0, r3
 8002386:	f000 f899 	bl	80024bc <RCCEx_PLLSAI1_Config>
 800238a:	4603      	mov	r3, r0
 800238c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800238e:	7cfb      	ldrb	r3, [r7, #19]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002394:	7cfb      	ldrb	r3, [r7, #19]
 8002396:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d02b      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023a4:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023b2:	4908      	ldr	r1, [pc, #32]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023c2:	d109      	bne.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023c4:	4b03      	ldr	r3, [pc, #12]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	4a02      	ldr	r2, [pc, #8]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023ce:	60d3      	str	r3, [r2, #12]
 80023d0:	e014      	b.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80023d2:	bf00      	nop
 80023d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80023e0:	d10c      	bne.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3304      	adds	r3, #4
 80023e6:	2101      	movs	r1, #1
 80023e8:	4618      	mov	r0, r3
 80023ea:	f000 f867 	bl	80024bc <RCCEx_PLLSAI1_Config>
 80023ee:	4603      	mov	r3, r0
 80023f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023f2:	7cfb      	ldrb	r3, [r7, #19]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80023f8:	7cfb      	ldrb	r3, [r7, #19]
 80023fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d02f      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002408:	4b2b      	ldr	r3, [pc, #172]	; (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800240a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800240e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002416:	4928      	ldr	r1, [pc, #160]	; (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002418:	4313      	orrs	r3, r2
 800241a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002422:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002426:	d10d      	bne.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3304      	adds	r3, #4
 800242c:	2102      	movs	r1, #2
 800242e:	4618      	mov	r0, r3
 8002430:	f000 f844 	bl	80024bc <RCCEx_PLLSAI1_Config>
 8002434:	4603      	mov	r3, r0
 8002436:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002438:	7cfb      	ldrb	r3, [r7, #19]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d014      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800243e:	7cfb      	ldrb	r3, [r7, #19]
 8002440:	74bb      	strb	r3, [r7, #18]
 8002442:	e011      	b.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002448:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800244c:	d10c      	bne.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3320      	adds	r3, #32
 8002452:	2102      	movs	r1, #2
 8002454:	4618      	mov	r0, r3
 8002456:	f000 f925 	bl	80026a4 <RCCEx_PLLSAI2_Config>
 800245a:	4603      	mov	r3, r0
 800245c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800245e:	7cfb      	ldrb	r3, [r7, #19]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002464:	7cfb      	ldrb	r3, [r7, #19]
 8002466:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002474:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800247a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002482:	490d      	ldr	r1, [pc, #52]	; (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00b      	beq.n	80024ae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002496:	4b08      	ldr	r3, [pc, #32]	; (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800249c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024a6:	4904      	ldr	r1, [pc, #16]	; (80024b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40021000 	.word	0x40021000

080024bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024ca:	4b75      	ldr	r3, [pc, #468]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	f003 0303 	and.w	r3, r3, #3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d018      	beq.n	8002508 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80024d6:	4b72      	ldr	r3, [pc, #456]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	f003 0203 	and.w	r2, r3, #3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d10d      	bne.n	8002502 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
       ||
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d009      	beq.n	8002502 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80024ee:	4b6c      	ldr	r3, [pc, #432]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	091b      	lsrs	r3, r3, #4
 80024f4:	f003 0307 	and.w	r3, r3, #7
 80024f8:	1c5a      	adds	r2, r3, #1
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
       ||
 80024fe:	429a      	cmp	r2, r3
 8002500:	d047      	beq.n	8002592 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	73fb      	strb	r3, [r7, #15]
 8002506:	e044      	b.n	8002592 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2b03      	cmp	r3, #3
 800250e:	d018      	beq.n	8002542 <RCCEx_PLLSAI1_Config+0x86>
 8002510:	2b03      	cmp	r3, #3
 8002512:	d825      	bhi.n	8002560 <RCCEx_PLLSAI1_Config+0xa4>
 8002514:	2b01      	cmp	r3, #1
 8002516:	d002      	beq.n	800251e <RCCEx_PLLSAI1_Config+0x62>
 8002518:	2b02      	cmp	r3, #2
 800251a:	d009      	beq.n	8002530 <RCCEx_PLLSAI1_Config+0x74>
 800251c:	e020      	b.n	8002560 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800251e:	4b60      	ldr	r3, [pc, #384]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	2b00      	cmp	r3, #0
 8002528:	d11d      	bne.n	8002566 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800252e:	e01a      	b.n	8002566 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002530:	4b5b      	ldr	r3, [pc, #364]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002538:	2b00      	cmp	r3, #0
 800253a:	d116      	bne.n	800256a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002540:	e013      	b.n	800256a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002542:	4b57      	ldr	r3, [pc, #348]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d10f      	bne.n	800256e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800254e:	4b54      	ldr	r3, [pc, #336]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d109      	bne.n	800256e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800255e:	e006      	b.n	800256e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	73fb      	strb	r3, [r7, #15]
      break;
 8002564:	e004      	b.n	8002570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002566:	bf00      	nop
 8002568:	e002      	b.n	8002570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800256a:	bf00      	nop
 800256c:	e000      	b.n	8002570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800256e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002570:	7bfb      	ldrb	r3, [r7, #15]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d10d      	bne.n	8002592 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002576:	4b4a      	ldr	r3, [pc, #296]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6819      	ldr	r1, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	3b01      	subs	r3, #1
 8002588:	011b      	lsls	r3, r3, #4
 800258a:	430b      	orrs	r3, r1
 800258c:	4944      	ldr	r1, [pc, #272]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800258e:	4313      	orrs	r3, r2
 8002590:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002592:	7bfb      	ldrb	r3, [r7, #15]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d17d      	bne.n	8002694 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002598:	4b41      	ldr	r3, [pc, #260]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a40      	ldr	r2, [pc, #256]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800259e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80025a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025a4:	f7fe fb54 	bl	8000c50 <HAL_GetTick>
 80025a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025aa:	e009      	b.n	80025c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025ac:	f7fe fb50 	bl	8000c50 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d902      	bls.n	80025c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	73fb      	strb	r3, [r7, #15]
        break;
 80025be:	e005      	b.n	80025cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025c0:	4b37      	ldr	r3, [pc, #220]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1ef      	bne.n	80025ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d160      	bne.n	8002694 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d111      	bne.n	80025fc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025d8:	4b31      	ldr	r3, [pc, #196]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80025e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6892      	ldr	r2, [r2, #8]
 80025e8:	0211      	lsls	r1, r2, #8
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	68d2      	ldr	r2, [r2, #12]
 80025ee:	0912      	lsrs	r2, r2, #4
 80025f0:	0452      	lsls	r2, r2, #17
 80025f2:	430a      	orrs	r2, r1
 80025f4:	492a      	ldr	r1, [pc, #168]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	610b      	str	r3, [r1, #16]
 80025fa:	e027      	b.n	800264c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d112      	bne.n	8002628 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002602:	4b27      	ldr	r3, [pc, #156]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800260a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	6892      	ldr	r2, [r2, #8]
 8002612:	0211      	lsls	r1, r2, #8
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6912      	ldr	r2, [r2, #16]
 8002618:	0852      	lsrs	r2, r2, #1
 800261a:	3a01      	subs	r2, #1
 800261c:	0552      	lsls	r2, r2, #21
 800261e:	430a      	orrs	r2, r1
 8002620:	491f      	ldr	r1, [pc, #124]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002622:	4313      	orrs	r3, r2
 8002624:	610b      	str	r3, [r1, #16]
 8002626:	e011      	b.n	800264c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002628:	4b1d      	ldr	r3, [pc, #116]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002630:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6892      	ldr	r2, [r2, #8]
 8002638:	0211      	lsls	r1, r2, #8
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6952      	ldr	r2, [r2, #20]
 800263e:	0852      	lsrs	r2, r2, #1
 8002640:	3a01      	subs	r2, #1
 8002642:	0652      	lsls	r2, r2, #25
 8002644:	430a      	orrs	r2, r1
 8002646:	4916      	ldr	r1, [pc, #88]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002648:	4313      	orrs	r3, r2
 800264a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800264c:	4b14      	ldr	r3, [pc, #80]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a13      	ldr	r2, [pc, #76]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002652:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002656:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002658:	f7fe fafa 	bl	8000c50 <HAL_GetTick>
 800265c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800265e:	e009      	b.n	8002674 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002660:	f7fe faf6 	bl	8000c50 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d902      	bls.n	8002674 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	73fb      	strb	r3, [r7, #15]
          break;
 8002672:	e005      	b.n	8002680 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002674:	4b0a      	ldr	r3, [pc, #40]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d0ef      	beq.n	8002660 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002680:	7bfb      	ldrb	r3, [r7, #15]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d106      	bne.n	8002694 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002686:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002688:	691a      	ldr	r2, [r3, #16]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	4904      	ldr	r1, [pc, #16]	; (80026a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002690:	4313      	orrs	r3, r2
 8002692:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002694:	7bfb      	ldrb	r3, [r7, #15]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	40021000 	.word	0x40021000

080026a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026b2:	4b6a      	ldr	r3, [pc, #424]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	f003 0303 	and.w	r3, r3, #3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d018      	beq.n	80026f0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80026be:	4b67      	ldr	r3, [pc, #412]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	f003 0203 	and.w	r2, r3, #3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d10d      	bne.n	80026ea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
       ||
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d009      	beq.n	80026ea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80026d6:	4b61      	ldr	r3, [pc, #388]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	091b      	lsrs	r3, r3, #4
 80026dc:	f003 0307 	and.w	r3, r3, #7
 80026e0:	1c5a      	adds	r2, r3, #1
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
       ||
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d047      	beq.n	800277a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	73fb      	strb	r3, [r7, #15]
 80026ee:	e044      	b.n	800277a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b03      	cmp	r3, #3
 80026f6:	d018      	beq.n	800272a <RCCEx_PLLSAI2_Config+0x86>
 80026f8:	2b03      	cmp	r3, #3
 80026fa:	d825      	bhi.n	8002748 <RCCEx_PLLSAI2_Config+0xa4>
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d002      	beq.n	8002706 <RCCEx_PLLSAI2_Config+0x62>
 8002700:	2b02      	cmp	r3, #2
 8002702:	d009      	beq.n	8002718 <RCCEx_PLLSAI2_Config+0x74>
 8002704:	e020      	b.n	8002748 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002706:	4b55      	ldr	r3, [pc, #340]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d11d      	bne.n	800274e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002716:	e01a      	b.n	800274e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002718:	4b50      	ldr	r3, [pc, #320]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002720:	2b00      	cmp	r3, #0
 8002722:	d116      	bne.n	8002752 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002728:	e013      	b.n	8002752 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800272a:	4b4c      	ldr	r3, [pc, #304]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d10f      	bne.n	8002756 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002736:	4b49      	ldr	r3, [pc, #292]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d109      	bne.n	8002756 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002746:	e006      	b.n	8002756 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	73fb      	strb	r3, [r7, #15]
      break;
 800274c:	e004      	b.n	8002758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800274e:	bf00      	nop
 8002750:	e002      	b.n	8002758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002752:	bf00      	nop
 8002754:	e000      	b.n	8002758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002756:	bf00      	nop
    }

    if(status == HAL_OK)
 8002758:	7bfb      	ldrb	r3, [r7, #15]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d10d      	bne.n	800277a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800275e:	4b3f      	ldr	r3, [pc, #252]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6819      	ldr	r1, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	3b01      	subs	r3, #1
 8002770:	011b      	lsls	r3, r3, #4
 8002772:	430b      	orrs	r3, r1
 8002774:	4939      	ldr	r1, [pc, #228]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002776:	4313      	orrs	r3, r2
 8002778:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d167      	bne.n	8002850 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002780:	4b36      	ldr	r3, [pc, #216]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a35      	ldr	r2, [pc, #212]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002786:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800278a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800278c:	f7fe fa60 	bl	8000c50 <HAL_GetTick>
 8002790:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002792:	e009      	b.n	80027a8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002794:	f7fe fa5c 	bl	8000c50 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d902      	bls.n	80027a8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	73fb      	strb	r3, [r7, #15]
        break;
 80027a6:	e005      	b.n	80027b4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027a8:	4b2c      	ldr	r3, [pc, #176]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1ef      	bne.n	8002794 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d14a      	bne.n	8002850 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d111      	bne.n	80027e4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027c0:	4b26      	ldr	r3, [pc, #152]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 80027c2:	695b      	ldr	r3, [r3, #20]
 80027c4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80027c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	6892      	ldr	r2, [r2, #8]
 80027d0:	0211      	lsls	r1, r2, #8
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	68d2      	ldr	r2, [r2, #12]
 80027d6:	0912      	lsrs	r2, r2, #4
 80027d8:	0452      	lsls	r2, r2, #17
 80027da:	430a      	orrs	r2, r1
 80027dc:	491f      	ldr	r1, [pc, #124]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	614b      	str	r3, [r1, #20]
 80027e2:	e011      	b.n	8002808 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027e4:	4b1d      	ldr	r3, [pc, #116]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80027ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	6892      	ldr	r2, [r2, #8]
 80027f4:	0211      	lsls	r1, r2, #8
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	6912      	ldr	r2, [r2, #16]
 80027fa:	0852      	lsrs	r2, r2, #1
 80027fc:	3a01      	subs	r2, #1
 80027fe:	0652      	lsls	r2, r2, #25
 8002800:	430a      	orrs	r2, r1
 8002802:	4916      	ldr	r1, [pc, #88]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002804:	4313      	orrs	r3, r2
 8002806:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002808:	4b14      	ldr	r3, [pc, #80]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a13      	ldr	r2, [pc, #76]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 800280e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002812:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002814:	f7fe fa1c 	bl	8000c50 <HAL_GetTick>
 8002818:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800281a:	e009      	b.n	8002830 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800281c:	f7fe fa18 	bl	8000c50 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d902      	bls.n	8002830 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	73fb      	strb	r3, [r7, #15]
          break;
 800282e:	e005      	b.n	800283c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002830:	4b0a      	ldr	r3, [pc, #40]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d0ef      	beq.n	800281c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800283c:	7bfb      	ldrb	r3, [r7, #15]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d106      	bne.n	8002850 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002842:	4b06      	ldr	r3, [pc, #24]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002844:	695a      	ldr	r2, [r3, #20]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	4904      	ldr	r1, [pc, #16]	; (800285c <RCCEx_PLLSAI2_Config+0x1b8>)
 800284c:	4313      	orrs	r3, r2
 800284e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002850:	7bfb      	ldrb	r3, [r7, #15]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40021000 	.word	0x40021000

08002860 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d101      	bne.n	8002872 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e049      	b.n	8002906 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b00      	cmp	r3, #0
 800287c:	d106      	bne.n	800288c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f841 	bl	800290e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2202      	movs	r2, #2
 8002890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3304      	adds	r3, #4
 800289c:	4619      	mov	r1, r3
 800289e:	4610      	mov	r0, r2
 80028a0:	f000 f9f8 	bl	8002c94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
	...

08002924 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002932:	b2db      	uxtb	r3, r3
 8002934:	2b01      	cmp	r3, #1
 8002936:	d001      	beq.n	800293c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e04f      	b.n	80029dc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2202      	movs	r2, #2
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f042 0201 	orr.w	r2, r2, #1
 8002952:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a23      	ldr	r2, [pc, #140]	; (80029e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d01d      	beq.n	800299a <HAL_TIM_Base_Start_IT+0x76>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002966:	d018      	beq.n	800299a <HAL_TIM_Base_Start_IT+0x76>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a1f      	ldr	r2, [pc, #124]	; (80029ec <HAL_TIM_Base_Start_IT+0xc8>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d013      	beq.n	800299a <HAL_TIM_Base_Start_IT+0x76>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a1e      	ldr	r2, [pc, #120]	; (80029f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d00e      	beq.n	800299a <HAL_TIM_Base_Start_IT+0x76>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a1c      	ldr	r2, [pc, #112]	; (80029f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d009      	beq.n	800299a <HAL_TIM_Base_Start_IT+0x76>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a1b      	ldr	r2, [pc, #108]	; (80029f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d004      	beq.n	800299a <HAL_TIM_Base_Start_IT+0x76>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a19      	ldr	r2, [pc, #100]	; (80029fc <HAL_TIM_Base_Start_IT+0xd8>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d115      	bne.n	80029c6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	4b17      	ldr	r3, [pc, #92]	; (8002a00 <HAL_TIM_Base_Start_IT+0xdc>)
 80029a2:	4013      	ands	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2b06      	cmp	r3, #6
 80029aa:	d015      	beq.n	80029d8 <HAL_TIM_Base_Start_IT+0xb4>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029b2:	d011      	beq.n	80029d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f042 0201 	orr.w	r2, r2, #1
 80029c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c4:	e008      	b.n	80029d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f042 0201 	orr.w	r2, r2, #1
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	e000      	b.n	80029da <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	40012c00 	.word	0x40012c00
 80029ec:	40000400 	.word	0x40000400
 80029f0:	40000800 	.word	0x40000800
 80029f4:	40000c00 	.word	0x40000c00
 80029f8:	40013400 	.word	0x40013400
 80029fc:	40014000 	.word	0x40014000
 8002a00:	00010007 	.word	0x00010007

08002a04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d122      	bne.n	8002a60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d11b      	bne.n	8002a60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f06f 0202 	mvn.w	r2, #2
 8002a30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d003      	beq.n	8002a4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f905 	bl	8002c56 <HAL_TIM_IC_CaptureCallback>
 8002a4c:	e005      	b.n	8002a5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 f8f7 	bl	8002c42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f000 f908 	bl	8002c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	f003 0304 	and.w	r3, r3, #4
 8002a6a:	2b04      	cmp	r3, #4
 8002a6c:	d122      	bne.n	8002ab4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	f003 0304 	and.w	r3, r3, #4
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d11b      	bne.n	8002ab4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f06f 0204 	mvn.w	r2, #4
 8002a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2202      	movs	r2, #2
 8002a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d003      	beq.n	8002aa2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 f8db 	bl	8002c56 <HAL_TIM_IC_CaptureCallback>
 8002aa0:	e005      	b.n	8002aae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 f8cd 	bl	8002c42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f000 f8de 	bl	8002c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	f003 0308 	and.w	r3, r3, #8
 8002abe:	2b08      	cmp	r3, #8
 8002ac0:	d122      	bne.n	8002b08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	f003 0308 	and.w	r3, r3, #8
 8002acc:	2b08      	cmp	r3, #8
 8002ace:	d11b      	bne.n	8002b08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f06f 0208 	mvn.w	r2, #8
 8002ad8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2204      	movs	r2, #4
 8002ade:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	f003 0303 	and.w	r3, r3, #3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d003      	beq.n	8002af6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 f8b1 	bl	8002c56 <HAL_TIM_IC_CaptureCallback>
 8002af4:	e005      	b.n	8002b02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f8a3 	bl	8002c42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f8b4 	bl	8002c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	691b      	ldr	r3, [r3, #16]
 8002b0e:	f003 0310 	and.w	r3, r3, #16
 8002b12:	2b10      	cmp	r3, #16
 8002b14:	d122      	bne.n	8002b5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f003 0310 	and.w	r3, r3, #16
 8002b20:	2b10      	cmp	r3, #16
 8002b22:	d11b      	bne.n	8002b5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f06f 0210 	mvn.w	r2, #16
 8002b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2208      	movs	r2, #8
 8002b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 f887 	bl	8002c56 <HAL_TIM_IC_CaptureCallback>
 8002b48:	e005      	b.n	8002b56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 f879 	bl	8002c42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f88a 	bl	8002c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d10e      	bne.n	8002b88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d107      	bne.n	8002b88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f06f 0201 	mvn.w	r2, #1
 8002b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f7fd fe3e 	bl	8000804 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b92:	2b80      	cmp	r3, #128	; 0x80
 8002b94:	d10e      	bne.n	8002bb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba0:	2b80      	cmp	r3, #128	; 0x80
 8002ba2:	d107      	bne.n	8002bb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 f914 	bl	8002ddc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bc2:	d10e      	bne.n	8002be2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bce:	2b80      	cmp	r3, #128	; 0x80
 8002bd0:	d107      	bne.n	8002be2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 f907 	bl	8002df0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bec:	2b40      	cmp	r3, #64	; 0x40
 8002bee:	d10e      	bne.n	8002c0e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bfa:	2b40      	cmp	r3, #64	; 0x40
 8002bfc:	d107      	bne.n	8002c0e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f000 f838 	bl	8002c7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	f003 0320 	and.w	r3, r3, #32
 8002c18:	2b20      	cmp	r3, #32
 8002c1a:	d10e      	bne.n	8002c3a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	f003 0320 	and.w	r3, r3, #32
 8002c26:	2b20      	cmp	r3, #32
 8002c28:	d107      	bne.n	8002c3a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f06f 0220 	mvn.w	r2, #32
 8002c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f000 f8c7 	bl	8002dc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
	...

08002c94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a40      	ldr	r2, [pc, #256]	; (8002da8 <TIM_Base_SetConfig+0x114>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d013      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cb2:	d00f      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a3d      	ldr	r2, [pc, #244]	; (8002dac <TIM_Base_SetConfig+0x118>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d00b      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a3c      	ldr	r2, [pc, #240]	; (8002db0 <TIM_Base_SetConfig+0x11c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d007      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a3b      	ldr	r2, [pc, #236]	; (8002db4 <TIM_Base_SetConfig+0x120>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d003      	beq.n	8002cd4 <TIM_Base_SetConfig+0x40>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a3a      	ldr	r2, [pc, #232]	; (8002db8 <TIM_Base_SetConfig+0x124>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d108      	bne.n	8002ce6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a2f      	ldr	r2, [pc, #188]	; (8002da8 <TIM_Base_SetConfig+0x114>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d01f      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf4:	d01b      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a2c      	ldr	r2, [pc, #176]	; (8002dac <TIM_Base_SetConfig+0x118>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d017      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a2b      	ldr	r2, [pc, #172]	; (8002db0 <TIM_Base_SetConfig+0x11c>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d013      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a2a      	ldr	r2, [pc, #168]	; (8002db4 <TIM_Base_SetConfig+0x120>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d00f      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a29      	ldr	r2, [pc, #164]	; (8002db8 <TIM_Base_SetConfig+0x124>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00b      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a28      	ldr	r2, [pc, #160]	; (8002dbc <TIM_Base_SetConfig+0x128>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d007      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a27      	ldr	r2, [pc, #156]	; (8002dc0 <TIM_Base_SetConfig+0x12c>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d003      	beq.n	8002d2e <TIM_Base_SetConfig+0x9a>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a26      	ldr	r2, [pc, #152]	; (8002dc4 <TIM_Base_SetConfig+0x130>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d108      	bne.n	8002d40 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a10      	ldr	r2, [pc, #64]	; (8002da8 <TIM_Base_SetConfig+0x114>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d00f      	beq.n	8002d8c <TIM_Base_SetConfig+0xf8>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a12      	ldr	r2, [pc, #72]	; (8002db8 <TIM_Base_SetConfig+0x124>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d00b      	beq.n	8002d8c <TIM_Base_SetConfig+0xf8>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a11      	ldr	r2, [pc, #68]	; (8002dbc <TIM_Base_SetConfig+0x128>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d007      	beq.n	8002d8c <TIM_Base_SetConfig+0xf8>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a10      	ldr	r2, [pc, #64]	; (8002dc0 <TIM_Base_SetConfig+0x12c>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d003      	beq.n	8002d8c <TIM_Base_SetConfig+0xf8>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a0f      	ldr	r2, [pc, #60]	; (8002dc4 <TIM_Base_SetConfig+0x130>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d103      	bne.n	8002d94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	691a      	ldr	r2, [r3, #16]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	615a      	str	r2, [r3, #20]
}
 8002d9a:	bf00      	nop
 8002d9c:	3714      	adds	r7, #20
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	40012c00 	.word	0x40012c00
 8002dac:	40000400 	.word	0x40000400
 8002db0:	40000800 	.word	0x40000800
 8002db4:	40000c00 	.word	0x40000c00
 8002db8:	40013400 	.word	0x40013400
 8002dbc:	40014000 	.word	0x40014000
 8002dc0:	40014400 	.word	0x40014400
 8002dc4:	40014800 	.word	0x40014800

08002dc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e040      	b.n	8002e98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d106      	bne.n	8002e2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7fd fd2c 	bl	8000884 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2224      	movs	r2, #36	; 0x24
 8002e30:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f022 0201 	bic.w	r2, r2, #1
 8002e40:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f82c 	bl	8002ea0 <UART_SetConfig>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d101      	bne.n	8002e52 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e022      	b.n	8002e98 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d002      	beq.n	8002e60 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 faaa 	bl	80033b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689a      	ldr	r2, [r3, #8]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f042 0201 	orr.w	r2, r2, #1
 8002e8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 fb31 	bl	80034f8 <UART_CheckIdleState>
 8002e96:	4603      	mov	r3, r0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3708      	adds	r7, #8
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ea0:	b5b0      	push	{r4, r5, r7, lr}
 8002ea2:	b088      	sub	sp, #32
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689a      	ldr	r2, [r3, #8]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	4bad      	ldr	r3, [pc, #692]	; (8003180 <UART_SetConfig+0x2e0>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6812      	ldr	r2, [r2, #0]
 8002ed2:	69f9      	ldr	r1, [r7, #28]
 8002ed4:	430b      	orrs	r3, r1
 8002ed6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68da      	ldr	r2, [r3, #12]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4aa2      	ldr	r2, [pc, #648]	; (8003184 <UART_SetConfig+0x2e4>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d004      	beq.n	8002f08 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	69fa      	ldr	r2, [r7, #28]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	69fa      	ldr	r2, [r7, #28]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a99      	ldr	r2, [pc, #612]	; (8003188 <UART_SetConfig+0x2e8>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d121      	bne.n	8002f6a <UART_SetConfig+0xca>
 8002f26:	4b99      	ldr	r3, [pc, #612]	; (800318c <UART_SetConfig+0x2ec>)
 8002f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f2c:	f003 0303 	and.w	r3, r3, #3
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d817      	bhi.n	8002f64 <UART_SetConfig+0xc4>
 8002f34:	a201      	add	r2, pc, #4	; (adr r2, 8002f3c <UART_SetConfig+0x9c>)
 8002f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3a:	bf00      	nop
 8002f3c:	08002f4d 	.word	0x08002f4d
 8002f40:	08002f59 	.word	0x08002f59
 8002f44:	08002f53 	.word	0x08002f53
 8002f48:	08002f5f 	.word	0x08002f5f
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	76fb      	strb	r3, [r7, #27]
 8002f50:	e0e7      	b.n	8003122 <UART_SetConfig+0x282>
 8002f52:	2302      	movs	r3, #2
 8002f54:	76fb      	strb	r3, [r7, #27]
 8002f56:	e0e4      	b.n	8003122 <UART_SetConfig+0x282>
 8002f58:	2304      	movs	r3, #4
 8002f5a:	76fb      	strb	r3, [r7, #27]
 8002f5c:	e0e1      	b.n	8003122 <UART_SetConfig+0x282>
 8002f5e:	2308      	movs	r3, #8
 8002f60:	76fb      	strb	r3, [r7, #27]
 8002f62:	e0de      	b.n	8003122 <UART_SetConfig+0x282>
 8002f64:	2310      	movs	r3, #16
 8002f66:	76fb      	strb	r3, [r7, #27]
 8002f68:	e0db      	b.n	8003122 <UART_SetConfig+0x282>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a88      	ldr	r2, [pc, #544]	; (8003190 <UART_SetConfig+0x2f0>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d132      	bne.n	8002fda <UART_SetConfig+0x13a>
 8002f74:	4b85      	ldr	r3, [pc, #532]	; (800318c <UART_SetConfig+0x2ec>)
 8002f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7a:	f003 030c 	and.w	r3, r3, #12
 8002f7e:	2b0c      	cmp	r3, #12
 8002f80:	d828      	bhi.n	8002fd4 <UART_SetConfig+0x134>
 8002f82:	a201      	add	r2, pc, #4	; (adr r2, 8002f88 <UART_SetConfig+0xe8>)
 8002f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f88:	08002fbd 	.word	0x08002fbd
 8002f8c:	08002fd5 	.word	0x08002fd5
 8002f90:	08002fd5 	.word	0x08002fd5
 8002f94:	08002fd5 	.word	0x08002fd5
 8002f98:	08002fc9 	.word	0x08002fc9
 8002f9c:	08002fd5 	.word	0x08002fd5
 8002fa0:	08002fd5 	.word	0x08002fd5
 8002fa4:	08002fd5 	.word	0x08002fd5
 8002fa8:	08002fc3 	.word	0x08002fc3
 8002fac:	08002fd5 	.word	0x08002fd5
 8002fb0:	08002fd5 	.word	0x08002fd5
 8002fb4:	08002fd5 	.word	0x08002fd5
 8002fb8:	08002fcf 	.word	0x08002fcf
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	76fb      	strb	r3, [r7, #27]
 8002fc0:	e0af      	b.n	8003122 <UART_SetConfig+0x282>
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	76fb      	strb	r3, [r7, #27]
 8002fc6:	e0ac      	b.n	8003122 <UART_SetConfig+0x282>
 8002fc8:	2304      	movs	r3, #4
 8002fca:	76fb      	strb	r3, [r7, #27]
 8002fcc:	e0a9      	b.n	8003122 <UART_SetConfig+0x282>
 8002fce:	2308      	movs	r3, #8
 8002fd0:	76fb      	strb	r3, [r7, #27]
 8002fd2:	e0a6      	b.n	8003122 <UART_SetConfig+0x282>
 8002fd4:	2310      	movs	r3, #16
 8002fd6:	76fb      	strb	r3, [r7, #27]
 8002fd8:	e0a3      	b.n	8003122 <UART_SetConfig+0x282>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a6d      	ldr	r2, [pc, #436]	; (8003194 <UART_SetConfig+0x2f4>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d120      	bne.n	8003026 <UART_SetConfig+0x186>
 8002fe4:	4b69      	ldr	r3, [pc, #420]	; (800318c <UART_SetConfig+0x2ec>)
 8002fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002fee:	2b30      	cmp	r3, #48	; 0x30
 8002ff0:	d013      	beq.n	800301a <UART_SetConfig+0x17a>
 8002ff2:	2b30      	cmp	r3, #48	; 0x30
 8002ff4:	d814      	bhi.n	8003020 <UART_SetConfig+0x180>
 8002ff6:	2b20      	cmp	r3, #32
 8002ff8:	d009      	beq.n	800300e <UART_SetConfig+0x16e>
 8002ffa:	2b20      	cmp	r3, #32
 8002ffc:	d810      	bhi.n	8003020 <UART_SetConfig+0x180>
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d002      	beq.n	8003008 <UART_SetConfig+0x168>
 8003002:	2b10      	cmp	r3, #16
 8003004:	d006      	beq.n	8003014 <UART_SetConfig+0x174>
 8003006:	e00b      	b.n	8003020 <UART_SetConfig+0x180>
 8003008:	2300      	movs	r3, #0
 800300a:	76fb      	strb	r3, [r7, #27]
 800300c:	e089      	b.n	8003122 <UART_SetConfig+0x282>
 800300e:	2302      	movs	r3, #2
 8003010:	76fb      	strb	r3, [r7, #27]
 8003012:	e086      	b.n	8003122 <UART_SetConfig+0x282>
 8003014:	2304      	movs	r3, #4
 8003016:	76fb      	strb	r3, [r7, #27]
 8003018:	e083      	b.n	8003122 <UART_SetConfig+0x282>
 800301a:	2308      	movs	r3, #8
 800301c:	76fb      	strb	r3, [r7, #27]
 800301e:	e080      	b.n	8003122 <UART_SetConfig+0x282>
 8003020:	2310      	movs	r3, #16
 8003022:	76fb      	strb	r3, [r7, #27]
 8003024:	e07d      	b.n	8003122 <UART_SetConfig+0x282>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a5b      	ldr	r2, [pc, #364]	; (8003198 <UART_SetConfig+0x2f8>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d120      	bne.n	8003072 <UART_SetConfig+0x1d2>
 8003030:	4b56      	ldr	r3, [pc, #344]	; (800318c <UART_SetConfig+0x2ec>)
 8003032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003036:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800303a:	2bc0      	cmp	r3, #192	; 0xc0
 800303c:	d013      	beq.n	8003066 <UART_SetConfig+0x1c6>
 800303e:	2bc0      	cmp	r3, #192	; 0xc0
 8003040:	d814      	bhi.n	800306c <UART_SetConfig+0x1cc>
 8003042:	2b80      	cmp	r3, #128	; 0x80
 8003044:	d009      	beq.n	800305a <UART_SetConfig+0x1ba>
 8003046:	2b80      	cmp	r3, #128	; 0x80
 8003048:	d810      	bhi.n	800306c <UART_SetConfig+0x1cc>
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <UART_SetConfig+0x1b4>
 800304e:	2b40      	cmp	r3, #64	; 0x40
 8003050:	d006      	beq.n	8003060 <UART_SetConfig+0x1c0>
 8003052:	e00b      	b.n	800306c <UART_SetConfig+0x1cc>
 8003054:	2300      	movs	r3, #0
 8003056:	76fb      	strb	r3, [r7, #27]
 8003058:	e063      	b.n	8003122 <UART_SetConfig+0x282>
 800305a:	2302      	movs	r3, #2
 800305c:	76fb      	strb	r3, [r7, #27]
 800305e:	e060      	b.n	8003122 <UART_SetConfig+0x282>
 8003060:	2304      	movs	r3, #4
 8003062:	76fb      	strb	r3, [r7, #27]
 8003064:	e05d      	b.n	8003122 <UART_SetConfig+0x282>
 8003066:	2308      	movs	r3, #8
 8003068:	76fb      	strb	r3, [r7, #27]
 800306a:	e05a      	b.n	8003122 <UART_SetConfig+0x282>
 800306c:	2310      	movs	r3, #16
 800306e:	76fb      	strb	r3, [r7, #27]
 8003070:	e057      	b.n	8003122 <UART_SetConfig+0x282>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a49      	ldr	r2, [pc, #292]	; (800319c <UART_SetConfig+0x2fc>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d125      	bne.n	80030c8 <UART_SetConfig+0x228>
 800307c:	4b43      	ldr	r3, [pc, #268]	; (800318c <UART_SetConfig+0x2ec>)
 800307e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003086:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800308a:	d017      	beq.n	80030bc <UART_SetConfig+0x21c>
 800308c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003090:	d817      	bhi.n	80030c2 <UART_SetConfig+0x222>
 8003092:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003096:	d00b      	beq.n	80030b0 <UART_SetConfig+0x210>
 8003098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800309c:	d811      	bhi.n	80030c2 <UART_SetConfig+0x222>
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <UART_SetConfig+0x20a>
 80030a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a6:	d006      	beq.n	80030b6 <UART_SetConfig+0x216>
 80030a8:	e00b      	b.n	80030c2 <UART_SetConfig+0x222>
 80030aa:	2300      	movs	r3, #0
 80030ac:	76fb      	strb	r3, [r7, #27]
 80030ae:	e038      	b.n	8003122 <UART_SetConfig+0x282>
 80030b0:	2302      	movs	r3, #2
 80030b2:	76fb      	strb	r3, [r7, #27]
 80030b4:	e035      	b.n	8003122 <UART_SetConfig+0x282>
 80030b6:	2304      	movs	r3, #4
 80030b8:	76fb      	strb	r3, [r7, #27]
 80030ba:	e032      	b.n	8003122 <UART_SetConfig+0x282>
 80030bc:	2308      	movs	r3, #8
 80030be:	76fb      	strb	r3, [r7, #27]
 80030c0:	e02f      	b.n	8003122 <UART_SetConfig+0x282>
 80030c2:	2310      	movs	r3, #16
 80030c4:	76fb      	strb	r3, [r7, #27]
 80030c6:	e02c      	b.n	8003122 <UART_SetConfig+0x282>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a2d      	ldr	r2, [pc, #180]	; (8003184 <UART_SetConfig+0x2e4>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d125      	bne.n	800311e <UART_SetConfig+0x27e>
 80030d2:	4b2e      	ldr	r3, [pc, #184]	; (800318c <UART_SetConfig+0x2ec>)
 80030d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80030dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80030e0:	d017      	beq.n	8003112 <UART_SetConfig+0x272>
 80030e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80030e6:	d817      	bhi.n	8003118 <UART_SetConfig+0x278>
 80030e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030ec:	d00b      	beq.n	8003106 <UART_SetConfig+0x266>
 80030ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030f2:	d811      	bhi.n	8003118 <UART_SetConfig+0x278>
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d003      	beq.n	8003100 <UART_SetConfig+0x260>
 80030f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030fc:	d006      	beq.n	800310c <UART_SetConfig+0x26c>
 80030fe:	e00b      	b.n	8003118 <UART_SetConfig+0x278>
 8003100:	2300      	movs	r3, #0
 8003102:	76fb      	strb	r3, [r7, #27]
 8003104:	e00d      	b.n	8003122 <UART_SetConfig+0x282>
 8003106:	2302      	movs	r3, #2
 8003108:	76fb      	strb	r3, [r7, #27]
 800310a:	e00a      	b.n	8003122 <UART_SetConfig+0x282>
 800310c:	2304      	movs	r3, #4
 800310e:	76fb      	strb	r3, [r7, #27]
 8003110:	e007      	b.n	8003122 <UART_SetConfig+0x282>
 8003112:	2308      	movs	r3, #8
 8003114:	76fb      	strb	r3, [r7, #27]
 8003116:	e004      	b.n	8003122 <UART_SetConfig+0x282>
 8003118:	2310      	movs	r3, #16
 800311a:	76fb      	strb	r3, [r7, #27]
 800311c:	e001      	b.n	8003122 <UART_SetConfig+0x282>
 800311e:	2310      	movs	r3, #16
 8003120:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a17      	ldr	r2, [pc, #92]	; (8003184 <UART_SetConfig+0x2e4>)
 8003128:	4293      	cmp	r3, r2
 800312a:	f040 8087 	bne.w	800323c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800312e:	7efb      	ldrb	r3, [r7, #27]
 8003130:	2b08      	cmp	r3, #8
 8003132:	d837      	bhi.n	80031a4 <UART_SetConfig+0x304>
 8003134:	a201      	add	r2, pc, #4	; (adr r2, 800313c <UART_SetConfig+0x29c>)
 8003136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800313a:	bf00      	nop
 800313c:	08003161 	.word	0x08003161
 8003140:	080031a5 	.word	0x080031a5
 8003144:	08003169 	.word	0x08003169
 8003148:	080031a5 	.word	0x080031a5
 800314c:	0800316f 	.word	0x0800316f
 8003150:	080031a5 	.word	0x080031a5
 8003154:	080031a5 	.word	0x080031a5
 8003158:	080031a5 	.word	0x080031a5
 800315c:	08003177 	.word	0x08003177
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003160:	f7fe fe04 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8003164:	6178      	str	r0, [r7, #20]
        break;
 8003166:	e022      	b.n	80031ae <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003168:	4b0d      	ldr	r3, [pc, #52]	; (80031a0 <UART_SetConfig+0x300>)
 800316a:	617b      	str	r3, [r7, #20]
        break;
 800316c:	e01f      	b.n	80031ae <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800316e:	f7fe fd65 	bl	8001c3c <HAL_RCC_GetSysClockFreq>
 8003172:	6178      	str	r0, [r7, #20]
        break;
 8003174:	e01b      	b.n	80031ae <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003176:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800317a:	617b      	str	r3, [r7, #20]
        break;
 800317c:	e017      	b.n	80031ae <UART_SetConfig+0x30e>
 800317e:	bf00      	nop
 8003180:	efff69f3 	.word	0xefff69f3
 8003184:	40008000 	.word	0x40008000
 8003188:	40013800 	.word	0x40013800
 800318c:	40021000 	.word	0x40021000
 8003190:	40004400 	.word	0x40004400
 8003194:	40004800 	.word	0x40004800
 8003198:	40004c00 	.word	0x40004c00
 800319c:	40005000 	.word	0x40005000
 80031a0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	76bb      	strb	r3, [r7, #26]
        break;
 80031ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f000 80f1 	beq.w	8003398 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	4613      	mov	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	4413      	add	r3, r2
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d305      	bcc.n	80031d2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d902      	bls.n	80031d8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	76bb      	strb	r3, [r7, #26]
 80031d6:	e0df      	b.n	8003398 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	4618      	mov	r0, r3
 80031dc:	f04f 0100 	mov.w	r1, #0
 80031e0:	f04f 0200 	mov.w	r2, #0
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	020b      	lsls	r3, r1, #8
 80031ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80031ee:	0202      	lsls	r2, r0, #8
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	6849      	ldr	r1, [r1, #4]
 80031f4:	0849      	lsrs	r1, r1, #1
 80031f6:	4608      	mov	r0, r1
 80031f8:	f04f 0100 	mov.w	r1, #0
 80031fc:	1814      	adds	r4, r2, r0
 80031fe:	eb43 0501 	adc.w	r5, r3, r1
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	461a      	mov	r2, r3
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	4620      	mov	r0, r4
 800320e:	4629      	mov	r1, r5
 8003210:	f7fd f82e 	bl	8000270 <__aeabi_uldivmod>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	4613      	mov	r3, r2
 800321a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003222:	d308      	bcc.n	8003236 <UART_SetConfig+0x396>
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800322a:	d204      	bcs.n	8003236 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	60da      	str	r2, [r3, #12]
 8003234:	e0b0      	b.n	8003398 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	76bb      	strb	r3, [r7, #26]
 800323a:	e0ad      	b.n	8003398 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	69db      	ldr	r3, [r3, #28]
 8003240:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003244:	d15b      	bne.n	80032fe <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8003246:	7efb      	ldrb	r3, [r7, #27]
 8003248:	2b08      	cmp	r3, #8
 800324a:	d828      	bhi.n	800329e <UART_SetConfig+0x3fe>
 800324c:	a201      	add	r2, pc, #4	; (adr r2, 8003254 <UART_SetConfig+0x3b4>)
 800324e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003252:	bf00      	nop
 8003254:	08003279 	.word	0x08003279
 8003258:	08003281 	.word	0x08003281
 800325c:	08003289 	.word	0x08003289
 8003260:	0800329f 	.word	0x0800329f
 8003264:	0800328f 	.word	0x0800328f
 8003268:	0800329f 	.word	0x0800329f
 800326c:	0800329f 	.word	0x0800329f
 8003270:	0800329f 	.word	0x0800329f
 8003274:	08003297 	.word	0x08003297
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003278:	f7fe fd78 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 800327c:	6178      	str	r0, [r7, #20]
        break;
 800327e:	e013      	b.n	80032a8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003280:	f7fe fd8a 	bl	8001d98 <HAL_RCC_GetPCLK2Freq>
 8003284:	6178      	str	r0, [r7, #20]
        break;
 8003286:	e00f      	b.n	80032a8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003288:	4b49      	ldr	r3, [pc, #292]	; (80033b0 <UART_SetConfig+0x510>)
 800328a:	617b      	str	r3, [r7, #20]
        break;
 800328c:	e00c      	b.n	80032a8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800328e:	f7fe fcd5 	bl	8001c3c <HAL_RCC_GetSysClockFreq>
 8003292:	6178      	str	r0, [r7, #20]
        break;
 8003294:	e008      	b.n	80032a8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003296:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800329a:	617b      	str	r3, [r7, #20]
        break;
 800329c:	e004      	b.n	80032a8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800329e:	2300      	movs	r3, #0
 80032a0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	76bb      	strb	r3, [r7, #26]
        break;
 80032a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d074      	beq.n	8003398 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	005a      	lsls	r2, r3, #1
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	085b      	lsrs	r3, r3, #1
 80032b8:	441a      	add	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	2b0f      	cmp	r3, #15
 80032c8:	d916      	bls.n	80032f8 <UART_SetConfig+0x458>
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032d0:	d212      	bcs.n	80032f8 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	f023 030f 	bic.w	r3, r3, #15
 80032da:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	085b      	lsrs	r3, r3, #1
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	b29a      	uxth	r2, r3
 80032e8:	89fb      	ldrh	r3, [r7, #14]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	89fa      	ldrh	r2, [r7, #14]
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	e04f      	b.n	8003398 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	76bb      	strb	r3, [r7, #26]
 80032fc:	e04c      	b.n	8003398 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032fe:	7efb      	ldrb	r3, [r7, #27]
 8003300:	2b08      	cmp	r3, #8
 8003302:	d828      	bhi.n	8003356 <UART_SetConfig+0x4b6>
 8003304:	a201      	add	r2, pc, #4	; (adr r2, 800330c <UART_SetConfig+0x46c>)
 8003306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330a:	bf00      	nop
 800330c:	08003331 	.word	0x08003331
 8003310:	08003339 	.word	0x08003339
 8003314:	08003341 	.word	0x08003341
 8003318:	08003357 	.word	0x08003357
 800331c:	08003347 	.word	0x08003347
 8003320:	08003357 	.word	0x08003357
 8003324:	08003357 	.word	0x08003357
 8003328:	08003357 	.word	0x08003357
 800332c:	0800334f 	.word	0x0800334f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003330:	f7fe fd1c 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8003334:	6178      	str	r0, [r7, #20]
        break;
 8003336:	e013      	b.n	8003360 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003338:	f7fe fd2e 	bl	8001d98 <HAL_RCC_GetPCLK2Freq>
 800333c:	6178      	str	r0, [r7, #20]
        break;
 800333e:	e00f      	b.n	8003360 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003340:	4b1b      	ldr	r3, [pc, #108]	; (80033b0 <UART_SetConfig+0x510>)
 8003342:	617b      	str	r3, [r7, #20]
        break;
 8003344:	e00c      	b.n	8003360 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003346:	f7fe fc79 	bl	8001c3c <HAL_RCC_GetSysClockFreq>
 800334a:	6178      	str	r0, [r7, #20]
        break;
 800334c:	e008      	b.n	8003360 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800334e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003352:	617b      	str	r3, [r7, #20]
        break;
 8003354:	e004      	b.n	8003360 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003356:	2300      	movs	r3, #0
 8003358:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	76bb      	strb	r3, [r7, #26]
        break;
 800335e:	bf00      	nop
    }

    if (pclk != 0U)
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d018      	beq.n	8003398 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	085a      	lsrs	r2, r3, #1
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	441a      	add	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	fbb2 f3f3 	udiv	r3, r2, r3
 8003378:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	2b0f      	cmp	r3, #15
 800337e:	d909      	bls.n	8003394 <UART_SetConfig+0x4f4>
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003386:	d205      	bcs.n	8003394 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	b29a      	uxth	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	60da      	str	r2, [r3, #12]
 8003392:	e001      	b.n	8003398 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80033a4:	7ebb      	ldrb	r3, [r7, #26]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3720      	adds	r7, #32
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bdb0      	pop	{r4, r5, r7, pc}
 80033ae:	bf00      	nop
 80033b0:	00f42400 	.word	0x00f42400

080033b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c0:	f003 0301 	and.w	r3, r3, #1
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00a      	beq.n	80033de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00a      	beq.n	8003400 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	430a      	orrs	r2, r1
 80033fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00a      	beq.n	8003422 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	f003 0308 	and.w	r3, r3, #8
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003448:	f003 0310 	and.w	r3, r3, #16
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00a      	beq.n	8003466 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00a      	beq.n	8003488 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003490:	2b00      	cmp	r3, #0
 8003492:	d01a      	beq.n	80034ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034b2:	d10a      	bne.n	80034ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00a      	beq.n	80034ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	605a      	str	r2, [r3, #4]
  }
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af02      	add	r7, sp, #8
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003508:	f7fd fba2 	bl	8000c50 <HAL_GetTick>
 800350c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0308 	and.w	r3, r3, #8
 8003518:	2b08      	cmp	r3, #8
 800351a:	d10e      	bne.n	800353a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800351c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f82d 	bl	800358a <UART_WaitOnFlagUntilTimeout>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e023      	b.n	8003582 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b04      	cmp	r3, #4
 8003546:	d10e      	bne.n	8003566 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003548:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 f817 	bl	800358a <UART_WaitOnFlagUntilTimeout>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e00d      	b.n	8003582 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2220      	movs	r2, #32
 800356a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2220      	movs	r2, #32
 8003570:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b09c      	sub	sp, #112	; 0x70
 800358e:	af00      	add	r7, sp, #0
 8003590:	60f8      	str	r0, [r7, #12]
 8003592:	60b9      	str	r1, [r7, #8]
 8003594:	603b      	str	r3, [r7, #0]
 8003596:	4613      	mov	r3, r2
 8003598:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800359a:	e0a5      	b.n	80036e8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800359c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800359e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a2:	f000 80a1 	beq.w	80036e8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a6:	f7fd fb53 	bl	8000c50 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d302      	bcc.n	80035bc <UART_WaitOnFlagUntilTimeout+0x32>
 80035b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d13e      	bne.n	800363a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035c4:	e853 3f00 	ldrex	r3, [r3]
 80035c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80035ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80035d0:	667b      	str	r3, [r7, #100]	; 0x64
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	461a      	mov	r2, r3
 80035d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80035da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80035dc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035de:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80035e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80035e2:	e841 2300 	strex	r3, r2, [r1]
 80035e6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80035e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d1e6      	bne.n	80035bc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	3308      	adds	r3, #8
 80035f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035f8:	e853 3f00 	ldrex	r3, [r3]
 80035fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80035fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003600:	f023 0301 	bic.w	r3, r3, #1
 8003604:	663b      	str	r3, [r7, #96]	; 0x60
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	3308      	adds	r3, #8
 800360c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800360e:	64ba      	str	r2, [r7, #72]	; 0x48
 8003610:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003612:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003614:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003616:	e841 2300 	strex	r3, r2, [r1]
 800361a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800361c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1e5      	bne.n	80035ee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2220      	movs	r2, #32
 8003626:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2220      	movs	r2, #32
 800362c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e067      	b.n	800370a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0304 	and.w	r3, r3, #4
 8003644:	2b00      	cmp	r3, #0
 8003646:	d04f      	beq.n	80036e8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	69db      	ldr	r3, [r3, #28]
 800364e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003652:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003656:	d147      	bne.n	80036e8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003660:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800366a:	e853 3f00 	ldrex	r3, [r3]
 800366e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003672:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003676:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	461a      	mov	r2, r3
 800367e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003680:	637b      	str	r3, [r7, #52]	; 0x34
 8003682:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003684:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003686:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003688:	e841 2300 	strex	r3, r2, [r1]
 800368c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800368e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003690:	2b00      	cmp	r3, #0
 8003692:	d1e6      	bne.n	8003662 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	3308      	adds	r3, #8
 800369a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	e853 3f00 	ldrex	r3, [r3]
 80036a2:	613b      	str	r3, [r7, #16]
   return(result);
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	f023 0301 	bic.w	r3, r3, #1
 80036aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	3308      	adds	r3, #8
 80036b2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036b4:	623a      	str	r2, [r7, #32]
 80036b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b8:	69f9      	ldr	r1, [r7, #28]
 80036ba:	6a3a      	ldr	r2, [r7, #32]
 80036bc:	e841 2300 	strex	r3, r2, [r1]
 80036c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1e5      	bne.n	8003694 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2220      	movs	r2, #32
 80036cc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2220      	movs	r2, #32
 80036d2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e010      	b.n	800370a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	69da      	ldr	r2, [r3, #28]
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	4013      	ands	r3, r2
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	bf0c      	ite	eq
 80036f8:	2301      	moveq	r3, #1
 80036fa:	2300      	movne	r3, #0
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	461a      	mov	r2, r3
 8003700:	79fb      	ldrb	r3, [r7, #7]
 8003702:	429a      	cmp	r2, r3
 8003704:	f43f af4a 	beq.w	800359c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3770      	adds	r7, #112	; 0x70
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
	...

08003714 <__NVIC_SetPriority>:
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	6039      	str	r1, [r7, #0]
 800371e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003724:	2b00      	cmp	r3, #0
 8003726:	db0a      	blt.n	800373e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	b2da      	uxtb	r2, r3
 800372c:	490c      	ldr	r1, [pc, #48]	; (8003760 <__NVIC_SetPriority+0x4c>)
 800372e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003732:	0112      	lsls	r2, r2, #4
 8003734:	b2d2      	uxtb	r2, r2
 8003736:	440b      	add	r3, r1
 8003738:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800373c:	e00a      	b.n	8003754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	b2da      	uxtb	r2, r3
 8003742:	4908      	ldr	r1, [pc, #32]	; (8003764 <__NVIC_SetPriority+0x50>)
 8003744:	79fb      	ldrb	r3, [r7, #7]
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	3b04      	subs	r3, #4
 800374c:	0112      	lsls	r2, r2, #4
 800374e:	b2d2      	uxtb	r2, r2
 8003750:	440b      	add	r3, r1
 8003752:	761a      	strb	r2, [r3, #24]
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	e000e100 	.word	0xe000e100
 8003764:	e000ed00 	.word	0xe000ed00

08003768 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800376c:	4b05      	ldr	r3, [pc, #20]	; (8003784 <SysTick_Handler+0x1c>)
 800376e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003770:	f001 fee8 	bl	8005544 <xTaskGetSchedulerState>
 8003774:	4603      	mov	r3, r0
 8003776:	2b01      	cmp	r3, #1
 8003778:	d001      	beq.n	800377e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800377a:	f002 fccd 	bl	8006118 <xPortSysTickHandler>
  }
}
 800377e:	bf00      	nop
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	e000e010 	.word	0xe000e010

08003788 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800378c:	2100      	movs	r1, #0
 800378e:	f06f 0004 	mvn.w	r0, #4
 8003792:	f7ff ffbf 	bl	8003714 <__NVIC_SetPriority>
#endif
}
 8003796:	bf00      	nop
 8003798:	bd80      	pop	{r7, pc}
	...

0800379c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80037a2:	f3ef 8305 	mrs	r3, IPSR
 80037a6:	603b      	str	r3, [r7, #0]
  return(result);
 80037a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d003      	beq.n	80037b6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80037ae:	f06f 0305 	mvn.w	r3, #5
 80037b2:	607b      	str	r3, [r7, #4]
 80037b4:	e00c      	b.n	80037d0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80037b6:	4b0a      	ldr	r3, [pc, #40]	; (80037e0 <osKernelInitialize+0x44>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d105      	bne.n	80037ca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80037be:	4b08      	ldr	r3, [pc, #32]	; (80037e0 <osKernelInitialize+0x44>)
 80037c0:	2201      	movs	r2, #1
 80037c2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	607b      	str	r3, [r7, #4]
 80037c8:	e002      	b.n	80037d0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80037ca:	f04f 33ff 	mov.w	r3, #4294967295
 80037ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80037d0:	687b      	ldr	r3, [r7, #4]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	20000094 	.word	0x20000094

080037e4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80037ea:	f3ef 8305 	mrs	r3, IPSR
 80037ee:	603b      	str	r3, [r7, #0]
  return(result);
 80037f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <osKernelStart+0x1a>
    stat = osErrorISR;
 80037f6:	f06f 0305 	mvn.w	r3, #5
 80037fa:	607b      	str	r3, [r7, #4]
 80037fc:	e010      	b.n	8003820 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80037fe:	4b0b      	ldr	r3, [pc, #44]	; (800382c <osKernelStart+0x48>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d109      	bne.n	800381a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003806:	f7ff ffbf 	bl	8003788 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800380a:	4b08      	ldr	r3, [pc, #32]	; (800382c <osKernelStart+0x48>)
 800380c:	2202      	movs	r2, #2
 800380e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003810:	f001 fa50 	bl	8004cb4 <vTaskStartScheduler>
      stat = osOK;
 8003814:	2300      	movs	r3, #0
 8003816:	607b      	str	r3, [r7, #4]
 8003818:	e002      	b.n	8003820 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800381a:	f04f 33ff 	mov.w	r3, #4294967295
 800381e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003820:	687b      	ldr	r3, [r7, #4]
}
 8003822:	4618      	mov	r0, r3
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	20000094 	.word	0x20000094

08003830 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003830:	b580      	push	{r7, lr}
 8003832:	b08e      	sub	sp, #56	; 0x38
 8003834:	af04      	add	r7, sp, #16
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800383c:	2300      	movs	r3, #0
 800383e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003840:	f3ef 8305 	mrs	r3, IPSR
 8003844:	617b      	str	r3, [r7, #20]
  return(result);
 8003846:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003848:	2b00      	cmp	r3, #0
 800384a:	d17e      	bne.n	800394a <osThreadNew+0x11a>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d07b      	beq.n	800394a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003852:	2380      	movs	r3, #128	; 0x80
 8003854:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003856:	2318      	movs	r3, #24
 8003858:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800385a:	2300      	movs	r3, #0
 800385c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800385e:	f04f 33ff 	mov.w	r3, #4294967295
 8003862:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d045      	beq.n	80038f6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d002      	beq.n	8003878 <osThreadNew+0x48>
        name = attr->name;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d002      	beq.n	8003886 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d008      	beq.n	800389e <osThreadNew+0x6e>
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	2b38      	cmp	r3, #56	; 0x38
 8003890:	d805      	bhi.n	800389e <osThreadNew+0x6e>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <osThreadNew+0x72>
        return (NULL);
 800389e:	2300      	movs	r3, #0
 80038a0:	e054      	b.n	800394c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	089b      	lsrs	r3, r3, #2
 80038b0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00e      	beq.n	80038d8 <osThreadNew+0xa8>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	2b5b      	cmp	r3, #91	; 0x5b
 80038c0:	d90a      	bls.n	80038d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d006      	beq.n	80038d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d002      	beq.n	80038d8 <osThreadNew+0xa8>
        mem = 1;
 80038d2:	2301      	movs	r3, #1
 80038d4:	61bb      	str	r3, [r7, #24]
 80038d6:	e010      	b.n	80038fa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d10c      	bne.n	80038fa <osThreadNew+0xca>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d108      	bne.n	80038fa <osThreadNew+0xca>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d104      	bne.n	80038fa <osThreadNew+0xca>
          mem = 0;
 80038f0:	2300      	movs	r3, #0
 80038f2:	61bb      	str	r3, [r7, #24]
 80038f4:	e001      	b.n	80038fa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80038f6:	2300      	movs	r3, #0
 80038f8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d110      	bne.n	8003922 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003908:	9202      	str	r2, [sp, #8]
 800390a:	9301      	str	r3, [sp, #4]
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	6a3a      	ldr	r2, [r7, #32]
 8003914:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 fff6 	bl	8004908 <xTaskCreateStatic>
 800391c:	4603      	mov	r3, r0
 800391e:	613b      	str	r3, [r7, #16]
 8003920:	e013      	b.n	800394a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d110      	bne.n	800394a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	b29a      	uxth	r2, r3
 800392c:	f107 0310 	add.w	r3, r7, #16
 8003930:	9301      	str	r3, [sp, #4]
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f001 f841 	bl	80049c2 <xTaskCreate>
 8003940:	4603      	mov	r3, r0
 8003942:	2b01      	cmp	r3, #1
 8003944:	d001      	beq.n	800394a <osThreadNew+0x11a>
            hTask = NULL;
 8003946:	2300      	movs	r3, #0
 8003948:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800394a:	693b      	ldr	r3, [r7, #16]
}
 800394c:	4618      	mov	r0, r3
 800394e:	3728      	adds	r7, #40	; 0x28
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800395c:	f3ef 8305 	mrs	r3, IPSR
 8003960:	60bb      	str	r3, [r7, #8]
  return(result);
 8003962:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <osDelay+0x1c>
    stat = osErrorISR;
 8003968:	f06f 0305 	mvn.w	r3, #5
 800396c:	60fb      	str	r3, [r7, #12]
 800396e:	e007      	b.n	8003980 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003970:	2300      	movs	r3, #0
 8003972:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d002      	beq.n	8003980 <osDelay+0x2c>
      vTaskDelay(ticks);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f001 f966 	bl	8004c4c <vTaskDelay>
    }
  }

  return (stat);
 8003980:	68fb      	ldr	r3, [r7, #12]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800398a:	b580      	push	{r7, lr}
 800398c:	b08a      	sub	sp, #40	; 0x28
 800398e:	af02      	add	r7, sp, #8
 8003990:	60f8      	str	r0, [r7, #12]
 8003992:	60b9      	str	r1, [r7, #8]
 8003994:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003996:	2300      	movs	r3, #0
 8003998:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800399a:	f3ef 8305 	mrs	r3, IPSR
 800399e:	613b      	str	r3, [r7, #16]
  return(result);
 80039a0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d15f      	bne.n	8003a66 <osMessageQueueNew+0xdc>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d05c      	beq.n	8003a66 <osMessageQueueNew+0xdc>
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d059      	beq.n	8003a66 <osMessageQueueNew+0xdc>
    mem = -1;
 80039b2:	f04f 33ff 	mov.w	r3, #4294967295
 80039b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d029      	beq.n	8003a12 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d012      	beq.n	80039ec <osMessageQueueNew+0x62>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	2b4f      	cmp	r3, #79	; 0x4f
 80039cc:	d90e      	bls.n	80039ec <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	695a      	ldr	r2, [r3, #20]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	68b9      	ldr	r1, [r7, #8]
 80039de:	fb01 f303 	mul.w	r3, r1, r3
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d302      	bcc.n	80039ec <osMessageQueueNew+0x62>
        mem = 1;
 80039e6:	2301      	movs	r3, #1
 80039e8:	61bb      	str	r3, [r7, #24]
 80039ea:	e014      	b.n	8003a16 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d110      	bne.n	8003a16 <osMessageQueueNew+0x8c>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10c      	bne.n	8003a16 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d108      	bne.n	8003a16 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	695b      	ldr	r3, [r3, #20]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d104      	bne.n	8003a16 <osMessageQueueNew+0x8c>
          mem = 0;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	61bb      	str	r3, [r7, #24]
 8003a10:	e001      	b.n	8003a16 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003a12:	2300      	movs	r3, #0
 8003a14:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d10b      	bne.n	8003a34 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691a      	ldr	r2, [r3, #16]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	2100      	movs	r1, #0
 8003a26:	9100      	str	r1, [sp, #0]
 8003a28:	68b9      	ldr	r1, [r7, #8]
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 fa2e 	bl	8003e8c <xQueueGenericCreateStatic>
 8003a30:	61f8      	str	r0, [r7, #28]
 8003a32:	e008      	b.n	8003a46 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d105      	bne.n	8003a46 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	68b9      	ldr	r1, [r7, #8]
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 fa9c 	bl	8003f7c <xQueueGenericCreate>
 8003a44:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00c      	beq.n	8003a66 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d003      	beq.n	8003a5a <osMessageQueueNew+0xd0>
        name = attr->name;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	617b      	str	r3, [r7, #20]
 8003a58:	e001      	b.n	8003a5e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003a5e:	6979      	ldr	r1, [r7, #20]
 8003a60:	69f8      	ldr	r0, [r7, #28]
 8003a62:	f000 fef3 	bl	800484c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003a66:	69fb      	ldr	r3, [r7, #28]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3720      	adds	r7, #32
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b088      	sub	sp, #32
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	603b      	str	r3, [r7, #0]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003a84:	2300      	movs	r3, #0
 8003a86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a88:	f3ef 8305 	mrs	r3, IPSR
 8003a8c:	617b      	str	r3, [r7, #20]
  return(result);
 8003a8e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d028      	beq.n	8003ae6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d005      	beq.n	8003aa6 <osMessageQueuePut+0x36>
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d002      	beq.n	8003aa6 <osMessageQueuePut+0x36>
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003aa6:	f06f 0303 	mvn.w	r3, #3
 8003aaa:	61fb      	str	r3, [r7, #28]
 8003aac:	e038      	b.n	8003b20 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003ab2:	f107 0210 	add.w	r2, r7, #16
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	68b9      	ldr	r1, [r7, #8]
 8003aba:	69b8      	ldr	r0, [r7, #24]
 8003abc:	f000 fbba 	bl	8004234 <xQueueGenericSendFromISR>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d003      	beq.n	8003ace <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003ac6:	f06f 0302 	mvn.w	r3, #2
 8003aca:	61fb      	str	r3, [r7, #28]
 8003acc:	e028      	b.n	8003b20 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d025      	beq.n	8003b20 <osMessageQueuePut+0xb0>
 8003ad4:	4b15      	ldr	r3, [pc, #84]	; (8003b2c <osMessageQueuePut+0xbc>)
 8003ad6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	f3bf 8f4f 	dsb	sy
 8003ae0:	f3bf 8f6f 	isb	sy
 8003ae4:	e01c      	b.n	8003b20 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d002      	beq.n	8003af2 <osMessageQueuePut+0x82>
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d103      	bne.n	8003afa <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003af2:	f06f 0303 	mvn.w	r3, #3
 8003af6:	61fb      	str	r3, [r7, #28]
 8003af8:	e012      	b.n	8003b20 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003afa:	2300      	movs	r3, #0
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	68b9      	ldr	r1, [r7, #8]
 8003b00:	69b8      	ldr	r0, [r7, #24]
 8003b02:	f000 fa99 	bl	8004038 <xQueueGenericSend>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d009      	beq.n	8003b20 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003b12:	f06f 0301 	mvn.w	r3, #1
 8003b16:	61fb      	str	r3, [r7, #28]
 8003b18:	e002      	b.n	8003b20 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003b1a:	f06f 0302 	mvn.w	r3, #2
 8003b1e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003b20:	69fb      	ldr	r3, [r7, #28]
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3720      	adds	r7, #32
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	e000ed04 	.word	0xe000ed04

08003b30 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b088      	sub	sp, #32
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	607a      	str	r2, [r7, #4]
 8003b3c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003b42:	2300      	movs	r3, #0
 8003b44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b46:	f3ef 8305 	mrs	r3, IPSR
 8003b4a:	617b      	str	r3, [r7, #20]
  return(result);
 8003b4c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d028      	beq.n	8003ba4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d005      	beq.n	8003b64 <osMessageQueueGet+0x34>
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <osMessageQueueGet+0x34>
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d003      	beq.n	8003b6c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003b64:	f06f 0303 	mvn.w	r3, #3
 8003b68:	61fb      	str	r3, [r7, #28]
 8003b6a:	e037      	b.n	8003bdc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003b70:	f107 0310 	add.w	r3, r7, #16
 8003b74:	461a      	mov	r2, r3
 8003b76:	68b9      	ldr	r1, [r7, #8]
 8003b78:	69b8      	ldr	r0, [r7, #24]
 8003b7a:	f000 fcd7 	bl	800452c <xQueueReceiveFromISR>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d003      	beq.n	8003b8c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003b84:	f06f 0302 	mvn.w	r3, #2
 8003b88:	61fb      	str	r3, [r7, #28]
 8003b8a:	e027      	b.n	8003bdc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d024      	beq.n	8003bdc <osMessageQueueGet+0xac>
 8003b92:	4b15      	ldr	r3, [pc, #84]	; (8003be8 <osMessageQueueGet+0xb8>)
 8003b94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	f3bf 8f4f 	dsb	sy
 8003b9e:	f3bf 8f6f 	isb	sy
 8003ba2:	e01b      	b.n	8003bdc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d002      	beq.n	8003bb0 <osMessageQueueGet+0x80>
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d103      	bne.n	8003bb8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003bb0:	f06f 0303 	mvn.w	r3, #3
 8003bb4:	61fb      	str	r3, [r7, #28]
 8003bb6:	e011      	b.n	8003bdc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003bb8:	683a      	ldr	r2, [r7, #0]
 8003bba:	68b9      	ldr	r1, [r7, #8]
 8003bbc:	69b8      	ldr	r0, [r7, #24]
 8003bbe:	f000 fbd5 	bl	800436c <xQueueReceive>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d009      	beq.n	8003bdc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003bce:	f06f 0301 	mvn.w	r3, #1
 8003bd2:	61fb      	str	r3, [r7, #28]
 8003bd4:	e002      	b.n	8003bdc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8003bd6:	f06f 0302 	mvn.w	r3, #2
 8003bda:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003bdc:	69fb      	ldr	r3, [r7, #28]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3720      	adds	r7, #32
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	e000ed04 	.word	0xe000ed04

08003bec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	4a07      	ldr	r2, [pc, #28]	; (8003c18 <vApplicationGetIdleTaskMemory+0x2c>)
 8003bfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	4a06      	ldr	r2, [pc, #24]	; (8003c1c <vApplicationGetIdleTaskMemory+0x30>)
 8003c02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2280      	movs	r2, #128	; 0x80
 8003c08:	601a      	str	r2, [r3, #0]
}
 8003c0a:	bf00      	nop
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20000098 	.word	0x20000098
 8003c1c:	200000f4 	.word	0x200000f4

08003c20 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003c20:	b480      	push	{r7}
 8003c22:	b085      	sub	sp, #20
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	4a07      	ldr	r2, [pc, #28]	; (8003c4c <vApplicationGetTimerTaskMemory+0x2c>)
 8003c30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	4a06      	ldr	r2, [pc, #24]	; (8003c50 <vApplicationGetTimerTaskMemory+0x30>)
 8003c36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c3e:	601a      	str	r2, [r3, #0]
}
 8003c40:	bf00      	nop
 8003c42:	3714      	adds	r7, #20
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	200002f4 	.word	0x200002f4
 8003c50:	20000350 	.word	0x20000350

08003c54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f103 0208 	add.w	r2, r3, #8
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f04f 32ff 	mov.w	r2, #4294967295
 8003c6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f103 0208 	add.w	r2, r3, #8
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f103 0208 	add.w	r2, r3, #8
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ca2:	bf00      	nop
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b085      	sub	sp, #20
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
 8003cb6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	601a      	str	r2, [r3, #0]
}
 8003cea:	bf00      	nop
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr

08003cf6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b085      	sub	sp, #20
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
 8003cfe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0c:	d103      	bne.n	8003d16 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	e00c      	b.n	8003d30 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	3308      	adds	r3, #8
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	e002      	b.n	8003d24 <vListInsert+0x2e>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68ba      	ldr	r2, [r7, #8]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d2f6      	bcs.n	8003d1e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	685a      	ldr	r2, [r3, #4]
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	601a      	str	r2, [r3, #0]
}
 8003d5c:	bf00      	nop
 8003d5e:	3714      	adds	r7, #20
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	6892      	ldr	r2, [r2, #8]
 8003d7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6852      	ldr	r2, [r2, #4]
 8003d88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d103      	bne.n	8003d9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	1e5a      	subs	r2, r3, #1
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10a      	bne.n	8003de6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd4:	f383 8811 	msr	BASEPRI, r3
 8003dd8:	f3bf 8f6f 	isb	sy
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003de2:	bf00      	nop
 8003de4:	e7fe      	b.n	8003de4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003de6:	f002 f905 	bl	8005ff4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df2:	68f9      	ldr	r1, [r7, #12]
 8003df4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003df6:	fb01 f303 	mul.w	r3, r1, r3
 8003dfa:	441a      	add	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2200      	movs	r2, #0
 8003e04:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e16:	3b01      	subs	r3, #1
 8003e18:	68f9      	ldr	r1, [r7, #12]
 8003e1a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003e1c:	fb01 f303 	mul.w	r3, r1, r3
 8003e20:	441a      	add	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	22ff      	movs	r2, #255	; 0xff
 8003e2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	22ff      	movs	r2, #255	; 0xff
 8003e32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d114      	bne.n	8003e66 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d01a      	beq.n	8003e7a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	3310      	adds	r3, #16
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f001 f9bd 	bl	80051c8 <xTaskRemoveFromEventList>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d012      	beq.n	8003e7a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003e54:	4b0c      	ldr	r3, [pc, #48]	; (8003e88 <xQueueGenericReset+0xcc>)
 8003e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	f3bf 8f6f 	isb	sy
 8003e64:	e009      	b.n	8003e7a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	3310      	adds	r3, #16
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f7ff fef2 	bl	8003c54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	3324      	adds	r3, #36	; 0x24
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff feed 	bl	8003c54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003e7a:	f002 f8eb 	bl	8006054 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003e7e:	2301      	movs	r3, #1
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	e000ed04 	.word	0xe000ed04

08003e8c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b08e      	sub	sp, #56	; 0x38
 8003e90:	af02      	add	r7, sp, #8
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	607a      	str	r2, [r7, #4]
 8003e98:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10a      	bne.n	8003eb6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea4:	f383 8811 	msr	BASEPRI, r3
 8003ea8:	f3bf 8f6f 	isb	sy
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003eb2:	bf00      	nop
 8003eb4:	e7fe      	b.n	8003eb4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10a      	bne.n	8003ed2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec0:	f383 8811 	msr	BASEPRI, r3
 8003ec4:	f3bf 8f6f 	isb	sy
 8003ec8:	f3bf 8f4f 	dsb	sy
 8003ecc:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003ece:	bf00      	nop
 8003ed0:	e7fe      	b.n	8003ed0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d002      	beq.n	8003ede <xQueueGenericCreateStatic+0x52>
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <xQueueGenericCreateStatic+0x56>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <xQueueGenericCreateStatic+0x58>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d10a      	bne.n	8003efe <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eec:	f383 8811 	msr	BASEPRI, r3
 8003ef0:	f3bf 8f6f 	isb	sy
 8003ef4:	f3bf 8f4f 	dsb	sy
 8003ef8:	623b      	str	r3, [r7, #32]
}
 8003efa:	bf00      	nop
 8003efc:	e7fe      	b.n	8003efc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d102      	bne.n	8003f0a <xQueueGenericCreateStatic+0x7e>
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <xQueueGenericCreateStatic+0x82>
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e000      	b.n	8003f10 <xQueueGenericCreateStatic+0x84>
 8003f0e:	2300      	movs	r3, #0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10a      	bne.n	8003f2a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f18:	f383 8811 	msr	BASEPRI, r3
 8003f1c:	f3bf 8f6f 	isb	sy
 8003f20:	f3bf 8f4f 	dsb	sy
 8003f24:	61fb      	str	r3, [r7, #28]
}
 8003f26:	bf00      	nop
 8003f28:	e7fe      	b.n	8003f28 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003f2a:	2350      	movs	r3, #80	; 0x50
 8003f2c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	2b50      	cmp	r3, #80	; 0x50
 8003f32:	d00a      	beq.n	8003f4a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f38:	f383 8811 	msr	BASEPRI, r3
 8003f3c:	f3bf 8f6f 	isb	sy
 8003f40:	f3bf 8f4f 	dsb	sy
 8003f44:	61bb      	str	r3, [r7, #24]
}
 8003f46:	bf00      	nop
 8003f48:	e7fe      	b.n	8003f48 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003f4a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00d      	beq.n	8003f72 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f5e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	4613      	mov	r3, r2
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	68b9      	ldr	r1, [r7, #8]
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f000 f83f 	bl	8003ff0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3730      	adds	r7, #48	; 0x30
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b08a      	sub	sp, #40	; 0x28
 8003f80:	af02      	add	r7, sp, #8
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	4613      	mov	r3, r2
 8003f88:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10a      	bne.n	8003fa6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8003f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f94:	f383 8811 	msr	BASEPRI, r3
 8003f98:	f3bf 8f6f 	isb	sy
 8003f9c:	f3bf 8f4f 	dsb	sy
 8003fa0:	613b      	str	r3, [r7, #16]
}
 8003fa2:	bf00      	nop
 8003fa4:	e7fe      	b.n	8003fa4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	fb02 f303 	mul.w	r3, r2, r3
 8003fae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	3350      	adds	r3, #80	; 0x50
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f002 f93f 	bl	8006238 <pvPortMalloc>
 8003fba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d011      	beq.n	8003fe6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	3350      	adds	r3, #80	; 0x50
 8003fca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003fd4:	79fa      	ldrb	r2, [r7, #7]
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	9300      	str	r3, [sp, #0]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	68b9      	ldr	r1, [r7, #8]
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f000 f805 	bl	8003ff0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003fe6:	69bb      	ldr	r3, [r7, #24]
	}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3720      	adds	r7, #32
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
 8003ffc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d103      	bne.n	800400c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	e002      	b.n	8004012 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800401e:	2101      	movs	r1, #1
 8004020:	69b8      	ldr	r0, [r7, #24]
 8004022:	f7ff fecb 	bl	8003dbc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	78fa      	ldrb	r2, [r7, #3]
 800402a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800402e:	bf00      	nop
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
	...

08004038 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b08e      	sub	sp, #56	; 0x38
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
 8004044:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004046:	2300      	movs	r3, #0
 8004048:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800404e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10a      	bne.n	800406a <xQueueGenericSend+0x32>
	__asm volatile
 8004054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004058:	f383 8811 	msr	BASEPRI, r3
 800405c:	f3bf 8f6f 	isb	sy
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004066:	bf00      	nop
 8004068:	e7fe      	b.n	8004068 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d103      	bne.n	8004078 <xQueueGenericSend+0x40>
 8004070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004074:	2b00      	cmp	r3, #0
 8004076:	d101      	bne.n	800407c <xQueueGenericSend+0x44>
 8004078:	2301      	movs	r3, #1
 800407a:	e000      	b.n	800407e <xQueueGenericSend+0x46>
 800407c:	2300      	movs	r3, #0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d10a      	bne.n	8004098 <xQueueGenericSend+0x60>
	__asm volatile
 8004082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004086:	f383 8811 	msr	BASEPRI, r3
 800408a:	f3bf 8f6f 	isb	sy
 800408e:	f3bf 8f4f 	dsb	sy
 8004092:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004094:	bf00      	nop
 8004096:	e7fe      	b.n	8004096 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2b02      	cmp	r3, #2
 800409c:	d103      	bne.n	80040a6 <xQueueGenericSend+0x6e>
 800409e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <xQueueGenericSend+0x72>
 80040a6:	2301      	movs	r3, #1
 80040a8:	e000      	b.n	80040ac <xQueueGenericSend+0x74>
 80040aa:	2300      	movs	r3, #0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10a      	bne.n	80040c6 <xQueueGenericSend+0x8e>
	__asm volatile
 80040b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040b4:	f383 8811 	msr	BASEPRI, r3
 80040b8:	f3bf 8f6f 	isb	sy
 80040bc:	f3bf 8f4f 	dsb	sy
 80040c0:	623b      	str	r3, [r7, #32]
}
 80040c2:	bf00      	nop
 80040c4:	e7fe      	b.n	80040c4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80040c6:	f001 fa3d 	bl	8005544 <xTaskGetSchedulerState>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d102      	bne.n	80040d6 <xQueueGenericSend+0x9e>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <xQueueGenericSend+0xa2>
 80040d6:	2301      	movs	r3, #1
 80040d8:	e000      	b.n	80040dc <xQueueGenericSend+0xa4>
 80040da:	2300      	movs	r3, #0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10a      	bne.n	80040f6 <xQueueGenericSend+0xbe>
	__asm volatile
 80040e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e4:	f383 8811 	msr	BASEPRI, r3
 80040e8:	f3bf 8f6f 	isb	sy
 80040ec:	f3bf 8f4f 	dsb	sy
 80040f0:	61fb      	str	r3, [r7, #28]
}
 80040f2:	bf00      	nop
 80040f4:	e7fe      	b.n	80040f4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80040f6:	f001 ff7d 	bl	8005ff4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80040fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004102:	429a      	cmp	r2, r3
 8004104:	d302      	bcc.n	800410c <xQueueGenericSend+0xd4>
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	2b02      	cmp	r3, #2
 800410a:	d129      	bne.n	8004160 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	68b9      	ldr	r1, [r7, #8]
 8004110:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004112:	f000 fa8b 	bl	800462c <prvCopyDataToQueue>
 8004116:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	2b00      	cmp	r3, #0
 800411e:	d010      	beq.n	8004142 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004122:	3324      	adds	r3, #36	; 0x24
 8004124:	4618      	mov	r0, r3
 8004126:	f001 f84f 	bl	80051c8 <xTaskRemoveFromEventList>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d013      	beq.n	8004158 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004130:	4b3f      	ldr	r3, [pc, #252]	; (8004230 <xQueueGenericSend+0x1f8>)
 8004132:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	f3bf 8f4f 	dsb	sy
 800413c:	f3bf 8f6f 	isb	sy
 8004140:	e00a      	b.n	8004158 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004144:	2b00      	cmp	r3, #0
 8004146:	d007      	beq.n	8004158 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004148:	4b39      	ldr	r3, [pc, #228]	; (8004230 <xQueueGenericSend+0x1f8>)
 800414a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	f3bf 8f4f 	dsb	sy
 8004154:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004158:	f001 ff7c 	bl	8006054 <vPortExitCritical>
				return pdPASS;
 800415c:	2301      	movs	r3, #1
 800415e:	e063      	b.n	8004228 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d103      	bne.n	800416e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004166:	f001 ff75 	bl	8006054 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800416a:	2300      	movs	r3, #0
 800416c:	e05c      	b.n	8004228 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800416e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004170:	2b00      	cmp	r3, #0
 8004172:	d106      	bne.n	8004182 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004174:	f107 0314 	add.w	r3, r7, #20
 8004178:	4618      	mov	r0, r3
 800417a:	f001 f889 	bl	8005290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800417e:	2301      	movs	r3, #1
 8004180:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004182:	f001 ff67 	bl	8006054 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004186:	f000 fdfb 	bl	8004d80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800418a:	f001 ff33 	bl	8005ff4 <vPortEnterCritical>
 800418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004190:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004194:	b25b      	sxtb	r3, r3
 8004196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800419a:	d103      	bne.n	80041a4 <xQueueGenericSend+0x16c>
 800419c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041aa:	b25b      	sxtb	r3, r3
 80041ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b0:	d103      	bne.n	80041ba <xQueueGenericSend+0x182>
 80041b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041ba:	f001 ff4b 	bl	8006054 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80041be:	1d3a      	adds	r2, r7, #4
 80041c0:	f107 0314 	add.w	r3, r7, #20
 80041c4:	4611      	mov	r1, r2
 80041c6:	4618      	mov	r0, r3
 80041c8:	f001 f878 	bl	80052bc <xTaskCheckForTimeOut>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d124      	bne.n	800421c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80041d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80041d4:	f000 fb22 	bl	800481c <prvIsQueueFull>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d018      	beq.n	8004210 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80041de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e0:	3310      	adds	r3, #16
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	4611      	mov	r1, r2
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 ff9e 	bl	8005128 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80041ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80041ee:	f000 faad 	bl	800474c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80041f2:	f000 fdd3 	bl	8004d9c <xTaskResumeAll>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	f47f af7c 	bne.w	80040f6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80041fe:	4b0c      	ldr	r3, [pc, #48]	; (8004230 <xQueueGenericSend+0x1f8>)
 8004200:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	f3bf 8f4f 	dsb	sy
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	e772      	b.n	80040f6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004210:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004212:	f000 fa9b 	bl	800474c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004216:	f000 fdc1 	bl	8004d9c <xTaskResumeAll>
 800421a:	e76c      	b.n	80040f6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800421c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800421e:	f000 fa95 	bl	800474c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004222:	f000 fdbb 	bl	8004d9c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004226:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004228:	4618      	mov	r0, r3
 800422a:	3738      	adds	r7, #56	; 0x38
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	e000ed04 	.word	0xe000ed04

08004234 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b090      	sub	sp, #64	; 0x40
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
 8004240:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10a      	bne.n	8004262 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800424c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800425e:	bf00      	nop
 8004260:	e7fe      	b.n	8004260 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d103      	bne.n	8004270 <xQueueGenericSendFromISR+0x3c>
 8004268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800426a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <xQueueGenericSendFromISR+0x40>
 8004270:	2301      	movs	r3, #1
 8004272:	e000      	b.n	8004276 <xQueueGenericSendFromISR+0x42>
 8004274:	2300      	movs	r3, #0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10a      	bne.n	8004290 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800427a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800427e:	f383 8811 	msr	BASEPRI, r3
 8004282:	f3bf 8f6f 	isb	sy
 8004286:	f3bf 8f4f 	dsb	sy
 800428a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800428c:	bf00      	nop
 800428e:	e7fe      	b.n	800428e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	2b02      	cmp	r3, #2
 8004294:	d103      	bne.n	800429e <xQueueGenericSendFromISR+0x6a>
 8004296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800429a:	2b01      	cmp	r3, #1
 800429c:	d101      	bne.n	80042a2 <xQueueGenericSendFromISR+0x6e>
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <xQueueGenericSendFromISR+0x70>
 80042a2:	2300      	movs	r3, #0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d10a      	bne.n	80042be <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80042a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ac:	f383 8811 	msr	BASEPRI, r3
 80042b0:	f3bf 8f6f 	isb	sy
 80042b4:	f3bf 8f4f 	dsb	sy
 80042b8:	623b      	str	r3, [r7, #32]
}
 80042ba:	bf00      	nop
 80042bc:	e7fe      	b.n	80042bc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80042be:	f001 ff7b 	bl	80061b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80042c2:	f3ef 8211 	mrs	r2, BASEPRI
 80042c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ca:	f383 8811 	msr	BASEPRI, r3
 80042ce:	f3bf 8f6f 	isb	sy
 80042d2:	f3bf 8f4f 	dsb	sy
 80042d6:	61fa      	str	r2, [r7, #28]
 80042d8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80042da:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80042dc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80042de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d302      	bcc.n	80042f0 <xQueueGenericSendFromISR+0xbc>
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d12f      	bne.n	8004350 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80042f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80042fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	68b9      	ldr	r1, [r7, #8]
 8004304:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004306:	f000 f991 	bl	800462c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800430a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800430e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004312:	d112      	bne.n	800433a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004318:	2b00      	cmp	r3, #0
 800431a:	d016      	beq.n	800434a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800431c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800431e:	3324      	adds	r3, #36	; 0x24
 8004320:	4618      	mov	r0, r3
 8004322:	f000 ff51 	bl	80051c8 <xTaskRemoveFromEventList>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d00e      	beq.n	800434a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00b      	beq.n	800434a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	e007      	b.n	800434a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800433a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800433e:	3301      	adds	r3, #1
 8004340:	b2db      	uxtb	r3, r3
 8004342:	b25a      	sxtb	r2, r3
 8004344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004346:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800434a:	2301      	movs	r3, #1
 800434c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800434e:	e001      	b.n	8004354 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004350:	2300      	movs	r3, #0
 8004352:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004356:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800435e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004362:	4618      	mov	r0, r3
 8004364:	3740      	adds	r7, #64	; 0x40
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
	...

0800436c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b08c      	sub	sp, #48	; 0x30
 8004370:	af00      	add	r7, sp, #0
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004378:	2300      	movs	r3, #0
 800437a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10a      	bne.n	800439c <xQueueReceive+0x30>
	__asm volatile
 8004386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438a:	f383 8811 	msr	BASEPRI, r3
 800438e:	f3bf 8f6f 	isb	sy
 8004392:	f3bf 8f4f 	dsb	sy
 8004396:	623b      	str	r3, [r7, #32]
}
 8004398:	bf00      	nop
 800439a:	e7fe      	b.n	800439a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d103      	bne.n	80043aa <xQueueReceive+0x3e>
 80043a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <xQueueReceive+0x42>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <xQueueReceive+0x44>
 80043ae:	2300      	movs	r3, #0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10a      	bne.n	80043ca <xQueueReceive+0x5e>
	__asm volatile
 80043b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b8:	f383 8811 	msr	BASEPRI, r3
 80043bc:	f3bf 8f6f 	isb	sy
 80043c0:	f3bf 8f4f 	dsb	sy
 80043c4:	61fb      	str	r3, [r7, #28]
}
 80043c6:	bf00      	nop
 80043c8:	e7fe      	b.n	80043c8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043ca:	f001 f8bb 	bl	8005544 <xTaskGetSchedulerState>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d102      	bne.n	80043da <xQueueReceive+0x6e>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <xQueueReceive+0x72>
 80043da:	2301      	movs	r3, #1
 80043dc:	e000      	b.n	80043e0 <xQueueReceive+0x74>
 80043de:	2300      	movs	r3, #0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10a      	bne.n	80043fa <xQueueReceive+0x8e>
	__asm volatile
 80043e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e8:	f383 8811 	msr	BASEPRI, r3
 80043ec:	f3bf 8f6f 	isb	sy
 80043f0:	f3bf 8f4f 	dsb	sy
 80043f4:	61bb      	str	r3, [r7, #24]
}
 80043f6:	bf00      	nop
 80043f8:	e7fe      	b.n	80043f8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80043fa:	f001 fdfb 	bl	8005ff4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80043fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004402:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004406:	2b00      	cmp	r3, #0
 8004408:	d01f      	beq.n	800444a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800440a:	68b9      	ldr	r1, [r7, #8]
 800440c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800440e:	f000 f977 	bl	8004700 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004414:	1e5a      	subs	r2, r3, #1
 8004416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004418:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800441a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00f      	beq.n	8004442 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004424:	3310      	adds	r3, #16
 8004426:	4618      	mov	r0, r3
 8004428:	f000 fece 	bl	80051c8 <xTaskRemoveFromEventList>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d007      	beq.n	8004442 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004432:	4b3d      	ldr	r3, [pc, #244]	; (8004528 <xQueueReceive+0x1bc>)
 8004434:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004438:	601a      	str	r2, [r3, #0]
 800443a:	f3bf 8f4f 	dsb	sy
 800443e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004442:	f001 fe07 	bl	8006054 <vPortExitCritical>
				return pdPASS;
 8004446:	2301      	movs	r3, #1
 8004448:	e069      	b.n	800451e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d103      	bne.n	8004458 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004450:	f001 fe00 	bl	8006054 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004454:	2300      	movs	r3, #0
 8004456:	e062      	b.n	800451e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800445a:	2b00      	cmp	r3, #0
 800445c:	d106      	bne.n	800446c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800445e:	f107 0310 	add.w	r3, r7, #16
 8004462:	4618      	mov	r0, r3
 8004464:	f000 ff14 	bl	8005290 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004468:	2301      	movs	r3, #1
 800446a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800446c:	f001 fdf2 	bl	8006054 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004470:	f000 fc86 	bl	8004d80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004474:	f001 fdbe 	bl	8005ff4 <vPortEnterCritical>
 8004478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800447a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800447e:	b25b      	sxtb	r3, r3
 8004480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004484:	d103      	bne.n	800448e <xQueueReceive+0x122>
 8004486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004488:	2200      	movs	r2, #0
 800448a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800448e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004490:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004494:	b25b      	sxtb	r3, r3
 8004496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449a:	d103      	bne.n	80044a4 <xQueueReceive+0x138>
 800449c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044a4:	f001 fdd6 	bl	8006054 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80044a8:	1d3a      	adds	r2, r7, #4
 80044aa:	f107 0310 	add.w	r3, r7, #16
 80044ae:	4611      	mov	r1, r2
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 ff03 	bl	80052bc <xTaskCheckForTimeOut>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d123      	bne.n	8004504 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80044bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044be:	f000 f997 	bl	80047f0 <prvIsQueueEmpty>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d017      	beq.n	80044f8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80044c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ca:	3324      	adds	r3, #36	; 0x24
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	4611      	mov	r1, r2
 80044d0:	4618      	mov	r0, r3
 80044d2:	f000 fe29 	bl	8005128 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80044d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044d8:	f000 f938 	bl	800474c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80044dc:	f000 fc5e 	bl	8004d9c <xTaskResumeAll>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d189      	bne.n	80043fa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80044e6:	4b10      	ldr	r3, [pc, #64]	; (8004528 <xQueueReceive+0x1bc>)
 80044e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044ec:	601a      	str	r2, [r3, #0]
 80044ee:	f3bf 8f4f 	dsb	sy
 80044f2:	f3bf 8f6f 	isb	sy
 80044f6:	e780      	b.n	80043fa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80044f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044fa:	f000 f927 	bl	800474c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80044fe:	f000 fc4d 	bl	8004d9c <xTaskResumeAll>
 8004502:	e77a      	b.n	80043fa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004504:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004506:	f000 f921 	bl	800474c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800450a:	f000 fc47 	bl	8004d9c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800450e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004510:	f000 f96e 	bl	80047f0 <prvIsQueueEmpty>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	f43f af6f 	beq.w	80043fa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800451c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800451e:	4618      	mov	r0, r3
 8004520:	3730      	adds	r7, #48	; 0x30
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	e000ed04 	.word	0xe000ed04

0800452c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b08e      	sub	sp, #56	; 0x38
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800453c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10a      	bne.n	8004558 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8004542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004546:	f383 8811 	msr	BASEPRI, r3
 800454a:	f3bf 8f6f 	isb	sy
 800454e:	f3bf 8f4f 	dsb	sy
 8004552:	623b      	str	r3, [r7, #32]
}
 8004554:	bf00      	nop
 8004556:	e7fe      	b.n	8004556 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d103      	bne.n	8004566 <xQueueReceiveFromISR+0x3a>
 800455e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <xQueueReceiveFromISR+0x3e>
 8004566:	2301      	movs	r3, #1
 8004568:	e000      	b.n	800456c <xQueueReceiveFromISR+0x40>
 800456a:	2300      	movs	r3, #0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10a      	bne.n	8004586 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8004570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004574:	f383 8811 	msr	BASEPRI, r3
 8004578:	f3bf 8f6f 	isb	sy
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	61fb      	str	r3, [r7, #28]
}
 8004582:	bf00      	nop
 8004584:	e7fe      	b.n	8004584 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004586:	f001 fe17 	bl	80061b8 <vPortValidateInterruptPriority>
	__asm volatile
 800458a:	f3ef 8211 	mrs	r2, BASEPRI
 800458e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	61ba      	str	r2, [r7, #24]
 80045a0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80045a2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80045a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80045a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045aa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80045ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d02f      	beq.n	8004612 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80045b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80045bc:	68b9      	ldr	r1, [r7, #8]
 80045be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045c0:	f000 f89e 	bl	8004700 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80045c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c6:	1e5a      	subs	r2, r3, #1
 80045c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ca:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80045cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80045d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d4:	d112      	bne.n	80045fc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d016      	beq.n	800460c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e0:	3310      	adds	r3, #16
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 fdf0 	bl	80051c8 <xTaskRemoveFromEventList>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00e      	beq.n	800460c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00b      	beq.n	800460c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	601a      	str	r2, [r3, #0]
 80045fa:	e007      	b.n	800460c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80045fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004600:	3301      	adds	r3, #1
 8004602:	b2db      	uxtb	r3, r3
 8004604:	b25a      	sxtb	r2, r3
 8004606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004608:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800460c:	2301      	movs	r3, #1
 800460e:	637b      	str	r3, [r7, #52]	; 0x34
 8004610:	e001      	b.n	8004616 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8004612:	2300      	movs	r3, #0
 8004614:	637b      	str	r3, [r7, #52]	; 0x34
 8004616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004618:	613b      	str	r3, [r7, #16]
	__asm volatile
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	f383 8811 	msr	BASEPRI, r3
}
 8004620:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004624:	4618      	mov	r0, r3
 8004626:	3738      	adds	r7, #56	; 0x38
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b086      	sub	sp, #24
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004638:	2300      	movs	r3, #0
 800463a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004640:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10d      	bne.n	8004666 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d14d      	bne.n	80046ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 ff92 	bl	8005580 <xTaskPriorityDisinherit>
 800465c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	609a      	str	r2, [r3, #8]
 8004664:	e043      	b.n	80046ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d119      	bne.n	80046a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6858      	ldr	r0, [r3, #4]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004674:	461a      	mov	r2, r3
 8004676:	68b9      	ldr	r1, [r7, #8]
 8004678:	f001 fff2 	bl	8006660 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004684:	441a      	add	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	429a      	cmp	r2, r3
 8004694:	d32b      	bcc.n	80046ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	605a      	str	r2, [r3, #4]
 800469e:	e026      	b.n	80046ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	68d8      	ldr	r0, [r3, #12]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	461a      	mov	r2, r3
 80046aa:	68b9      	ldr	r1, [r7, #8]
 80046ac:	f001 ffd8 	bl	8006660 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	68da      	ldr	r2, [r3, #12]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b8:	425b      	negs	r3, r3
 80046ba:	441a      	add	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	68da      	ldr	r2, [r3, #12]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d207      	bcs.n	80046dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d4:	425b      	negs	r3, r3
 80046d6:	441a      	add	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d105      	bne.n	80046ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	3b01      	subs	r3, #1
 80046ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1c5a      	adds	r2, r3, #1
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80046f6:	697b      	ldr	r3, [r7, #20]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3718      	adds	r7, #24
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	2b00      	cmp	r3, #0
 8004710:	d018      	beq.n	8004744 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68da      	ldr	r2, [r3, #12]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471a:	441a      	add	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	68da      	ldr	r2, [r3, #12]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	429a      	cmp	r2, r3
 800472a:	d303      	bcc.n	8004734 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	68d9      	ldr	r1, [r3, #12]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473c:	461a      	mov	r2, r3
 800473e:	6838      	ldr	r0, [r7, #0]
 8004740:	f001 ff8e 	bl	8006660 <memcpy>
	}
}
 8004744:	bf00      	nop
 8004746:	3708      	adds	r7, #8
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004754:	f001 fc4e 	bl	8005ff4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800475e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004760:	e011      	b.n	8004786 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004766:	2b00      	cmp	r3, #0
 8004768:	d012      	beq.n	8004790 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	3324      	adds	r3, #36	; 0x24
 800476e:	4618      	mov	r0, r3
 8004770:	f000 fd2a 	bl	80051c8 <xTaskRemoveFromEventList>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800477a:	f000 fe01 	bl	8005380 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800477e:	7bfb      	ldrb	r3, [r7, #15]
 8004780:	3b01      	subs	r3, #1
 8004782:	b2db      	uxtb	r3, r3
 8004784:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800478a:	2b00      	cmp	r3, #0
 800478c:	dce9      	bgt.n	8004762 <prvUnlockQueue+0x16>
 800478e:	e000      	b.n	8004792 <prvUnlockQueue+0x46>
					break;
 8004790:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	22ff      	movs	r2, #255	; 0xff
 8004796:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800479a:	f001 fc5b 	bl	8006054 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800479e:	f001 fc29 	bl	8005ff4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80047aa:	e011      	b.n	80047d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d012      	beq.n	80047da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	3310      	adds	r3, #16
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 fd05 	bl	80051c8 <xTaskRemoveFromEventList>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d001      	beq.n	80047c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80047c4:	f000 fddc 	bl	8005380 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80047c8:	7bbb      	ldrb	r3, [r7, #14]
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80047d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	dce9      	bgt.n	80047ac <prvUnlockQueue+0x60>
 80047d8:	e000      	b.n	80047dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80047da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	22ff      	movs	r2, #255	; 0xff
 80047e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80047e4:	f001 fc36 	bl	8006054 <vPortExitCritical>
}
 80047e8:	bf00      	nop
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80047f8:	f001 fbfc 	bl	8005ff4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004800:	2b00      	cmp	r3, #0
 8004802:	d102      	bne.n	800480a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004804:	2301      	movs	r3, #1
 8004806:	60fb      	str	r3, [r7, #12]
 8004808:	e001      	b.n	800480e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800480a:	2300      	movs	r3, #0
 800480c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800480e:	f001 fc21 	bl	8006054 <vPortExitCritical>

	return xReturn;
 8004812:	68fb      	ldr	r3, [r7, #12]
}
 8004814:	4618      	mov	r0, r3
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004824:	f001 fbe6 	bl	8005ff4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004830:	429a      	cmp	r2, r3
 8004832:	d102      	bne.n	800483a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004834:	2301      	movs	r3, #1
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	e001      	b.n	800483e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800483a:	2300      	movs	r3, #0
 800483c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800483e:	f001 fc09 	bl	8006054 <vPortExitCritical>

	return xReturn;
 8004842:	68fb      	ldr	r3, [r7, #12]
}
 8004844:	4618      	mov	r0, r3
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004856:	2300      	movs	r3, #0
 8004858:	60fb      	str	r3, [r7, #12]
 800485a:	e014      	b.n	8004886 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800485c:	4a0f      	ldr	r2, [pc, #60]	; (800489c <vQueueAddToRegistry+0x50>)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10b      	bne.n	8004880 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004868:	490c      	ldr	r1, [pc, #48]	; (800489c <vQueueAddToRegistry+0x50>)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	683a      	ldr	r2, [r7, #0]
 800486e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004872:	4a0a      	ldr	r2, [pc, #40]	; (800489c <vQueueAddToRegistry+0x50>)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	00db      	lsls	r3, r3, #3
 8004878:	4413      	add	r3, r2
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800487e:	e006      	b.n	800488e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	3301      	adds	r3, #1
 8004884:	60fb      	str	r3, [r7, #12]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2b07      	cmp	r3, #7
 800488a:	d9e7      	bls.n	800485c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800488c:	bf00      	nop
 800488e:	bf00      	nop
 8004890:	3714      	adds	r7, #20
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr
 800489a:	bf00      	nop
 800489c:	20001ab0 	.word	0x20001ab0

080048a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80048b0:	f001 fba0 	bl	8005ff4 <vPortEnterCritical>
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048ba:	b25b      	sxtb	r3, r3
 80048bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c0:	d103      	bne.n	80048ca <vQueueWaitForMessageRestricted+0x2a>
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048d0:	b25b      	sxtb	r3, r3
 80048d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d6:	d103      	bne.n	80048e0 <vQueueWaitForMessageRestricted+0x40>
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048e0:	f001 fbb8 	bl	8006054 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d106      	bne.n	80048fa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	3324      	adds	r3, #36	; 0x24
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	68b9      	ldr	r1, [r7, #8]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 fc3b 	bl	8005170 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80048fa:	6978      	ldr	r0, [r7, #20]
 80048fc:	f7ff ff26 	bl	800474c <prvUnlockQueue>
	}
 8004900:	bf00      	nop
 8004902:	3718      	adds	r7, #24
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}

08004908 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004908:	b580      	push	{r7, lr}
 800490a:	b08e      	sub	sp, #56	; 0x38
 800490c:	af04      	add	r7, sp, #16
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
 8004914:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004918:	2b00      	cmp	r3, #0
 800491a:	d10a      	bne.n	8004932 <xTaskCreateStatic+0x2a>
	__asm volatile
 800491c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004920:	f383 8811 	msr	BASEPRI, r3
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	623b      	str	r3, [r7, #32]
}
 800492e:	bf00      	nop
 8004930:	e7fe      	b.n	8004930 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004934:	2b00      	cmp	r3, #0
 8004936:	d10a      	bne.n	800494e <xTaskCreateStatic+0x46>
	__asm volatile
 8004938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493c:	f383 8811 	msr	BASEPRI, r3
 8004940:	f3bf 8f6f 	isb	sy
 8004944:	f3bf 8f4f 	dsb	sy
 8004948:	61fb      	str	r3, [r7, #28]
}
 800494a:	bf00      	nop
 800494c:	e7fe      	b.n	800494c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800494e:	235c      	movs	r3, #92	; 0x5c
 8004950:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	2b5c      	cmp	r3, #92	; 0x5c
 8004956:	d00a      	beq.n	800496e <xTaskCreateStatic+0x66>
	__asm volatile
 8004958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800495c:	f383 8811 	msr	BASEPRI, r3
 8004960:	f3bf 8f6f 	isb	sy
 8004964:	f3bf 8f4f 	dsb	sy
 8004968:	61bb      	str	r3, [r7, #24]
}
 800496a:	bf00      	nop
 800496c:	e7fe      	b.n	800496c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800496e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004972:	2b00      	cmp	r3, #0
 8004974:	d01e      	beq.n	80049b4 <xTaskCreateStatic+0xac>
 8004976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004978:	2b00      	cmp	r3, #0
 800497a:	d01b      	beq.n	80049b4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800497c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800497e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004984:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004988:	2202      	movs	r2, #2
 800498a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800498e:	2300      	movs	r3, #0
 8004990:	9303      	str	r3, [sp, #12]
 8004992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004994:	9302      	str	r3, [sp, #8]
 8004996:	f107 0314 	add.w	r3, r7, #20
 800499a:	9301      	str	r3, [sp, #4]
 800499c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	68b9      	ldr	r1, [r7, #8]
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f000 f850 	bl	8004a4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80049ae:	f000 f8dd 	bl	8004b6c <prvAddNewTaskToReadyList>
 80049b2:	e001      	b.n	80049b8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80049b4:	2300      	movs	r3, #0
 80049b6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80049b8:	697b      	ldr	r3, [r7, #20]
	}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3728      	adds	r7, #40	; 0x28
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b08c      	sub	sp, #48	; 0x30
 80049c6:	af04      	add	r7, sp, #16
 80049c8:	60f8      	str	r0, [r7, #12]
 80049ca:	60b9      	str	r1, [r7, #8]
 80049cc:	603b      	str	r3, [r7, #0]
 80049ce:	4613      	mov	r3, r2
 80049d0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80049d2:	88fb      	ldrh	r3, [r7, #6]
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	4618      	mov	r0, r3
 80049d8:	f001 fc2e 	bl	8006238 <pvPortMalloc>
 80049dc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00e      	beq.n	8004a02 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80049e4:	205c      	movs	r0, #92	; 0x5c
 80049e6:	f001 fc27 	bl	8006238 <pvPortMalloc>
 80049ea:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	631a      	str	r2, [r3, #48]	; 0x30
 80049f8:	e005      	b.n	8004a06 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80049fa:	6978      	ldr	r0, [r7, #20]
 80049fc:	f001 fce8 	bl	80063d0 <vPortFree>
 8004a00:	e001      	b.n	8004a06 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004a02:	2300      	movs	r3, #0
 8004a04:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d017      	beq.n	8004a3c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a14:	88fa      	ldrh	r2, [r7, #6]
 8004a16:	2300      	movs	r3, #0
 8004a18:	9303      	str	r3, [sp, #12]
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	9302      	str	r3, [sp, #8]
 8004a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a20:	9301      	str	r3, [sp, #4]
 8004a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a24:	9300      	str	r3, [sp, #0]
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	68b9      	ldr	r1, [r7, #8]
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 f80e 	bl	8004a4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a30:	69f8      	ldr	r0, [r7, #28]
 8004a32:	f000 f89b 	bl	8004b6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004a36:	2301      	movs	r3, #1
 8004a38:	61bb      	str	r3, [r7, #24]
 8004a3a:	e002      	b.n	8004a42 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a40:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a42:	69bb      	ldr	r3, [r7, #24]
	}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3720      	adds	r7, #32
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b088      	sub	sp, #32
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
 8004a58:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a5c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	461a      	mov	r2, r3
 8004a64:	21a5      	movs	r1, #165	; 0xa5
 8004a66:	f001 fe09 	bl	800667c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004a74:	3b01      	subs	r3, #1
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004a7c:	69bb      	ldr	r3, [r7, #24]
 8004a7e:	f023 0307 	bic.w	r3, r3, #7
 8004a82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00a      	beq.n	8004aa4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a92:	f383 8811 	msr	BASEPRI, r3
 8004a96:	f3bf 8f6f 	isb	sy
 8004a9a:	f3bf 8f4f 	dsb	sy
 8004a9e:	617b      	str	r3, [r7, #20]
}
 8004aa0:	bf00      	nop
 8004aa2:	e7fe      	b.n	8004aa2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d01f      	beq.n	8004aea <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004aaa:	2300      	movs	r3, #0
 8004aac:	61fb      	str	r3, [r7, #28]
 8004aae:	e012      	b.n	8004ad6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	7819      	ldrb	r1, [r3, #0]
 8004ab8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	4413      	add	r3, r2
 8004abe:	3334      	adds	r3, #52	; 0x34
 8004ac0:	460a      	mov	r2, r1
 8004ac2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ac4:	68ba      	ldr	r2, [r7, #8]
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	4413      	add	r3, r2
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d006      	beq.n	8004ade <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	61fb      	str	r3, [r7, #28]
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	2b0f      	cmp	r3, #15
 8004ada:	d9e9      	bls.n	8004ab0 <prvInitialiseNewTask+0x64>
 8004adc:	e000      	b.n	8004ae0 <prvInitialiseNewTask+0x94>
			{
				break;
 8004ade:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ae8:	e003      	b.n	8004af2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af4:	2b37      	cmp	r3, #55	; 0x37
 8004af6:	d901      	bls.n	8004afc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004af8:	2337      	movs	r3, #55	; 0x37
 8004afa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b00:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b06:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b10:	3304      	adds	r3, #4
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7ff f8be 	bl	8003c94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1a:	3318      	adds	r3, #24
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7ff f8b9 	bl	8003c94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b26:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b2a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b30:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b36:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	68f9      	ldr	r1, [r7, #12]
 8004b4a:	69b8      	ldr	r0, [r7, #24]
 8004b4c:	f001 f928 	bl	8005da0 <pxPortInitialiseStack>
 8004b50:	4602      	mov	r2, r0
 8004b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d002      	beq.n	8004b62 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b62:	bf00      	nop
 8004b64:	3720      	adds	r7, #32
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
	...

08004b6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004b74:	f001 fa3e 	bl	8005ff4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004b78:	4b2d      	ldr	r3, [pc, #180]	; (8004c30 <prvAddNewTaskToReadyList+0xc4>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	4a2c      	ldr	r2, [pc, #176]	; (8004c30 <prvAddNewTaskToReadyList+0xc4>)
 8004b80:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004b82:	4b2c      	ldr	r3, [pc, #176]	; (8004c34 <prvAddNewTaskToReadyList+0xc8>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d109      	bne.n	8004b9e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004b8a:	4a2a      	ldr	r2, [pc, #168]	; (8004c34 <prvAddNewTaskToReadyList+0xc8>)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004b90:	4b27      	ldr	r3, [pc, #156]	; (8004c30 <prvAddNewTaskToReadyList+0xc4>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d110      	bne.n	8004bba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004b98:	f000 fc16 	bl	80053c8 <prvInitialiseTaskLists>
 8004b9c:	e00d      	b.n	8004bba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004b9e:	4b26      	ldr	r3, [pc, #152]	; (8004c38 <prvAddNewTaskToReadyList+0xcc>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d109      	bne.n	8004bba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004ba6:	4b23      	ldr	r3, [pc, #140]	; (8004c34 <prvAddNewTaskToReadyList+0xc8>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d802      	bhi.n	8004bba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004bb4:	4a1f      	ldr	r2, [pc, #124]	; (8004c34 <prvAddNewTaskToReadyList+0xc8>)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004bba:	4b20      	ldr	r3, [pc, #128]	; (8004c3c <prvAddNewTaskToReadyList+0xd0>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	4a1e      	ldr	r2, [pc, #120]	; (8004c3c <prvAddNewTaskToReadyList+0xd0>)
 8004bc2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004bc4:	4b1d      	ldr	r3, [pc, #116]	; (8004c3c <prvAddNewTaskToReadyList+0xd0>)
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bd0:	4b1b      	ldr	r3, [pc, #108]	; (8004c40 <prvAddNewTaskToReadyList+0xd4>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d903      	bls.n	8004be0 <prvAddNewTaskToReadyList+0x74>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bdc:	4a18      	ldr	r2, [pc, #96]	; (8004c40 <prvAddNewTaskToReadyList+0xd4>)
 8004bde:	6013      	str	r3, [r2, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004be4:	4613      	mov	r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	4413      	add	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4a15      	ldr	r2, [pc, #84]	; (8004c44 <prvAddNewTaskToReadyList+0xd8>)
 8004bee:	441a      	add	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	3304      	adds	r3, #4
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	4610      	mov	r0, r2
 8004bf8:	f7ff f859 	bl	8003cae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004bfc:	f001 fa2a 	bl	8006054 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004c00:	4b0d      	ldr	r3, [pc, #52]	; (8004c38 <prvAddNewTaskToReadyList+0xcc>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00e      	beq.n	8004c26 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c08:	4b0a      	ldr	r3, [pc, #40]	; (8004c34 <prvAddNewTaskToReadyList+0xc8>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d207      	bcs.n	8004c26 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c16:	4b0c      	ldr	r3, [pc, #48]	; (8004c48 <prvAddNewTaskToReadyList+0xdc>)
 8004c18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c1c:	601a      	str	r2, [r3, #0]
 8004c1e:	f3bf 8f4f 	dsb	sy
 8004c22:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c26:	bf00      	nop
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	20000c24 	.word	0x20000c24
 8004c34:	20000750 	.word	0x20000750
 8004c38:	20000c30 	.word	0x20000c30
 8004c3c:	20000c40 	.word	0x20000c40
 8004c40:	20000c2c 	.word	0x20000c2c
 8004c44:	20000754 	.word	0x20000754
 8004c48:	e000ed04 	.word	0xe000ed04

08004c4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004c54:	2300      	movs	r3, #0
 8004c56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d017      	beq.n	8004c8e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004c5e:	4b13      	ldr	r3, [pc, #76]	; (8004cac <vTaskDelay+0x60>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <vTaskDelay+0x30>
	__asm volatile
 8004c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c6a:	f383 8811 	msr	BASEPRI, r3
 8004c6e:	f3bf 8f6f 	isb	sy
 8004c72:	f3bf 8f4f 	dsb	sy
 8004c76:	60bb      	str	r3, [r7, #8]
}
 8004c78:	bf00      	nop
 8004c7a:	e7fe      	b.n	8004c7a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004c7c:	f000 f880 	bl	8004d80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004c80:	2100      	movs	r1, #0
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 fcea 	bl	800565c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004c88:	f000 f888 	bl	8004d9c <xTaskResumeAll>
 8004c8c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d107      	bne.n	8004ca4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004c94:	4b06      	ldr	r3, [pc, #24]	; (8004cb0 <vTaskDelay+0x64>)
 8004c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c9a:	601a      	str	r2, [r3, #0]
 8004c9c:	f3bf 8f4f 	dsb	sy
 8004ca0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004ca4:	bf00      	nop
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	20000c4c 	.word	0x20000c4c
 8004cb0:	e000ed04 	.word	0xe000ed04

08004cb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b08a      	sub	sp, #40	; 0x28
 8004cb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004cc2:	463a      	mov	r2, r7
 8004cc4:	1d39      	adds	r1, r7, #4
 8004cc6:	f107 0308 	add.w	r3, r7, #8
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fe ff8e 	bl	8003bec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004cd0:	6839      	ldr	r1, [r7, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68ba      	ldr	r2, [r7, #8]
 8004cd6:	9202      	str	r2, [sp, #8]
 8004cd8:	9301      	str	r3, [sp, #4]
 8004cda:	2300      	movs	r3, #0
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	2300      	movs	r3, #0
 8004ce0:	460a      	mov	r2, r1
 8004ce2:	4921      	ldr	r1, [pc, #132]	; (8004d68 <vTaskStartScheduler+0xb4>)
 8004ce4:	4821      	ldr	r0, [pc, #132]	; (8004d6c <vTaskStartScheduler+0xb8>)
 8004ce6:	f7ff fe0f 	bl	8004908 <xTaskCreateStatic>
 8004cea:	4603      	mov	r3, r0
 8004cec:	4a20      	ldr	r2, [pc, #128]	; (8004d70 <vTaskStartScheduler+0xbc>)
 8004cee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004cf0:	4b1f      	ldr	r3, [pc, #124]	; (8004d70 <vTaskStartScheduler+0xbc>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d002      	beq.n	8004cfe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	617b      	str	r3, [r7, #20]
 8004cfc:	e001      	b.n	8004d02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d102      	bne.n	8004d0e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004d08:	f000 fcfc 	bl	8005704 <xTimerCreateTimerTask>
 8004d0c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d116      	bne.n	8004d42 <vTaskStartScheduler+0x8e>
	__asm volatile
 8004d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d18:	f383 8811 	msr	BASEPRI, r3
 8004d1c:	f3bf 8f6f 	isb	sy
 8004d20:	f3bf 8f4f 	dsb	sy
 8004d24:	613b      	str	r3, [r7, #16]
}
 8004d26:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004d28:	4b12      	ldr	r3, [pc, #72]	; (8004d74 <vTaskStartScheduler+0xc0>)
 8004d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004d30:	4b11      	ldr	r3, [pc, #68]	; (8004d78 <vTaskStartScheduler+0xc4>)
 8004d32:	2201      	movs	r2, #1
 8004d34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004d36:	4b11      	ldr	r3, [pc, #68]	; (8004d7c <vTaskStartScheduler+0xc8>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004d3c:	f001 f8b8 	bl	8005eb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004d40:	e00e      	b.n	8004d60 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d48:	d10a      	bne.n	8004d60 <vTaskStartScheduler+0xac>
	__asm volatile
 8004d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	60fb      	str	r3, [r7, #12]
}
 8004d5c:	bf00      	nop
 8004d5e:	e7fe      	b.n	8004d5e <vTaskStartScheduler+0xaa>
}
 8004d60:	bf00      	nop
 8004d62:	3718      	adds	r7, #24
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	0800759c 	.word	0x0800759c
 8004d6c:	08005399 	.word	0x08005399
 8004d70:	20000c48 	.word	0x20000c48
 8004d74:	20000c44 	.word	0x20000c44
 8004d78:	20000c30 	.word	0x20000c30
 8004d7c:	20000c28 	.word	0x20000c28

08004d80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004d80:	b480      	push	{r7}
 8004d82:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004d84:	4b04      	ldr	r3, [pc, #16]	; (8004d98 <vTaskSuspendAll+0x18>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	4a03      	ldr	r2, [pc, #12]	; (8004d98 <vTaskSuspendAll+0x18>)
 8004d8c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004d8e:	bf00      	nop
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	20000c4c 	.word	0x20000c4c

08004d9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004da2:	2300      	movs	r3, #0
 8004da4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004da6:	2300      	movs	r3, #0
 8004da8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004daa:	4b42      	ldr	r3, [pc, #264]	; (8004eb4 <xTaskResumeAll+0x118>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10a      	bne.n	8004dc8 <xTaskResumeAll+0x2c>
	__asm volatile
 8004db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db6:	f383 8811 	msr	BASEPRI, r3
 8004dba:	f3bf 8f6f 	isb	sy
 8004dbe:	f3bf 8f4f 	dsb	sy
 8004dc2:	603b      	str	r3, [r7, #0]
}
 8004dc4:	bf00      	nop
 8004dc6:	e7fe      	b.n	8004dc6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004dc8:	f001 f914 	bl	8005ff4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004dcc:	4b39      	ldr	r3, [pc, #228]	; (8004eb4 <xTaskResumeAll+0x118>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	4a38      	ldr	r2, [pc, #224]	; (8004eb4 <xTaskResumeAll+0x118>)
 8004dd4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dd6:	4b37      	ldr	r3, [pc, #220]	; (8004eb4 <xTaskResumeAll+0x118>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d162      	bne.n	8004ea4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004dde:	4b36      	ldr	r3, [pc, #216]	; (8004eb8 <xTaskResumeAll+0x11c>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d05e      	beq.n	8004ea4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004de6:	e02f      	b.n	8004e48 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004de8:	4b34      	ldr	r3, [pc, #208]	; (8004ebc <xTaskResumeAll+0x120>)
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	3318      	adds	r3, #24
 8004df4:	4618      	mov	r0, r3
 8004df6:	f7fe ffb7 	bl	8003d68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	3304      	adds	r3, #4
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7fe ffb2 	bl	8003d68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e08:	4b2d      	ldr	r3, [pc, #180]	; (8004ec0 <xTaskResumeAll+0x124>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d903      	bls.n	8004e18 <xTaskResumeAll+0x7c>
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e14:	4a2a      	ldr	r2, [pc, #168]	; (8004ec0 <xTaskResumeAll+0x124>)
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4413      	add	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	4a27      	ldr	r2, [pc, #156]	; (8004ec4 <xTaskResumeAll+0x128>)
 8004e26:	441a      	add	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	4610      	mov	r0, r2
 8004e30:	f7fe ff3d 	bl	8003cae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e38:	4b23      	ldr	r3, [pc, #140]	; (8004ec8 <xTaskResumeAll+0x12c>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d302      	bcc.n	8004e48 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004e42:	4b22      	ldr	r3, [pc, #136]	; (8004ecc <xTaskResumeAll+0x130>)
 8004e44:	2201      	movs	r2, #1
 8004e46:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e48:	4b1c      	ldr	r3, [pc, #112]	; (8004ebc <xTaskResumeAll+0x120>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1cb      	bne.n	8004de8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004e56:	f000 fb55 	bl	8005504 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004e5a:	4b1d      	ldr	r3, [pc, #116]	; (8004ed0 <xTaskResumeAll+0x134>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d010      	beq.n	8004e88 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004e66:	f000 f847 	bl	8004ef8 <xTaskIncrementTick>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d002      	beq.n	8004e76 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004e70:	4b16      	ldr	r3, [pc, #88]	; (8004ecc <xTaskResumeAll+0x130>)
 8004e72:	2201      	movs	r2, #1
 8004e74:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1f1      	bne.n	8004e66 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004e82:	4b13      	ldr	r3, [pc, #76]	; (8004ed0 <xTaskResumeAll+0x134>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004e88:	4b10      	ldr	r3, [pc, #64]	; (8004ecc <xTaskResumeAll+0x130>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d009      	beq.n	8004ea4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004e90:	2301      	movs	r3, #1
 8004e92:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004e94:	4b0f      	ldr	r3, [pc, #60]	; (8004ed4 <xTaskResumeAll+0x138>)
 8004e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	f3bf 8f4f 	dsb	sy
 8004ea0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004ea4:	f001 f8d6 	bl	8006054 <vPortExitCritical>

	return xAlreadyYielded;
 8004ea8:	68bb      	ldr	r3, [r7, #8]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	20000c4c 	.word	0x20000c4c
 8004eb8:	20000c24 	.word	0x20000c24
 8004ebc:	20000be4 	.word	0x20000be4
 8004ec0:	20000c2c 	.word	0x20000c2c
 8004ec4:	20000754 	.word	0x20000754
 8004ec8:	20000750 	.word	0x20000750
 8004ecc:	20000c38 	.word	0x20000c38
 8004ed0:	20000c34 	.word	0x20000c34
 8004ed4:	e000ed04 	.word	0xe000ed04

08004ed8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004ede:	4b05      	ldr	r3, [pc, #20]	; (8004ef4 <xTaskGetTickCount+0x1c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004ee4:	687b      	ldr	r3, [r7, #4]
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	20000c28 	.word	0x20000c28

08004ef8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004efe:	2300      	movs	r3, #0
 8004f00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f02:	4b4f      	ldr	r3, [pc, #316]	; (8005040 <xTaskIncrementTick+0x148>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f040 808f 	bne.w	800502a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004f0c:	4b4d      	ldr	r3, [pc, #308]	; (8005044 <xTaskIncrementTick+0x14c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	3301      	adds	r3, #1
 8004f12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004f14:	4a4b      	ldr	r2, [pc, #300]	; (8005044 <xTaskIncrementTick+0x14c>)
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d120      	bne.n	8004f62 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004f20:	4b49      	ldr	r3, [pc, #292]	; (8005048 <xTaskIncrementTick+0x150>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00a      	beq.n	8004f40 <xTaskIncrementTick+0x48>
	__asm volatile
 8004f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f2e:	f383 8811 	msr	BASEPRI, r3
 8004f32:	f3bf 8f6f 	isb	sy
 8004f36:	f3bf 8f4f 	dsb	sy
 8004f3a:	603b      	str	r3, [r7, #0]
}
 8004f3c:	bf00      	nop
 8004f3e:	e7fe      	b.n	8004f3e <xTaskIncrementTick+0x46>
 8004f40:	4b41      	ldr	r3, [pc, #260]	; (8005048 <xTaskIncrementTick+0x150>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	60fb      	str	r3, [r7, #12]
 8004f46:	4b41      	ldr	r3, [pc, #260]	; (800504c <xTaskIncrementTick+0x154>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a3f      	ldr	r2, [pc, #252]	; (8005048 <xTaskIncrementTick+0x150>)
 8004f4c:	6013      	str	r3, [r2, #0]
 8004f4e:	4a3f      	ldr	r2, [pc, #252]	; (800504c <xTaskIncrementTick+0x154>)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6013      	str	r3, [r2, #0]
 8004f54:	4b3e      	ldr	r3, [pc, #248]	; (8005050 <xTaskIncrementTick+0x158>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	4a3d      	ldr	r2, [pc, #244]	; (8005050 <xTaskIncrementTick+0x158>)
 8004f5c:	6013      	str	r3, [r2, #0]
 8004f5e:	f000 fad1 	bl	8005504 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004f62:	4b3c      	ldr	r3, [pc, #240]	; (8005054 <xTaskIncrementTick+0x15c>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d349      	bcc.n	8005000 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f6c:	4b36      	ldr	r3, [pc, #216]	; (8005048 <xTaskIncrementTick+0x150>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d104      	bne.n	8004f80 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f76:	4b37      	ldr	r3, [pc, #220]	; (8005054 <xTaskIncrementTick+0x15c>)
 8004f78:	f04f 32ff 	mov.w	r2, #4294967295
 8004f7c:	601a      	str	r2, [r3, #0]
					break;
 8004f7e:	e03f      	b.n	8005000 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f80:	4b31      	ldr	r3, [pc, #196]	; (8005048 <xTaskIncrementTick+0x150>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d203      	bcs.n	8004fa0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004f98:	4a2e      	ldr	r2, [pc, #184]	; (8005054 <xTaskIncrementTick+0x15c>)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004f9e:	e02f      	b.n	8005000 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7fe fedf 	bl	8003d68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d004      	beq.n	8004fbc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	3318      	adds	r3, #24
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f7fe fed6 	bl	8003d68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fc0:	4b25      	ldr	r3, [pc, #148]	; (8005058 <xTaskIncrementTick+0x160>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d903      	bls.n	8004fd0 <xTaskIncrementTick+0xd8>
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fcc:	4a22      	ldr	r2, [pc, #136]	; (8005058 <xTaskIncrementTick+0x160>)
 8004fce:	6013      	str	r3, [r2, #0]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4413      	add	r3, r2
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	4a1f      	ldr	r2, [pc, #124]	; (800505c <xTaskIncrementTick+0x164>)
 8004fde:	441a      	add	r2, r3
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	3304      	adds	r3, #4
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	4610      	mov	r0, r2
 8004fe8:	f7fe fe61 	bl	8003cae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ff0:	4b1b      	ldr	r3, [pc, #108]	; (8005060 <xTaskIncrementTick+0x168>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d3b8      	bcc.n	8004f6c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ffe:	e7b5      	b.n	8004f6c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005000:	4b17      	ldr	r3, [pc, #92]	; (8005060 <xTaskIncrementTick+0x168>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005006:	4915      	ldr	r1, [pc, #84]	; (800505c <xTaskIncrementTick+0x164>)
 8005008:	4613      	mov	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	440b      	add	r3, r1
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d901      	bls.n	800501c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005018:	2301      	movs	r3, #1
 800501a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800501c:	4b11      	ldr	r3, [pc, #68]	; (8005064 <xTaskIncrementTick+0x16c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d007      	beq.n	8005034 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005024:	2301      	movs	r3, #1
 8005026:	617b      	str	r3, [r7, #20]
 8005028:	e004      	b.n	8005034 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800502a:	4b0f      	ldr	r3, [pc, #60]	; (8005068 <xTaskIncrementTick+0x170>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	3301      	adds	r3, #1
 8005030:	4a0d      	ldr	r2, [pc, #52]	; (8005068 <xTaskIncrementTick+0x170>)
 8005032:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005034:	697b      	ldr	r3, [r7, #20]
}
 8005036:	4618      	mov	r0, r3
 8005038:	3718      	adds	r7, #24
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	20000c4c 	.word	0x20000c4c
 8005044:	20000c28 	.word	0x20000c28
 8005048:	20000bdc 	.word	0x20000bdc
 800504c:	20000be0 	.word	0x20000be0
 8005050:	20000c3c 	.word	0x20000c3c
 8005054:	20000c44 	.word	0x20000c44
 8005058:	20000c2c 	.word	0x20000c2c
 800505c:	20000754 	.word	0x20000754
 8005060:	20000750 	.word	0x20000750
 8005064:	20000c38 	.word	0x20000c38
 8005068:	20000c34 	.word	0x20000c34

0800506c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005072:	4b28      	ldr	r3, [pc, #160]	; (8005114 <vTaskSwitchContext+0xa8>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d003      	beq.n	8005082 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800507a:	4b27      	ldr	r3, [pc, #156]	; (8005118 <vTaskSwitchContext+0xac>)
 800507c:	2201      	movs	r2, #1
 800507e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005080:	e041      	b.n	8005106 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8005082:	4b25      	ldr	r3, [pc, #148]	; (8005118 <vTaskSwitchContext+0xac>)
 8005084:	2200      	movs	r2, #0
 8005086:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005088:	4b24      	ldr	r3, [pc, #144]	; (800511c <vTaskSwitchContext+0xb0>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	60fb      	str	r3, [r7, #12]
 800508e:	e010      	b.n	80050b2 <vTaskSwitchContext+0x46>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d10a      	bne.n	80050ac <vTaskSwitchContext+0x40>
	__asm volatile
 8005096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509a:	f383 8811 	msr	BASEPRI, r3
 800509e:	f3bf 8f6f 	isb	sy
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	607b      	str	r3, [r7, #4]
}
 80050a8:	bf00      	nop
 80050aa:	e7fe      	b.n	80050aa <vTaskSwitchContext+0x3e>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	3b01      	subs	r3, #1
 80050b0:	60fb      	str	r3, [r7, #12]
 80050b2:	491b      	ldr	r1, [pc, #108]	; (8005120 <vTaskSwitchContext+0xb4>)
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	4613      	mov	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	4413      	add	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	440b      	add	r3, r1
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0e4      	beq.n	8005090 <vTaskSwitchContext+0x24>
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4613      	mov	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	4413      	add	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	4a13      	ldr	r2, [pc, #76]	; (8005120 <vTaskSwitchContext+0xb4>)
 80050d2:	4413      	add	r3, r2
 80050d4:	60bb      	str	r3, [r7, #8]
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	605a      	str	r2, [r3, #4]
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	685a      	ldr	r2, [r3, #4]
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	3308      	adds	r3, #8
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d104      	bne.n	80050f6 <vTaskSwitchContext+0x8a>
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	685a      	ldr	r2, [r3, #4]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	605a      	str	r2, [r3, #4]
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	4a09      	ldr	r2, [pc, #36]	; (8005124 <vTaskSwitchContext+0xb8>)
 80050fe:	6013      	str	r3, [r2, #0]
 8005100:	4a06      	ldr	r2, [pc, #24]	; (800511c <vTaskSwitchContext+0xb0>)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6013      	str	r3, [r2, #0]
}
 8005106:	bf00      	nop
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	20000c4c 	.word	0x20000c4c
 8005118:	20000c38 	.word	0x20000c38
 800511c:	20000c2c 	.word	0x20000c2c
 8005120:	20000754 	.word	0x20000754
 8005124:	20000750 	.word	0x20000750

08005128 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10a      	bne.n	800514e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800513c:	f383 8811 	msr	BASEPRI, r3
 8005140:	f3bf 8f6f 	isb	sy
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	60fb      	str	r3, [r7, #12]
}
 800514a:	bf00      	nop
 800514c:	e7fe      	b.n	800514c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800514e:	4b07      	ldr	r3, [pc, #28]	; (800516c <vTaskPlaceOnEventList+0x44>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	3318      	adds	r3, #24
 8005154:	4619      	mov	r1, r3
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7fe fdcd 	bl	8003cf6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800515c:	2101      	movs	r1, #1
 800515e:	6838      	ldr	r0, [r7, #0]
 8005160:	f000 fa7c 	bl	800565c <prvAddCurrentTaskToDelayedList>
}
 8005164:	bf00      	nop
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	20000750 	.word	0x20000750

08005170 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005170:	b580      	push	{r7, lr}
 8005172:	b086      	sub	sp, #24
 8005174:	af00      	add	r7, sp, #0
 8005176:	60f8      	str	r0, [r7, #12]
 8005178:	60b9      	str	r1, [r7, #8]
 800517a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10a      	bne.n	8005198 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005186:	f383 8811 	msr	BASEPRI, r3
 800518a:	f3bf 8f6f 	isb	sy
 800518e:	f3bf 8f4f 	dsb	sy
 8005192:	617b      	str	r3, [r7, #20]
}
 8005194:	bf00      	nop
 8005196:	e7fe      	b.n	8005196 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005198:	4b0a      	ldr	r3, [pc, #40]	; (80051c4 <vTaskPlaceOnEventListRestricted+0x54>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	3318      	adds	r3, #24
 800519e:	4619      	mov	r1, r3
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f7fe fd84 	bl	8003cae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d002      	beq.n	80051b2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80051ac:	f04f 33ff 	mov.w	r3, #4294967295
 80051b0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80051b2:	6879      	ldr	r1, [r7, #4]
 80051b4:	68b8      	ldr	r0, [r7, #8]
 80051b6:	f000 fa51 	bl	800565c <prvAddCurrentTaskToDelayedList>
	}
 80051ba:	bf00      	nop
 80051bc:	3718      	adds	r7, #24
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	20000750 	.word	0x20000750

080051c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d10a      	bne.n	80051f4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80051de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e2:	f383 8811 	msr	BASEPRI, r3
 80051e6:	f3bf 8f6f 	isb	sy
 80051ea:	f3bf 8f4f 	dsb	sy
 80051ee:	60fb      	str	r3, [r7, #12]
}
 80051f0:	bf00      	nop
 80051f2:	e7fe      	b.n	80051f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	3318      	adds	r3, #24
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7fe fdb5 	bl	8003d68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051fe:	4b1e      	ldr	r3, [pc, #120]	; (8005278 <xTaskRemoveFromEventList+0xb0>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d11d      	bne.n	8005242 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	3304      	adds	r3, #4
 800520a:	4618      	mov	r0, r3
 800520c:	f7fe fdac 	bl	8003d68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005214:	4b19      	ldr	r3, [pc, #100]	; (800527c <xTaskRemoveFromEventList+0xb4>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	429a      	cmp	r2, r3
 800521a:	d903      	bls.n	8005224 <xTaskRemoveFromEventList+0x5c>
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005220:	4a16      	ldr	r2, [pc, #88]	; (800527c <xTaskRemoveFromEventList+0xb4>)
 8005222:	6013      	str	r3, [r2, #0]
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005228:	4613      	mov	r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	4413      	add	r3, r2
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4a13      	ldr	r2, [pc, #76]	; (8005280 <xTaskRemoveFromEventList+0xb8>)
 8005232:	441a      	add	r2, r3
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	3304      	adds	r3, #4
 8005238:	4619      	mov	r1, r3
 800523a:	4610      	mov	r0, r2
 800523c:	f7fe fd37 	bl	8003cae <vListInsertEnd>
 8005240:	e005      	b.n	800524e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	3318      	adds	r3, #24
 8005246:	4619      	mov	r1, r3
 8005248:	480e      	ldr	r0, [pc, #56]	; (8005284 <xTaskRemoveFromEventList+0xbc>)
 800524a:	f7fe fd30 	bl	8003cae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005252:	4b0d      	ldr	r3, [pc, #52]	; (8005288 <xTaskRemoveFromEventList+0xc0>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005258:	429a      	cmp	r2, r3
 800525a:	d905      	bls.n	8005268 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800525c:	2301      	movs	r3, #1
 800525e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005260:	4b0a      	ldr	r3, [pc, #40]	; (800528c <xTaskRemoveFromEventList+0xc4>)
 8005262:	2201      	movs	r2, #1
 8005264:	601a      	str	r2, [r3, #0]
 8005266:	e001      	b.n	800526c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005268:	2300      	movs	r3, #0
 800526a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800526c:	697b      	ldr	r3, [r7, #20]
}
 800526e:	4618      	mov	r0, r3
 8005270:	3718      	adds	r7, #24
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	20000c4c 	.word	0x20000c4c
 800527c:	20000c2c 	.word	0x20000c2c
 8005280:	20000754 	.word	0x20000754
 8005284:	20000be4 	.word	0x20000be4
 8005288:	20000750 	.word	0x20000750
 800528c:	20000c38 	.word	0x20000c38

08005290 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005298:	4b06      	ldr	r3, [pc, #24]	; (80052b4 <vTaskInternalSetTimeOutState+0x24>)
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80052a0:	4b05      	ldr	r3, [pc, #20]	; (80052b8 <vTaskInternalSetTimeOutState+0x28>)
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	605a      	str	r2, [r3, #4]
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr
 80052b4:	20000c3c 	.word	0x20000c3c
 80052b8:	20000c28 	.word	0x20000c28

080052bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b088      	sub	sp, #32
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10a      	bne.n	80052e2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80052cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052d0:	f383 8811 	msr	BASEPRI, r3
 80052d4:	f3bf 8f6f 	isb	sy
 80052d8:	f3bf 8f4f 	dsb	sy
 80052dc:	613b      	str	r3, [r7, #16]
}
 80052de:	bf00      	nop
 80052e0:	e7fe      	b.n	80052e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10a      	bne.n	80052fe <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80052e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ec:	f383 8811 	msr	BASEPRI, r3
 80052f0:	f3bf 8f6f 	isb	sy
 80052f4:	f3bf 8f4f 	dsb	sy
 80052f8:	60fb      	str	r3, [r7, #12]
}
 80052fa:	bf00      	nop
 80052fc:	e7fe      	b.n	80052fc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80052fe:	f000 fe79 	bl	8005ff4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005302:	4b1d      	ldr	r3, [pc, #116]	; (8005378 <xTaskCheckForTimeOut+0xbc>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	1ad3      	subs	r3, r2, r3
 8005310:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531a:	d102      	bne.n	8005322 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800531c:	2300      	movs	r3, #0
 800531e:	61fb      	str	r3, [r7, #28]
 8005320:	e023      	b.n	800536a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	4b15      	ldr	r3, [pc, #84]	; (800537c <xTaskCheckForTimeOut+0xc0>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	429a      	cmp	r2, r3
 800532c:	d007      	beq.n	800533e <xTaskCheckForTimeOut+0x82>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	69ba      	ldr	r2, [r7, #24]
 8005334:	429a      	cmp	r2, r3
 8005336:	d302      	bcc.n	800533e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005338:	2301      	movs	r3, #1
 800533a:	61fb      	str	r3, [r7, #28]
 800533c:	e015      	b.n	800536a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	429a      	cmp	r2, r3
 8005346:	d20b      	bcs.n	8005360 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	1ad2      	subs	r2, r2, r3
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f7ff ff9b 	bl	8005290 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800535a:	2300      	movs	r3, #0
 800535c:	61fb      	str	r3, [r7, #28]
 800535e:	e004      	b.n	800536a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2200      	movs	r2, #0
 8005364:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005366:	2301      	movs	r3, #1
 8005368:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800536a:	f000 fe73 	bl	8006054 <vPortExitCritical>

	return xReturn;
 800536e:	69fb      	ldr	r3, [r7, #28]
}
 8005370:	4618      	mov	r0, r3
 8005372:	3720      	adds	r7, #32
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	20000c28 	.word	0x20000c28
 800537c:	20000c3c 	.word	0x20000c3c

08005380 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005380:	b480      	push	{r7}
 8005382:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005384:	4b03      	ldr	r3, [pc, #12]	; (8005394 <vTaskMissedYield+0x14>)
 8005386:	2201      	movs	r2, #1
 8005388:	601a      	str	r2, [r3, #0]
}
 800538a:	bf00      	nop
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	20000c38 	.word	0x20000c38

08005398 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80053a0:	f000 f852 	bl	8005448 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80053a4:	4b06      	ldr	r3, [pc, #24]	; (80053c0 <prvIdleTask+0x28>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d9f9      	bls.n	80053a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80053ac:	4b05      	ldr	r3, [pc, #20]	; (80053c4 <prvIdleTask+0x2c>)
 80053ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053b2:	601a      	str	r2, [r3, #0]
 80053b4:	f3bf 8f4f 	dsb	sy
 80053b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80053bc:	e7f0      	b.n	80053a0 <prvIdleTask+0x8>
 80053be:	bf00      	nop
 80053c0:	20000754 	.word	0x20000754
 80053c4:	e000ed04 	.word	0xe000ed04

080053c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80053ce:	2300      	movs	r3, #0
 80053d0:	607b      	str	r3, [r7, #4]
 80053d2:	e00c      	b.n	80053ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	4613      	mov	r3, r2
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	4413      	add	r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	4a12      	ldr	r2, [pc, #72]	; (8005428 <prvInitialiseTaskLists+0x60>)
 80053e0:	4413      	add	r3, r2
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7fe fc36 	bl	8003c54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	3301      	adds	r3, #1
 80053ec:	607b      	str	r3, [r7, #4]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2b37      	cmp	r3, #55	; 0x37
 80053f2:	d9ef      	bls.n	80053d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80053f4:	480d      	ldr	r0, [pc, #52]	; (800542c <prvInitialiseTaskLists+0x64>)
 80053f6:	f7fe fc2d 	bl	8003c54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80053fa:	480d      	ldr	r0, [pc, #52]	; (8005430 <prvInitialiseTaskLists+0x68>)
 80053fc:	f7fe fc2a 	bl	8003c54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005400:	480c      	ldr	r0, [pc, #48]	; (8005434 <prvInitialiseTaskLists+0x6c>)
 8005402:	f7fe fc27 	bl	8003c54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005406:	480c      	ldr	r0, [pc, #48]	; (8005438 <prvInitialiseTaskLists+0x70>)
 8005408:	f7fe fc24 	bl	8003c54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800540c:	480b      	ldr	r0, [pc, #44]	; (800543c <prvInitialiseTaskLists+0x74>)
 800540e:	f7fe fc21 	bl	8003c54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005412:	4b0b      	ldr	r3, [pc, #44]	; (8005440 <prvInitialiseTaskLists+0x78>)
 8005414:	4a05      	ldr	r2, [pc, #20]	; (800542c <prvInitialiseTaskLists+0x64>)
 8005416:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005418:	4b0a      	ldr	r3, [pc, #40]	; (8005444 <prvInitialiseTaskLists+0x7c>)
 800541a:	4a05      	ldr	r2, [pc, #20]	; (8005430 <prvInitialiseTaskLists+0x68>)
 800541c:	601a      	str	r2, [r3, #0]
}
 800541e:	bf00      	nop
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	20000754 	.word	0x20000754
 800542c:	20000bb4 	.word	0x20000bb4
 8005430:	20000bc8 	.word	0x20000bc8
 8005434:	20000be4 	.word	0x20000be4
 8005438:	20000bf8 	.word	0x20000bf8
 800543c:	20000c10 	.word	0x20000c10
 8005440:	20000bdc 	.word	0x20000bdc
 8005444:	20000be0 	.word	0x20000be0

08005448 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800544e:	e019      	b.n	8005484 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005450:	f000 fdd0 	bl	8005ff4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005454:	4b10      	ldr	r3, [pc, #64]	; (8005498 <prvCheckTasksWaitingTermination+0x50>)
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	3304      	adds	r3, #4
 8005460:	4618      	mov	r0, r3
 8005462:	f7fe fc81 	bl	8003d68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005466:	4b0d      	ldr	r3, [pc, #52]	; (800549c <prvCheckTasksWaitingTermination+0x54>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	3b01      	subs	r3, #1
 800546c:	4a0b      	ldr	r2, [pc, #44]	; (800549c <prvCheckTasksWaitingTermination+0x54>)
 800546e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005470:	4b0b      	ldr	r3, [pc, #44]	; (80054a0 <prvCheckTasksWaitingTermination+0x58>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	3b01      	subs	r3, #1
 8005476:	4a0a      	ldr	r2, [pc, #40]	; (80054a0 <prvCheckTasksWaitingTermination+0x58>)
 8005478:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800547a:	f000 fdeb 	bl	8006054 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 f810 	bl	80054a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005484:	4b06      	ldr	r3, [pc, #24]	; (80054a0 <prvCheckTasksWaitingTermination+0x58>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1e1      	bne.n	8005450 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800548c:	bf00      	nop
 800548e:	bf00      	nop
 8005490:	3708      	adds	r7, #8
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20000bf8 	.word	0x20000bf8
 800549c:	20000c24 	.word	0x20000c24
 80054a0:	20000c0c 	.word	0x20000c0c

080054a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d108      	bne.n	80054c8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 ff88 	bl	80063d0 <vPortFree>
				vPortFree( pxTCB );
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 ff85 	bl	80063d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80054c6:	e018      	b.n	80054fa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d103      	bne.n	80054da <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 ff7c 	bl	80063d0 <vPortFree>
	}
 80054d8:	e00f      	b.n	80054fa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d00a      	beq.n	80054fa <prvDeleteTCB+0x56>
	__asm volatile
 80054e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e8:	f383 8811 	msr	BASEPRI, r3
 80054ec:	f3bf 8f6f 	isb	sy
 80054f0:	f3bf 8f4f 	dsb	sy
 80054f4:	60fb      	str	r3, [r7, #12]
}
 80054f6:	bf00      	nop
 80054f8:	e7fe      	b.n	80054f8 <prvDeleteTCB+0x54>
	}
 80054fa:	bf00      	nop
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
	...

08005504 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800550a:	4b0c      	ldr	r3, [pc, #48]	; (800553c <prvResetNextTaskUnblockTime+0x38>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d104      	bne.n	800551e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005514:	4b0a      	ldr	r3, [pc, #40]	; (8005540 <prvResetNextTaskUnblockTime+0x3c>)
 8005516:	f04f 32ff 	mov.w	r2, #4294967295
 800551a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800551c:	e008      	b.n	8005530 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800551e:	4b07      	ldr	r3, [pc, #28]	; (800553c <prvResetNextTaskUnblockTime+0x38>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	4a04      	ldr	r2, [pc, #16]	; (8005540 <prvResetNextTaskUnblockTime+0x3c>)
 800552e:	6013      	str	r3, [r2, #0]
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr
 800553c:	20000bdc 	.word	0x20000bdc
 8005540:	20000c44 	.word	0x20000c44

08005544 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005544:	b480      	push	{r7}
 8005546:	b083      	sub	sp, #12
 8005548:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800554a:	4b0b      	ldr	r3, [pc, #44]	; (8005578 <xTaskGetSchedulerState+0x34>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d102      	bne.n	8005558 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005552:	2301      	movs	r3, #1
 8005554:	607b      	str	r3, [r7, #4]
 8005556:	e008      	b.n	800556a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005558:	4b08      	ldr	r3, [pc, #32]	; (800557c <xTaskGetSchedulerState+0x38>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d102      	bne.n	8005566 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005560:	2302      	movs	r3, #2
 8005562:	607b      	str	r3, [r7, #4]
 8005564:	e001      	b.n	800556a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005566:	2300      	movs	r3, #0
 8005568:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800556a:	687b      	ldr	r3, [r7, #4]
	}
 800556c:	4618      	mov	r0, r3
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr
 8005578:	20000c30 	.word	0x20000c30
 800557c:	20000c4c 	.word	0x20000c4c

08005580 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800558c:	2300      	movs	r3, #0
 800558e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d056      	beq.n	8005644 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005596:	4b2e      	ldr	r3, [pc, #184]	; (8005650 <xTaskPriorityDisinherit+0xd0>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	693a      	ldr	r2, [r7, #16]
 800559c:	429a      	cmp	r2, r3
 800559e:	d00a      	beq.n	80055b6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80055a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	60fb      	str	r3, [r7, #12]
}
 80055b2:	bf00      	nop
 80055b4:	e7fe      	b.n	80055b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d10a      	bne.n	80055d4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80055be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c2:	f383 8811 	msr	BASEPRI, r3
 80055c6:	f3bf 8f6f 	isb	sy
 80055ca:	f3bf 8f4f 	dsb	sy
 80055ce:	60bb      	str	r3, [r7, #8]
}
 80055d0:	bf00      	nop
 80055d2:	e7fe      	b.n	80055d2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055d8:	1e5a      	subs	r2, r3, #1
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d02c      	beq.n	8005644 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d128      	bne.n	8005644 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	3304      	adds	r3, #4
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7fe fbb6 	bl	8003d68 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005608:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005614:	4b0f      	ldr	r3, [pc, #60]	; (8005654 <xTaskPriorityDisinherit+0xd4>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	429a      	cmp	r2, r3
 800561a:	d903      	bls.n	8005624 <xTaskPriorityDisinherit+0xa4>
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005620:	4a0c      	ldr	r2, [pc, #48]	; (8005654 <xTaskPriorityDisinherit+0xd4>)
 8005622:	6013      	str	r3, [r2, #0]
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005628:	4613      	mov	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4413      	add	r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	4a09      	ldr	r2, [pc, #36]	; (8005658 <xTaskPriorityDisinherit+0xd8>)
 8005632:	441a      	add	r2, r3
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	3304      	adds	r3, #4
 8005638:	4619      	mov	r1, r3
 800563a:	4610      	mov	r0, r2
 800563c:	f7fe fb37 	bl	8003cae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005640:	2301      	movs	r3, #1
 8005642:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005644:	697b      	ldr	r3, [r7, #20]
	}
 8005646:	4618      	mov	r0, r3
 8005648:	3718      	adds	r7, #24
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	20000750 	.word	0x20000750
 8005654:	20000c2c 	.word	0x20000c2c
 8005658:	20000754 	.word	0x20000754

0800565c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005666:	4b21      	ldr	r3, [pc, #132]	; (80056ec <prvAddCurrentTaskToDelayedList+0x90>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800566c:	4b20      	ldr	r3, [pc, #128]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	3304      	adds	r3, #4
 8005672:	4618      	mov	r0, r3
 8005674:	f7fe fb78 	bl	8003d68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800567e:	d10a      	bne.n	8005696 <prvAddCurrentTaskToDelayedList+0x3a>
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d007      	beq.n	8005696 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005686:	4b1a      	ldr	r3, [pc, #104]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	3304      	adds	r3, #4
 800568c:	4619      	mov	r1, r3
 800568e:	4819      	ldr	r0, [pc, #100]	; (80056f4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005690:	f7fe fb0d 	bl	8003cae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005694:	e026      	b.n	80056e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4413      	add	r3, r2
 800569c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800569e:	4b14      	ldr	r3, [pc, #80]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80056a6:	68ba      	ldr	r2, [r7, #8]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d209      	bcs.n	80056c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056ae:	4b12      	ldr	r3, [pc, #72]	; (80056f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	4b0f      	ldr	r3, [pc, #60]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	3304      	adds	r3, #4
 80056b8:	4619      	mov	r1, r3
 80056ba:	4610      	mov	r0, r2
 80056bc:	f7fe fb1b 	bl	8003cf6 <vListInsert>
}
 80056c0:	e010      	b.n	80056e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056c2:	4b0e      	ldr	r3, [pc, #56]	; (80056fc <prvAddCurrentTaskToDelayedList+0xa0>)
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	4b0a      	ldr	r3, [pc, #40]	; (80056f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	3304      	adds	r3, #4
 80056cc:	4619      	mov	r1, r3
 80056ce:	4610      	mov	r0, r2
 80056d0:	f7fe fb11 	bl	8003cf6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80056d4:	4b0a      	ldr	r3, [pc, #40]	; (8005700 <prvAddCurrentTaskToDelayedList+0xa4>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d202      	bcs.n	80056e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80056de:	4a08      	ldr	r2, [pc, #32]	; (8005700 <prvAddCurrentTaskToDelayedList+0xa4>)
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	6013      	str	r3, [r2, #0]
}
 80056e4:	bf00      	nop
 80056e6:	3710      	adds	r7, #16
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	20000c28 	.word	0x20000c28
 80056f0:	20000750 	.word	0x20000750
 80056f4:	20000c10 	.word	0x20000c10
 80056f8:	20000be0 	.word	0x20000be0
 80056fc:	20000bdc 	.word	0x20000bdc
 8005700:	20000c44 	.word	0x20000c44

08005704 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b08a      	sub	sp, #40	; 0x28
 8005708:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800570a:	2300      	movs	r3, #0
 800570c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800570e:	f000 fb07 	bl	8005d20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005712:	4b1c      	ldr	r3, [pc, #112]	; (8005784 <xTimerCreateTimerTask+0x80>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d021      	beq.n	800575e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800571a:	2300      	movs	r3, #0
 800571c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800571e:	2300      	movs	r3, #0
 8005720:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005722:	1d3a      	adds	r2, r7, #4
 8005724:	f107 0108 	add.w	r1, r7, #8
 8005728:	f107 030c 	add.w	r3, r7, #12
 800572c:	4618      	mov	r0, r3
 800572e:	f7fe fa77 	bl	8003c20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005732:	6879      	ldr	r1, [r7, #4]
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	9202      	str	r2, [sp, #8]
 800573a:	9301      	str	r3, [sp, #4]
 800573c:	2302      	movs	r3, #2
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	2300      	movs	r3, #0
 8005742:	460a      	mov	r2, r1
 8005744:	4910      	ldr	r1, [pc, #64]	; (8005788 <xTimerCreateTimerTask+0x84>)
 8005746:	4811      	ldr	r0, [pc, #68]	; (800578c <xTimerCreateTimerTask+0x88>)
 8005748:	f7ff f8de 	bl	8004908 <xTaskCreateStatic>
 800574c:	4603      	mov	r3, r0
 800574e:	4a10      	ldr	r2, [pc, #64]	; (8005790 <xTimerCreateTimerTask+0x8c>)
 8005750:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005752:	4b0f      	ldr	r3, [pc, #60]	; (8005790 <xTimerCreateTimerTask+0x8c>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800575a:	2301      	movs	r3, #1
 800575c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d10a      	bne.n	800577a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005768:	f383 8811 	msr	BASEPRI, r3
 800576c:	f3bf 8f6f 	isb	sy
 8005770:	f3bf 8f4f 	dsb	sy
 8005774:	613b      	str	r3, [r7, #16]
}
 8005776:	bf00      	nop
 8005778:	e7fe      	b.n	8005778 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800577a:	697b      	ldr	r3, [r7, #20]
}
 800577c:	4618      	mov	r0, r3
 800577e:	3718      	adds	r7, #24
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	20000c80 	.word	0x20000c80
 8005788:	080075a4 	.word	0x080075a4
 800578c:	080058c9 	.word	0x080058c9
 8005790:	20000c84 	.word	0x20000c84

08005794 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b08a      	sub	sp, #40	; 0x28
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]
 80057a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80057a2:	2300      	movs	r3, #0
 80057a4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d10a      	bne.n	80057c2 <xTimerGenericCommand+0x2e>
	__asm volatile
 80057ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057b0:	f383 8811 	msr	BASEPRI, r3
 80057b4:	f3bf 8f6f 	isb	sy
 80057b8:	f3bf 8f4f 	dsb	sy
 80057bc:	623b      	str	r3, [r7, #32]
}
 80057be:	bf00      	nop
 80057c0:	e7fe      	b.n	80057c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80057c2:	4b1a      	ldr	r3, [pc, #104]	; (800582c <xTimerGenericCommand+0x98>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d02a      	beq.n	8005820 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	2b05      	cmp	r3, #5
 80057da:	dc18      	bgt.n	800580e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80057dc:	f7ff feb2 	bl	8005544 <xTaskGetSchedulerState>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d109      	bne.n	80057fa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80057e6:	4b11      	ldr	r3, [pc, #68]	; (800582c <xTimerGenericCommand+0x98>)
 80057e8:	6818      	ldr	r0, [r3, #0]
 80057ea:	f107 0110 	add.w	r1, r7, #16
 80057ee:	2300      	movs	r3, #0
 80057f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057f2:	f7fe fc21 	bl	8004038 <xQueueGenericSend>
 80057f6:	6278      	str	r0, [r7, #36]	; 0x24
 80057f8:	e012      	b.n	8005820 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80057fa:	4b0c      	ldr	r3, [pc, #48]	; (800582c <xTimerGenericCommand+0x98>)
 80057fc:	6818      	ldr	r0, [r3, #0]
 80057fe:	f107 0110 	add.w	r1, r7, #16
 8005802:	2300      	movs	r3, #0
 8005804:	2200      	movs	r2, #0
 8005806:	f7fe fc17 	bl	8004038 <xQueueGenericSend>
 800580a:	6278      	str	r0, [r7, #36]	; 0x24
 800580c:	e008      	b.n	8005820 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800580e:	4b07      	ldr	r3, [pc, #28]	; (800582c <xTimerGenericCommand+0x98>)
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	f107 0110 	add.w	r1, r7, #16
 8005816:	2300      	movs	r3, #0
 8005818:	683a      	ldr	r2, [r7, #0]
 800581a:	f7fe fd0b 	bl	8004234 <xQueueGenericSendFromISR>
 800581e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005822:	4618      	mov	r0, r3
 8005824:	3728      	adds	r7, #40	; 0x28
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20000c80 	.word	0x20000c80

08005830 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b088      	sub	sp, #32
 8005834:	af02      	add	r7, sp, #8
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800583a:	4b22      	ldr	r3, [pc, #136]	; (80058c4 <prvProcessExpiredTimer+0x94>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	3304      	adds	r3, #4
 8005848:	4618      	mov	r0, r3
 800584a:	f7fe fa8d 	bl	8003d68 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b00      	cmp	r3, #0
 800585a:	d022      	beq.n	80058a2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	699a      	ldr	r2, [r3, #24]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	18d1      	adds	r1, r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	683a      	ldr	r2, [r7, #0]
 8005868:	6978      	ldr	r0, [r7, #20]
 800586a:	f000 f8d1 	bl	8005a10 <prvInsertTimerInActiveList>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d01f      	beq.n	80058b4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005874:	2300      	movs	r3, #0
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	2300      	movs	r3, #0
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	2100      	movs	r1, #0
 800587e:	6978      	ldr	r0, [r7, #20]
 8005880:	f7ff ff88 	bl	8005794 <xTimerGenericCommand>
 8005884:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d113      	bne.n	80058b4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800588c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005890:	f383 8811 	msr	BASEPRI, r3
 8005894:	f3bf 8f6f 	isb	sy
 8005898:	f3bf 8f4f 	dsb	sy
 800589c:	60fb      	str	r3, [r7, #12]
}
 800589e:	bf00      	nop
 80058a0:	e7fe      	b.n	80058a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80058a8:	f023 0301 	bic.w	r3, r3, #1
 80058ac:	b2da      	uxtb	r2, r3
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	6a1b      	ldr	r3, [r3, #32]
 80058b8:	6978      	ldr	r0, [r7, #20]
 80058ba:	4798      	blx	r3
}
 80058bc:	bf00      	nop
 80058be:	3718      	adds	r7, #24
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	20000c78 	.word	0x20000c78

080058c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80058d0:	f107 0308 	add.w	r3, r7, #8
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 f857 	bl	8005988 <prvGetNextExpireTime>
 80058da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	4619      	mov	r1, r3
 80058e0:	68f8      	ldr	r0, [r7, #12]
 80058e2:	f000 f803 	bl	80058ec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80058e6:	f000 f8d5 	bl	8005a94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80058ea:	e7f1      	b.n	80058d0 <prvTimerTask+0x8>

080058ec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80058f6:	f7ff fa43 	bl	8004d80 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80058fa:	f107 0308 	add.w	r3, r7, #8
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 f866 	bl	80059d0 <prvSampleTimeNow>
 8005904:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d130      	bne.n	800596e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10a      	bne.n	8005928 <prvProcessTimerOrBlockTask+0x3c>
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	429a      	cmp	r2, r3
 8005918:	d806      	bhi.n	8005928 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800591a:	f7ff fa3f 	bl	8004d9c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800591e:	68f9      	ldr	r1, [r7, #12]
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f7ff ff85 	bl	8005830 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005926:	e024      	b.n	8005972 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d008      	beq.n	8005940 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800592e:	4b13      	ldr	r3, [pc, #76]	; (800597c <prvProcessTimerOrBlockTask+0x90>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <prvProcessTimerOrBlockTask+0x50>
 8005938:	2301      	movs	r3, #1
 800593a:	e000      	b.n	800593e <prvProcessTimerOrBlockTask+0x52>
 800593c:	2300      	movs	r3, #0
 800593e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005940:	4b0f      	ldr	r3, [pc, #60]	; (8005980 <prvProcessTimerOrBlockTask+0x94>)
 8005942:	6818      	ldr	r0, [r3, #0]
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	683a      	ldr	r2, [r7, #0]
 800594c:	4619      	mov	r1, r3
 800594e:	f7fe ffa7 	bl	80048a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005952:	f7ff fa23 	bl	8004d9c <xTaskResumeAll>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10a      	bne.n	8005972 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800595c:	4b09      	ldr	r3, [pc, #36]	; (8005984 <prvProcessTimerOrBlockTask+0x98>)
 800595e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	f3bf 8f4f 	dsb	sy
 8005968:	f3bf 8f6f 	isb	sy
}
 800596c:	e001      	b.n	8005972 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800596e:	f7ff fa15 	bl	8004d9c <xTaskResumeAll>
}
 8005972:	bf00      	nop
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	20000c7c 	.word	0x20000c7c
 8005980:	20000c80 	.word	0x20000c80
 8005984:	e000ed04 	.word	0xe000ed04

08005988 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005988:	b480      	push	{r7}
 800598a:	b085      	sub	sp, #20
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005990:	4b0e      	ldr	r3, [pc, #56]	; (80059cc <prvGetNextExpireTime+0x44>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d101      	bne.n	800599e <prvGetNextExpireTime+0x16>
 800599a:	2201      	movs	r2, #1
 800599c:	e000      	b.n	80059a0 <prvGetNextExpireTime+0x18>
 800599e:	2200      	movs	r2, #0
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d105      	bne.n	80059b8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80059ac:	4b07      	ldr	r3, [pc, #28]	; (80059cc <prvGetNextExpireTime+0x44>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	60fb      	str	r3, [r7, #12]
 80059b6:	e001      	b.n	80059bc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80059b8:	2300      	movs	r3, #0
 80059ba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80059bc:	68fb      	ldr	r3, [r7, #12]
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3714      	adds	r7, #20
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr
 80059ca:	bf00      	nop
 80059cc:	20000c78 	.word	0x20000c78

080059d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80059d8:	f7ff fa7e 	bl	8004ed8 <xTaskGetTickCount>
 80059dc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80059de:	4b0b      	ldr	r3, [pc, #44]	; (8005a0c <prvSampleTimeNow+0x3c>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d205      	bcs.n	80059f4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80059e8:	f000 f936 	bl	8005c58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	601a      	str	r2, [r3, #0]
 80059f2:	e002      	b.n	80059fa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80059fa:	4a04      	ldr	r2, [pc, #16]	; (8005a0c <prvSampleTimeNow+0x3c>)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005a00:	68fb      	ldr	r3, [r7, #12]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	20000c88 	.word	0x20000c88

08005a10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b086      	sub	sp, #24
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
 8005a1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	68ba      	ldr	r2, [r7, #8]
 8005a26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005a2e:	68ba      	ldr	r2, [r7, #8]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d812      	bhi.n	8005a5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	1ad2      	subs	r2, r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d302      	bcc.n	8005a4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005a44:	2301      	movs	r3, #1
 8005a46:	617b      	str	r3, [r7, #20]
 8005a48:	e01b      	b.n	8005a82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005a4a:	4b10      	ldr	r3, [pc, #64]	; (8005a8c <prvInsertTimerInActiveList+0x7c>)
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	3304      	adds	r3, #4
 8005a52:	4619      	mov	r1, r3
 8005a54:	4610      	mov	r0, r2
 8005a56:	f7fe f94e 	bl	8003cf6 <vListInsert>
 8005a5a:	e012      	b.n	8005a82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d206      	bcs.n	8005a72 <prvInsertTimerInActiveList+0x62>
 8005a64:	68ba      	ldr	r2, [r7, #8]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d302      	bcc.n	8005a72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	617b      	str	r3, [r7, #20]
 8005a70:	e007      	b.n	8005a82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005a72:	4b07      	ldr	r3, [pc, #28]	; (8005a90 <prvInsertTimerInActiveList+0x80>)
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	3304      	adds	r3, #4
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	4610      	mov	r0, r2
 8005a7e:	f7fe f93a 	bl	8003cf6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005a82:	697b      	ldr	r3, [r7, #20]
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3718      	adds	r7, #24
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	20000c7c 	.word	0x20000c7c
 8005a90:	20000c78 	.word	0x20000c78

08005a94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b08e      	sub	sp, #56	; 0x38
 8005a98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005a9a:	e0ca      	b.n	8005c32 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	da18      	bge.n	8005ad4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005aa2:	1d3b      	adds	r3, r7, #4
 8005aa4:	3304      	adds	r3, #4
 8005aa6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10a      	bne.n	8005ac4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab2:	f383 8811 	msr	BASEPRI, r3
 8005ab6:	f3bf 8f6f 	isb	sy
 8005aba:	f3bf 8f4f 	dsb	sy
 8005abe:	61fb      	str	r3, [r7, #28]
}
 8005ac0:	bf00      	nop
 8005ac2:	e7fe      	b.n	8005ac2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005aca:	6850      	ldr	r0, [r2, #4]
 8005acc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ace:	6892      	ldr	r2, [r2, #8]
 8005ad0:	4611      	mov	r1, r2
 8005ad2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f2c0 80aa 	blt.w	8005c30 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae2:	695b      	ldr	r3, [r3, #20]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d004      	beq.n	8005af2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aea:	3304      	adds	r3, #4
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7fe f93b 	bl	8003d68 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005af2:	463b      	mov	r3, r7
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff ff6b 	bl	80059d0 <prvSampleTimeNow>
 8005afa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2b09      	cmp	r3, #9
 8005b00:	f200 8097 	bhi.w	8005c32 <prvProcessReceivedCommands+0x19e>
 8005b04:	a201      	add	r2, pc, #4	; (adr r2, 8005b0c <prvProcessReceivedCommands+0x78>)
 8005b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b0a:	bf00      	nop
 8005b0c:	08005b35 	.word	0x08005b35
 8005b10:	08005b35 	.word	0x08005b35
 8005b14:	08005b35 	.word	0x08005b35
 8005b18:	08005ba9 	.word	0x08005ba9
 8005b1c:	08005bbd 	.word	0x08005bbd
 8005b20:	08005c07 	.word	0x08005c07
 8005b24:	08005b35 	.word	0x08005b35
 8005b28:	08005b35 	.word	0x08005b35
 8005b2c:	08005ba9 	.word	0x08005ba9
 8005b30:	08005bbd 	.word	0x08005bbd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b3a:	f043 0301 	orr.w	r3, r3, #1
 8005b3e:	b2da      	uxtb	r2, r3
 8005b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	18d1      	adds	r1, r2, r3
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b54:	f7ff ff5c 	bl	8005a10 <prvInsertTimerInActiveList>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d069      	beq.n	8005c32 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d05e      	beq.n	8005c32 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005b74:	68ba      	ldr	r2, [r7, #8]
 8005b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	441a      	add	r2, r3
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	2300      	movs	r3, #0
 8005b82:	2100      	movs	r1, #0
 8005b84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b86:	f7ff fe05 	bl	8005794 <xTimerGenericCommand>
 8005b8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005b8c:	6a3b      	ldr	r3, [r7, #32]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d14f      	bne.n	8005c32 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b96:	f383 8811 	msr	BASEPRI, r3
 8005b9a:	f3bf 8f6f 	isb	sy
 8005b9e:	f3bf 8f4f 	dsb	sy
 8005ba2:	61bb      	str	r3, [r7, #24]
}
 8005ba4:	bf00      	nop
 8005ba6:	e7fe      	b.n	8005ba6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005baa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005bae:	f023 0301 	bic.w	r3, r3, #1
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005bba:	e03a      	b.n	8005c32 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005bc2:	f043 0301 	orr.w	r3, r3, #1
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005bce:	68ba      	ldr	r2, [r7, #8]
 8005bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10a      	bne.n	8005bf2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be0:	f383 8811 	msr	BASEPRI, r3
 8005be4:	f3bf 8f6f 	isb	sy
 8005be8:	f3bf 8f4f 	dsb	sy
 8005bec:	617b      	str	r3, [r7, #20]
}
 8005bee:	bf00      	nop
 8005bf0:	e7fe      	b.n	8005bf0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf4:	699a      	ldr	r2, [r3, #24]
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf8:	18d1      	adds	r1, r2, r3
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c00:	f7ff ff06 	bl	8005a10 <prvInsertTimerInActiveList>
					break;
 8005c04:	e015      	b.n	8005c32 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c0c:	f003 0302 	and.w	r3, r3, #2
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d103      	bne.n	8005c1c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005c14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c16:	f000 fbdb 	bl	80063d0 <vPortFree>
 8005c1a:	e00a      	b.n	8005c32 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c22:	f023 0301 	bic.w	r3, r3, #1
 8005c26:	b2da      	uxtb	r2, r3
 8005c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005c2e:	e000      	b.n	8005c32 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005c30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005c32:	4b08      	ldr	r3, [pc, #32]	; (8005c54 <prvProcessReceivedCommands+0x1c0>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	1d39      	adds	r1, r7, #4
 8005c38:	2200      	movs	r2, #0
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7fe fb96 	bl	800436c <xQueueReceive>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f47f af2a 	bne.w	8005a9c <prvProcessReceivedCommands+0x8>
	}
}
 8005c48:	bf00      	nop
 8005c4a:	bf00      	nop
 8005c4c:	3730      	adds	r7, #48	; 0x30
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	20000c80 	.word	0x20000c80

08005c58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b088      	sub	sp, #32
 8005c5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005c5e:	e048      	b.n	8005cf2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c60:	4b2d      	ldr	r3, [pc, #180]	; (8005d18 <prvSwitchTimerLists+0xc0>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c6a:	4b2b      	ldr	r3, [pc, #172]	; (8005d18 <prvSwitchTimerLists+0xc0>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	3304      	adds	r3, #4
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f7fe f875 	bl	8003d68 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c8c:	f003 0304 	and.w	r3, r3, #4
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d02e      	beq.n	8005cf2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d90e      	bls.n	8005cc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005cb2:	4b19      	ldr	r3, [pc, #100]	; (8005d18 <prvSwitchTimerLists+0xc0>)
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	3304      	adds	r3, #4
 8005cba:	4619      	mov	r1, r3
 8005cbc:	4610      	mov	r0, r2
 8005cbe:	f7fe f81a 	bl	8003cf6 <vListInsert>
 8005cc2:	e016      	b.n	8005cf2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	9300      	str	r3, [sp, #0]
 8005cc8:	2300      	movs	r3, #0
 8005cca:	693a      	ldr	r2, [r7, #16]
 8005ccc:	2100      	movs	r1, #0
 8005cce:	68f8      	ldr	r0, [r7, #12]
 8005cd0:	f7ff fd60 	bl	8005794 <xTimerGenericCommand>
 8005cd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10a      	bne.n	8005cf2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce0:	f383 8811 	msr	BASEPRI, r3
 8005ce4:	f3bf 8f6f 	isb	sy
 8005ce8:	f3bf 8f4f 	dsb	sy
 8005cec:	603b      	str	r3, [r7, #0]
}
 8005cee:	bf00      	nop
 8005cf0:	e7fe      	b.n	8005cf0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005cf2:	4b09      	ldr	r3, [pc, #36]	; (8005d18 <prvSwitchTimerLists+0xc0>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d1b1      	bne.n	8005c60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005cfc:	4b06      	ldr	r3, [pc, #24]	; (8005d18 <prvSwitchTimerLists+0xc0>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005d02:	4b06      	ldr	r3, [pc, #24]	; (8005d1c <prvSwitchTimerLists+0xc4>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a04      	ldr	r2, [pc, #16]	; (8005d18 <prvSwitchTimerLists+0xc0>)
 8005d08:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005d0a:	4a04      	ldr	r2, [pc, #16]	; (8005d1c <prvSwitchTimerLists+0xc4>)
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	6013      	str	r3, [r2, #0]
}
 8005d10:	bf00      	nop
 8005d12:	3718      	adds	r7, #24
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	20000c78 	.word	0x20000c78
 8005d1c:	20000c7c 	.word	0x20000c7c

08005d20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005d26:	f000 f965 	bl	8005ff4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005d2a:	4b15      	ldr	r3, [pc, #84]	; (8005d80 <prvCheckForValidListAndQueue+0x60>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d120      	bne.n	8005d74 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005d32:	4814      	ldr	r0, [pc, #80]	; (8005d84 <prvCheckForValidListAndQueue+0x64>)
 8005d34:	f7fd ff8e 	bl	8003c54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005d38:	4813      	ldr	r0, [pc, #76]	; (8005d88 <prvCheckForValidListAndQueue+0x68>)
 8005d3a:	f7fd ff8b 	bl	8003c54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005d3e:	4b13      	ldr	r3, [pc, #76]	; (8005d8c <prvCheckForValidListAndQueue+0x6c>)
 8005d40:	4a10      	ldr	r2, [pc, #64]	; (8005d84 <prvCheckForValidListAndQueue+0x64>)
 8005d42:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005d44:	4b12      	ldr	r3, [pc, #72]	; (8005d90 <prvCheckForValidListAndQueue+0x70>)
 8005d46:	4a10      	ldr	r2, [pc, #64]	; (8005d88 <prvCheckForValidListAndQueue+0x68>)
 8005d48:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	4b11      	ldr	r3, [pc, #68]	; (8005d94 <prvCheckForValidListAndQueue+0x74>)
 8005d50:	4a11      	ldr	r2, [pc, #68]	; (8005d98 <prvCheckForValidListAndQueue+0x78>)
 8005d52:	2110      	movs	r1, #16
 8005d54:	200a      	movs	r0, #10
 8005d56:	f7fe f899 	bl	8003e8c <xQueueGenericCreateStatic>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	4a08      	ldr	r2, [pc, #32]	; (8005d80 <prvCheckForValidListAndQueue+0x60>)
 8005d5e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005d60:	4b07      	ldr	r3, [pc, #28]	; (8005d80 <prvCheckForValidListAndQueue+0x60>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d005      	beq.n	8005d74 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005d68:	4b05      	ldr	r3, [pc, #20]	; (8005d80 <prvCheckForValidListAndQueue+0x60>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	490b      	ldr	r1, [pc, #44]	; (8005d9c <prvCheckForValidListAndQueue+0x7c>)
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7fe fd6c 	bl	800484c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d74:	f000 f96e 	bl	8006054 <vPortExitCritical>
}
 8005d78:	bf00      	nop
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	20000c80 	.word	0x20000c80
 8005d84:	20000c50 	.word	0x20000c50
 8005d88:	20000c64 	.word	0x20000c64
 8005d8c:	20000c78 	.word	0x20000c78
 8005d90:	20000c7c 	.word	0x20000c7c
 8005d94:	20000d2c 	.word	0x20000d2c
 8005d98:	20000c8c 	.word	0x20000c8c
 8005d9c:	080075ac 	.word	0x080075ac

08005da0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005da0:	b480      	push	{r7}
 8005da2:	b085      	sub	sp, #20
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	3b04      	subs	r3, #4
 8005db0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005db8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	3b04      	subs	r3, #4
 8005dbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	f023 0201 	bic.w	r2, r3, #1
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	3b04      	subs	r3, #4
 8005dce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005dd0:	4a0c      	ldr	r2, [pc, #48]	; (8005e04 <pxPortInitialiseStack+0x64>)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	3b14      	subs	r3, #20
 8005dda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	3b04      	subs	r3, #4
 8005de6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f06f 0202 	mvn.w	r2, #2
 8005dee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	3b20      	subs	r3, #32
 8005df4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005df6:	68fb      	ldr	r3, [r7, #12]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	08005e09 	.word	0x08005e09

08005e08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005e12:	4b12      	ldr	r3, [pc, #72]	; (8005e5c <prvTaskExitError+0x54>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e1a:	d00a      	beq.n	8005e32 <prvTaskExitError+0x2a>
	__asm volatile
 8005e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e20:	f383 8811 	msr	BASEPRI, r3
 8005e24:	f3bf 8f6f 	isb	sy
 8005e28:	f3bf 8f4f 	dsb	sy
 8005e2c:	60fb      	str	r3, [r7, #12]
}
 8005e2e:	bf00      	nop
 8005e30:	e7fe      	b.n	8005e30 <prvTaskExitError+0x28>
	__asm volatile
 8005e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e36:	f383 8811 	msr	BASEPRI, r3
 8005e3a:	f3bf 8f6f 	isb	sy
 8005e3e:	f3bf 8f4f 	dsb	sy
 8005e42:	60bb      	str	r3, [r7, #8]
}
 8005e44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005e46:	bf00      	nop
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d0fc      	beq.n	8005e48 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005e4e:	bf00      	nop
 8005e50:	bf00      	nop
 8005e52:	3714      	adds	r7, #20
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr
 8005e5c:	2000000c 	.word	0x2000000c

08005e60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005e60:	4b07      	ldr	r3, [pc, #28]	; (8005e80 <pxCurrentTCBConst2>)
 8005e62:	6819      	ldr	r1, [r3, #0]
 8005e64:	6808      	ldr	r0, [r1, #0]
 8005e66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e6a:	f380 8809 	msr	PSP, r0
 8005e6e:	f3bf 8f6f 	isb	sy
 8005e72:	f04f 0000 	mov.w	r0, #0
 8005e76:	f380 8811 	msr	BASEPRI, r0
 8005e7a:	4770      	bx	lr
 8005e7c:	f3af 8000 	nop.w

08005e80 <pxCurrentTCBConst2>:
 8005e80:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005e84:	bf00      	nop
 8005e86:	bf00      	nop

08005e88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005e88:	4808      	ldr	r0, [pc, #32]	; (8005eac <prvPortStartFirstTask+0x24>)
 8005e8a:	6800      	ldr	r0, [r0, #0]
 8005e8c:	6800      	ldr	r0, [r0, #0]
 8005e8e:	f380 8808 	msr	MSP, r0
 8005e92:	f04f 0000 	mov.w	r0, #0
 8005e96:	f380 8814 	msr	CONTROL, r0
 8005e9a:	b662      	cpsie	i
 8005e9c:	b661      	cpsie	f
 8005e9e:	f3bf 8f4f 	dsb	sy
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	df00      	svc	0
 8005ea8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005eaa:	bf00      	nop
 8005eac:	e000ed08 	.word	0xe000ed08

08005eb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005eb6:	4b46      	ldr	r3, [pc, #280]	; (8005fd0 <xPortStartScheduler+0x120>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a46      	ldr	r2, [pc, #280]	; (8005fd4 <xPortStartScheduler+0x124>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d10a      	bne.n	8005ed6 <xPortStartScheduler+0x26>
	__asm volatile
 8005ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ec4:	f383 8811 	msr	BASEPRI, r3
 8005ec8:	f3bf 8f6f 	isb	sy
 8005ecc:	f3bf 8f4f 	dsb	sy
 8005ed0:	613b      	str	r3, [r7, #16]
}
 8005ed2:	bf00      	nop
 8005ed4:	e7fe      	b.n	8005ed4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005ed6:	4b3e      	ldr	r3, [pc, #248]	; (8005fd0 <xPortStartScheduler+0x120>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a3f      	ldr	r2, [pc, #252]	; (8005fd8 <xPortStartScheduler+0x128>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d10a      	bne.n	8005ef6 <xPortStartScheduler+0x46>
	__asm volatile
 8005ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	60fb      	str	r3, [r7, #12]
}
 8005ef2:	bf00      	nop
 8005ef4:	e7fe      	b.n	8005ef4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005ef6:	4b39      	ldr	r3, [pc, #228]	; (8005fdc <xPortStartScheduler+0x12c>)
 8005ef8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	22ff      	movs	r2, #255	; 0xff
 8005f06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005f10:	78fb      	ldrb	r3, [r7, #3]
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005f18:	b2da      	uxtb	r2, r3
 8005f1a:	4b31      	ldr	r3, [pc, #196]	; (8005fe0 <xPortStartScheduler+0x130>)
 8005f1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005f1e:	4b31      	ldr	r3, [pc, #196]	; (8005fe4 <xPortStartScheduler+0x134>)
 8005f20:	2207      	movs	r2, #7
 8005f22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f24:	e009      	b.n	8005f3a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005f26:	4b2f      	ldr	r3, [pc, #188]	; (8005fe4 <xPortStartScheduler+0x134>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	4a2d      	ldr	r2, [pc, #180]	; (8005fe4 <xPortStartScheduler+0x134>)
 8005f2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005f30:	78fb      	ldrb	r3, [r7, #3]
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005f3a:	78fb      	ldrb	r3, [r7, #3]
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f42:	2b80      	cmp	r3, #128	; 0x80
 8005f44:	d0ef      	beq.n	8005f26 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005f46:	4b27      	ldr	r3, [pc, #156]	; (8005fe4 <xPortStartScheduler+0x134>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f1c3 0307 	rsb	r3, r3, #7
 8005f4e:	2b04      	cmp	r3, #4
 8005f50:	d00a      	beq.n	8005f68 <xPortStartScheduler+0xb8>
	__asm volatile
 8005f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f56:	f383 8811 	msr	BASEPRI, r3
 8005f5a:	f3bf 8f6f 	isb	sy
 8005f5e:	f3bf 8f4f 	dsb	sy
 8005f62:	60bb      	str	r3, [r7, #8]
}
 8005f64:	bf00      	nop
 8005f66:	e7fe      	b.n	8005f66 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005f68:	4b1e      	ldr	r3, [pc, #120]	; (8005fe4 <xPortStartScheduler+0x134>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	021b      	lsls	r3, r3, #8
 8005f6e:	4a1d      	ldr	r2, [pc, #116]	; (8005fe4 <xPortStartScheduler+0x134>)
 8005f70:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005f72:	4b1c      	ldr	r3, [pc, #112]	; (8005fe4 <xPortStartScheduler+0x134>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005f7a:	4a1a      	ldr	r2, [pc, #104]	; (8005fe4 <xPortStartScheduler+0x134>)
 8005f7c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	b2da      	uxtb	r2, r3
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005f86:	4b18      	ldr	r3, [pc, #96]	; (8005fe8 <xPortStartScheduler+0x138>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a17      	ldr	r2, [pc, #92]	; (8005fe8 <xPortStartScheduler+0x138>)
 8005f8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005f90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005f92:	4b15      	ldr	r3, [pc, #84]	; (8005fe8 <xPortStartScheduler+0x138>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a14      	ldr	r2, [pc, #80]	; (8005fe8 <xPortStartScheduler+0x138>)
 8005f98:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005f9c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005f9e:	f000 f8dd 	bl	800615c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005fa2:	4b12      	ldr	r3, [pc, #72]	; (8005fec <xPortStartScheduler+0x13c>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005fa8:	f000 f8fc 	bl	80061a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005fac:	4b10      	ldr	r3, [pc, #64]	; (8005ff0 <xPortStartScheduler+0x140>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a0f      	ldr	r2, [pc, #60]	; (8005ff0 <xPortStartScheduler+0x140>)
 8005fb2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005fb6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005fb8:	f7ff ff66 	bl	8005e88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005fbc:	f7ff f856 	bl	800506c <vTaskSwitchContext>
	prvTaskExitError();
 8005fc0:	f7ff ff22 	bl	8005e08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3718      	adds	r7, #24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	e000ed00 	.word	0xe000ed00
 8005fd4:	410fc271 	.word	0x410fc271
 8005fd8:	410fc270 	.word	0x410fc270
 8005fdc:	e000e400 	.word	0xe000e400
 8005fe0:	20000d7c 	.word	0x20000d7c
 8005fe4:	20000d80 	.word	0x20000d80
 8005fe8:	e000ed20 	.word	0xe000ed20
 8005fec:	2000000c 	.word	0x2000000c
 8005ff0:	e000ef34 	.word	0xe000ef34

08005ff4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
	__asm volatile
 8005ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ffe:	f383 8811 	msr	BASEPRI, r3
 8006002:	f3bf 8f6f 	isb	sy
 8006006:	f3bf 8f4f 	dsb	sy
 800600a:	607b      	str	r3, [r7, #4]
}
 800600c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800600e:	4b0f      	ldr	r3, [pc, #60]	; (800604c <vPortEnterCritical+0x58>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	3301      	adds	r3, #1
 8006014:	4a0d      	ldr	r2, [pc, #52]	; (800604c <vPortEnterCritical+0x58>)
 8006016:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006018:	4b0c      	ldr	r3, [pc, #48]	; (800604c <vPortEnterCritical+0x58>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2b01      	cmp	r3, #1
 800601e:	d10f      	bne.n	8006040 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006020:	4b0b      	ldr	r3, [pc, #44]	; (8006050 <vPortEnterCritical+0x5c>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d00a      	beq.n	8006040 <vPortEnterCritical+0x4c>
	__asm volatile
 800602a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800602e:	f383 8811 	msr	BASEPRI, r3
 8006032:	f3bf 8f6f 	isb	sy
 8006036:	f3bf 8f4f 	dsb	sy
 800603a:	603b      	str	r3, [r7, #0]
}
 800603c:	bf00      	nop
 800603e:	e7fe      	b.n	800603e <vPortEnterCritical+0x4a>
	}
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	2000000c 	.word	0x2000000c
 8006050:	e000ed04 	.word	0xe000ed04

08006054 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800605a:	4b12      	ldr	r3, [pc, #72]	; (80060a4 <vPortExitCritical+0x50>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10a      	bne.n	8006078 <vPortExitCritical+0x24>
	__asm volatile
 8006062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006066:	f383 8811 	msr	BASEPRI, r3
 800606a:	f3bf 8f6f 	isb	sy
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	607b      	str	r3, [r7, #4]
}
 8006074:	bf00      	nop
 8006076:	e7fe      	b.n	8006076 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006078:	4b0a      	ldr	r3, [pc, #40]	; (80060a4 <vPortExitCritical+0x50>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	3b01      	subs	r3, #1
 800607e:	4a09      	ldr	r2, [pc, #36]	; (80060a4 <vPortExitCritical+0x50>)
 8006080:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006082:	4b08      	ldr	r3, [pc, #32]	; (80060a4 <vPortExitCritical+0x50>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d105      	bne.n	8006096 <vPortExitCritical+0x42>
 800608a:	2300      	movs	r3, #0
 800608c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	f383 8811 	msr	BASEPRI, r3
}
 8006094:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006096:	bf00      	nop
 8006098:	370c      	adds	r7, #12
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	2000000c 	.word	0x2000000c
	...

080060b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80060b0:	f3ef 8009 	mrs	r0, PSP
 80060b4:	f3bf 8f6f 	isb	sy
 80060b8:	4b15      	ldr	r3, [pc, #84]	; (8006110 <pxCurrentTCBConst>)
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	f01e 0f10 	tst.w	lr, #16
 80060c0:	bf08      	it	eq
 80060c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80060c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ca:	6010      	str	r0, [r2, #0]
 80060cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80060d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80060d4:	f380 8811 	msr	BASEPRI, r0
 80060d8:	f3bf 8f4f 	dsb	sy
 80060dc:	f3bf 8f6f 	isb	sy
 80060e0:	f7fe ffc4 	bl	800506c <vTaskSwitchContext>
 80060e4:	f04f 0000 	mov.w	r0, #0
 80060e8:	f380 8811 	msr	BASEPRI, r0
 80060ec:	bc09      	pop	{r0, r3}
 80060ee:	6819      	ldr	r1, [r3, #0]
 80060f0:	6808      	ldr	r0, [r1, #0]
 80060f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060f6:	f01e 0f10 	tst.w	lr, #16
 80060fa:	bf08      	it	eq
 80060fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006100:	f380 8809 	msr	PSP, r0
 8006104:	f3bf 8f6f 	isb	sy
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	f3af 8000 	nop.w

08006110 <pxCurrentTCBConst>:
 8006110:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006114:	bf00      	nop
 8006116:	bf00      	nop

08006118 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
	__asm volatile
 800611e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006122:	f383 8811 	msr	BASEPRI, r3
 8006126:	f3bf 8f6f 	isb	sy
 800612a:	f3bf 8f4f 	dsb	sy
 800612e:	607b      	str	r3, [r7, #4]
}
 8006130:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006132:	f7fe fee1 	bl	8004ef8 <xTaskIncrementTick>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d003      	beq.n	8006144 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800613c:	4b06      	ldr	r3, [pc, #24]	; (8006158 <xPortSysTickHandler+0x40>)
 800613e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006142:	601a      	str	r2, [r3, #0]
 8006144:	2300      	movs	r3, #0
 8006146:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	f383 8811 	msr	BASEPRI, r3
}
 800614e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006150:	bf00      	nop
 8006152:	3708      	adds	r7, #8
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	e000ed04 	.word	0xe000ed04

0800615c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800615c:	b480      	push	{r7}
 800615e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006160:	4b0b      	ldr	r3, [pc, #44]	; (8006190 <vPortSetupTimerInterrupt+0x34>)
 8006162:	2200      	movs	r2, #0
 8006164:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006166:	4b0b      	ldr	r3, [pc, #44]	; (8006194 <vPortSetupTimerInterrupt+0x38>)
 8006168:	2200      	movs	r2, #0
 800616a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800616c:	4b0a      	ldr	r3, [pc, #40]	; (8006198 <vPortSetupTimerInterrupt+0x3c>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a0a      	ldr	r2, [pc, #40]	; (800619c <vPortSetupTimerInterrupt+0x40>)
 8006172:	fba2 2303 	umull	r2, r3, r2, r3
 8006176:	099b      	lsrs	r3, r3, #6
 8006178:	4a09      	ldr	r2, [pc, #36]	; (80061a0 <vPortSetupTimerInterrupt+0x44>)
 800617a:	3b01      	subs	r3, #1
 800617c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800617e:	4b04      	ldr	r3, [pc, #16]	; (8006190 <vPortSetupTimerInterrupt+0x34>)
 8006180:	2207      	movs	r2, #7
 8006182:	601a      	str	r2, [r3, #0]
}
 8006184:	bf00      	nop
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	e000e010 	.word	0xe000e010
 8006194:	e000e018 	.word	0xe000e018
 8006198:	20000000 	.word	0x20000000
 800619c:	10624dd3 	.word	0x10624dd3
 80061a0:	e000e014 	.word	0xe000e014

080061a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80061a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80061b4 <vPortEnableVFP+0x10>
 80061a8:	6801      	ldr	r1, [r0, #0]
 80061aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80061ae:	6001      	str	r1, [r0, #0]
 80061b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80061b2:	bf00      	nop
 80061b4:	e000ed88 	.word	0xe000ed88

080061b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80061be:	f3ef 8305 	mrs	r3, IPSR
 80061c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2b0f      	cmp	r3, #15
 80061c8:	d914      	bls.n	80061f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80061ca:	4a17      	ldr	r2, [pc, #92]	; (8006228 <vPortValidateInterruptPriority+0x70>)
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	4413      	add	r3, r2
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80061d4:	4b15      	ldr	r3, [pc, #84]	; (800622c <vPortValidateInterruptPriority+0x74>)
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	7afa      	ldrb	r2, [r7, #11]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d20a      	bcs.n	80061f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80061de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e2:	f383 8811 	msr	BASEPRI, r3
 80061e6:	f3bf 8f6f 	isb	sy
 80061ea:	f3bf 8f4f 	dsb	sy
 80061ee:	607b      	str	r3, [r7, #4]
}
 80061f0:	bf00      	nop
 80061f2:	e7fe      	b.n	80061f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80061f4:	4b0e      	ldr	r3, [pc, #56]	; (8006230 <vPortValidateInterruptPriority+0x78>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80061fc:	4b0d      	ldr	r3, [pc, #52]	; (8006234 <vPortValidateInterruptPriority+0x7c>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	429a      	cmp	r2, r3
 8006202:	d90a      	bls.n	800621a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006208:	f383 8811 	msr	BASEPRI, r3
 800620c:	f3bf 8f6f 	isb	sy
 8006210:	f3bf 8f4f 	dsb	sy
 8006214:	603b      	str	r3, [r7, #0]
}
 8006216:	bf00      	nop
 8006218:	e7fe      	b.n	8006218 <vPortValidateInterruptPriority+0x60>
	}
 800621a:	bf00      	nop
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	e000e3f0 	.word	0xe000e3f0
 800622c:	20000d7c 	.word	0x20000d7c
 8006230:	e000ed0c 	.word	0xe000ed0c
 8006234:	20000d80 	.word	0x20000d80

08006238 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b08a      	sub	sp, #40	; 0x28
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006240:	2300      	movs	r3, #0
 8006242:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006244:	f7fe fd9c 	bl	8004d80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006248:	4b5b      	ldr	r3, [pc, #364]	; (80063b8 <pvPortMalloc+0x180>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d101      	bne.n	8006254 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006250:	f000 f920 	bl	8006494 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006254:	4b59      	ldr	r3, [pc, #356]	; (80063bc <pvPortMalloc+0x184>)
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4013      	ands	r3, r2
 800625c:	2b00      	cmp	r3, #0
 800625e:	f040 8093 	bne.w	8006388 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d01d      	beq.n	80062a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006268:	2208      	movs	r2, #8
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4413      	add	r3, r2
 800626e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	2b00      	cmp	r3, #0
 8006278:	d014      	beq.n	80062a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f023 0307 	bic.w	r3, r3, #7
 8006280:	3308      	adds	r3, #8
 8006282:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f003 0307 	and.w	r3, r3, #7
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00a      	beq.n	80062a4 <pvPortMalloc+0x6c>
	__asm volatile
 800628e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006292:	f383 8811 	msr	BASEPRI, r3
 8006296:	f3bf 8f6f 	isb	sy
 800629a:	f3bf 8f4f 	dsb	sy
 800629e:	617b      	str	r3, [r7, #20]
}
 80062a0:	bf00      	nop
 80062a2:	e7fe      	b.n	80062a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d06e      	beq.n	8006388 <pvPortMalloc+0x150>
 80062aa:	4b45      	ldr	r3, [pc, #276]	; (80063c0 <pvPortMalloc+0x188>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d869      	bhi.n	8006388 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80062b4:	4b43      	ldr	r3, [pc, #268]	; (80063c4 <pvPortMalloc+0x18c>)
 80062b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80062b8:	4b42      	ldr	r3, [pc, #264]	; (80063c4 <pvPortMalloc+0x18c>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80062be:	e004      	b.n	80062ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80062c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80062c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80062ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	687a      	ldr	r2, [r7, #4]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d903      	bls.n	80062dc <pvPortMalloc+0xa4>
 80062d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1f1      	bne.n	80062c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80062dc:	4b36      	ldr	r3, [pc, #216]	; (80063b8 <pvPortMalloc+0x180>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d050      	beq.n	8006388 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80062e6:	6a3b      	ldr	r3, [r7, #32]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	2208      	movs	r2, #8
 80062ec:	4413      	add	r3, r2
 80062ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80062f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	6a3b      	ldr	r3, [r7, #32]
 80062f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80062f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	1ad2      	subs	r2, r2, r3
 8006300:	2308      	movs	r3, #8
 8006302:	005b      	lsls	r3, r3, #1
 8006304:	429a      	cmp	r2, r3
 8006306:	d91f      	bls.n	8006348 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	4413      	add	r3, r2
 800630e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	f003 0307 	and.w	r3, r3, #7
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <pvPortMalloc+0xf8>
	__asm volatile
 800631a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631e:	f383 8811 	msr	BASEPRI, r3
 8006322:	f3bf 8f6f 	isb	sy
 8006326:	f3bf 8f4f 	dsb	sy
 800632a:	613b      	str	r3, [r7, #16]
}
 800632c:	bf00      	nop
 800632e:	e7fe      	b.n	800632e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006332:	685a      	ldr	r2, [r3, #4]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	1ad2      	subs	r2, r2, r3
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800633c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006342:	69b8      	ldr	r0, [r7, #24]
 8006344:	f000 f908 	bl	8006558 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006348:	4b1d      	ldr	r3, [pc, #116]	; (80063c0 <pvPortMalloc+0x188>)
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	4a1b      	ldr	r2, [pc, #108]	; (80063c0 <pvPortMalloc+0x188>)
 8006354:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006356:	4b1a      	ldr	r3, [pc, #104]	; (80063c0 <pvPortMalloc+0x188>)
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	4b1b      	ldr	r3, [pc, #108]	; (80063c8 <pvPortMalloc+0x190>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	429a      	cmp	r2, r3
 8006360:	d203      	bcs.n	800636a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006362:	4b17      	ldr	r3, [pc, #92]	; (80063c0 <pvPortMalloc+0x188>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a18      	ldr	r2, [pc, #96]	; (80063c8 <pvPortMalloc+0x190>)
 8006368:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800636a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800636c:	685a      	ldr	r2, [r3, #4]
 800636e:	4b13      	ldr	r3, [pc, #76]	; (80063bc <pvPortMalloc+0x184>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	431a      	orrs	r2, r3
 8006374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006376:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637a:	2200      	movs	r2, #0
 800637c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800637e:	4b13      	ldr	r3, [pc, #76]	; (80063cc <pvPortMalloc+0x194>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	3301      	adds	r3, #1
 8006384:	4a11      	ldr	r2, [pc, #68]	; (80063cc <pvPortMalloc+0x194>)
 8006386:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006388:	f7fe fd08 	bl	8004d9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	f003 0307 	and.w	r3, r3, #7
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00a      	beq.n	80063ac <pvPortMalloc+0x174>
	__asm volatile
 8006396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800639a:	f383 8811 	msr	BASEPRI, r3
 800639e:	f3bf 8f6f 	isb	sy
 80063a2:	f3bf 8f4f 	dsb	sy
 80063a6:	60fb      	str	r3, [r7, #12]
}
 80063a8:	bf00      	nop
 80063aa:	e7fe      	b.n	80063aa <pvPortMalloc+0x172>
	return pvReturn;
 80063ac:	69fb      	ldr	r3, [r7, #28]
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3728      	adds	r7, #40	; 0x28
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	20001944 	.word	0x20001944
 80063bc:	20001958 	.word	0x20001958
 80063c0:	20001948 	.word	0x20001948
 80063c4:	2000193c 	.word	0x2000193c
 80063c8:	2000194c 	.word	0x2000194c
 80063cc:	20001950 	.word	0x20001950

080063d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b086      	sub	sp, #24
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d04d      	beq.n	800647e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80063e2:	2308      	movs	r3, #8
 80063e4:	425b      	negs	r3, r3
 80063e6:	697a      	ldr	r2, [r7, #20]
 80063e8:	4413      	add	r3, r2
 80063ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	685a      	ldr	r2, [r3, #4]
 80063f4:	4b24      	ldr	r3, [pc, #144]	; (8006488 <vPortFree+0xb8>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4013      	ands	r3, r2
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d10a      	bne.n	8006414 <vPortFree+0x44>
	__asm volatile
 80063fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006402:	f383 8811 	msr	BASEPRI, r3
 8006406:	f3bf 8f6f 	isb	sy
 800640a:	f3bf 8f4f 	dsb	sy
 800640e:	60fb      	str	r3, [r7, #12]
}
 8006410:	bf00      	nop
 8006412:	e7fe      	b.n	8006412 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00a      	beq.n	8006432 <vPortFree+0x62>
	__asm volatile
 800641c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006420:	f383 8811 	msr	BASEPRI, r3
 8006424:	f3bf 8f6f 	isb	sy
 8006428:	f3bf 8f4f 	dsb	sy
 800642c:	60bb      	str	r3, [r7, #8]
}
 800642e:	bf00      	nop
 8006430:	e7fe      	b.n	8006430 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	685a      	ldr	r2, [r3, #4]
 8006436:	4b14      	ldr	r3, [pc, #80]	; (8006488 <vPortFree+0xb8>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4013      	ands	r3, r2
 800643c:	2b00      	cmp	r3, #0
 800643e:	d01e      	beq.n	800647e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d11a      	bne.n	800647e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	4b0e      	ldr	r3, [pc, #56]	; (8006488 <vPortFree+0xb8>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	43db      	mvns	r3, r3
 8006452:	401a      	ands	r2, r3
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006458:	f7fe fc92 	bl	8004d80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	685a      	ldr	r2, [r3, #4]
 8006460:	4b0a      	ldr	r3, [pc, #40]	; (800648c <vPortFree+0xbc>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4413      	add	r3, r2
 8006466:	4a09      	ldr	r2, [pc, #36]	; (800648c <vPortFree+0xbc>)
 8006468:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800646a:	6938      	ldr	r0, [r7, #16]
 800646c:	f000 f874 	bl	8006558 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006470:	4b07      	ldr	r3, [pc, #28]	; (8006490 <vPortFree+0xc0>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	3301      	adds	r3, #1
 8006476:	4a06      	ldr	r2, [pc, #24]	; (8006490 <vPortFree+0xc0>)
 8006478:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800647a:	f7fe fc8f 	bl	8004d9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800647e:	bf00      	nop
 8006480:	3718      	adds	r7, #24
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	20001958 	.word	0x20001958
 800648c:	20001948 	.word	0x20001948
 8006490:	20001954 	.word	0x20001954

08006494 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006494:	b480      	push	{r7}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800649a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800649e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80064a0:	4b27      	ldr	r3, [pc, #156]	; (8006540 <prvHeapInit+0xac>)
 80064a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f003 0307 	and.w	r3, r3, #7
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00c      	beq.n	80064c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	3307      	adds	r3, #7
 80064b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f023 0307 	bic.w	r3, r3, #7
 80064ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80064bc:	68ba      	ldr	r2, [r7, #8]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	1ad3      	subs	r3, r2, r3
 80064c2:	4a1f      	ldr	r2, [pc, #124]	; (8006540 <prvHeapInit+0xac>)
 80064c4:	4413      	add	r3, r2
 80064c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80064cc:	4a1d      	ldr	r2, [pc, #116]	; (8006544 <prvHeapInit+0xb0>)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80064d2:	4b1c      	ldr	r3, [pc, #112]	; (8006544 <prvHeapInit+0xb0>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	4413      	add	r3, r2
 80064de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80064e0:	2208      	movs	r2, #8
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	1a9b      	subs	r3, r3, r2
 80064e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f023 0307 	bic.w	r3, r3, #7
 80064ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	4a15      	ldr	r2, [pc, #84]	; (8006548 <prvHeapInit+0xb4>)
 80064f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80064f6:	4b14      	ldr	r3, [pc, #80]	; (8006548 <prvHeapInit+0xb4>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2200      	movs	r2, #0
 80064fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80064fe:	4b12      	ldr	r3, [pc, #72]	; (8006548 <prvHeapInit+0xb4>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2200      	movs	r2, #0
 8006504:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	1ad2      	subs	r2, r2, r3
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006514:	4b0c      	ldr	r3, [pc, #48]	; (8006548 <prvHeapInit+0xb4>)
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	4a0a      	ldr	r2, [pc, #40]	; (800654c <prvHeapInit+0xb8>)
 8006522:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	4a09      	ldr	r2, [pc, #36]	; (8006550 <prvHeapInit+0xbc>)
 800652a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800652c:	4b09      	ldr	r3, [pc, #36]	; (8006554 <prvHeapInit+0xc0>)
 800652e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006532:	601a      	str	r2, [r3, #0]
}
 8006534:	bf00      	nop
 8006536:	3714      	adds	r7, #20
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr
 8006540:	20000d84 	.word	0x20000d84
 8006544:	2000193c 	.word	0x2000193c
 8006548:	20001944 	.word	0x20001944
 800654c:	2000194c 	.word	0x2000194c
 8006550:	20001948 	.word	0x20001948
 8006554:	20001958 	.word	0x20001958

08006558 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006558:	b480      	push	{r7}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006560:	4b28      	ldr	r3, [pc, #160]	; (8006604 <prvInsertBlockIntoFreeList+0xac>)
 8006562:	60fb      	str	r3, [r7, #12]
 8006564:	e002      	b.n	800656c <prvInsertBlockIntoFreeList+0x14>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	60fb      	str	r3, [r7, #12]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	429a      	cmp	r2, r3
 8006574:	d8f7      	bhi.n	8006566 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	68ba      	ldr	r2, [r7, #8]
 8006580:	4413      	add	r3, r2
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	429a      	cmp	r2, r3
 8006586:	d108      	bne.n	800659a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	685a      	ldr	r2, [r3, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	441a      	add	r2, r3
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	441a      	add	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d118      	bne.n	80065e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	4b15      	ldr	r3, [pc, #84]	; (8006608 <prvInsertBlockIntoFreeList+0xb0>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d00d      	beq.n	80065d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	441a      	add	r2, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	601a      	str	r2, [r3, #0]
 80065d4:	e008      	b.n	80065e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80065d6:	4b0c      	ldr	r3, [pc, #48]	; (8006608 <prvInsertBlockIntoFreeList+0xb0>)
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	601a      	str	r2, [r3, #0]
 80065de:	e003      	b.n	80065e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d002      	beq.n	80065f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065f6:	bf00      	nop
 80065f8:	3714      	adds	r7, #20
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	2000193c 	.word	0x2000193c
 8006608:	20001944 	.word	0x20001944

0800660c <__errno>:
 800660c:	4b01      	ldr	r3, [pc, #4]	; (8006614 <__errno+0x8>)
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	20000010 	.word	0x20000010

08006618 <__libc_init_array>:
 8006618:	b570      	push	{r4, r5, r6, lr}
 800661a:	4d0d      	ldr	r5, [pc, #52]	; (8006650 <__libc_init_array+0x38>)
 800661c:	4c0d      	ldr	r4, [pc, #52]	; (8006654 <__libc_init_array+0x3c>)
 800661e:	1b64      	subs	r4, r4, r5
 8006620:	10a4      	asrs	r4, r4, #2
 8006622:	2600      	movs	r6, #0
 8006624:	42a6      	cmp	r6, r4
 8006626:	d109      	bne.n	800663c <__libc_init_array+0x24>
 8006628:	4d0b      	ldr	r5, [pc, #44]	; (8006658 <__libc_init_array+0x40>)
 800662a:	4c0c      	ldr	r4, [pc, #48]	; (800665c <__libc_init_array+0x44>)
 800662c:	f000 ff84 	bl	8007538 <_init>
 8006630:	1b64      	subs	r4, r4, r5
 8006632:	10a4      	asrs	r4, r4, #2
 8006634:	2600      	movs	r6, #0
 8006636:	42a6      	cmp	r6, r4
 8006638:	d105      	bne.n	8006646 <__libc_init_array+0x2e>
 800663a:	bd70      	pop	{r4, r5, r6, pc}
 800663c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006640:	4798      	blx	r3
 8006642:	3601      	adds	r6, #1
 8006644:	e7ee      	b.n	8006624 <__libc_init_array+0xc>
 8006646:	f855 3b04 	ldr.w	r3, [r5], #4
 800664a:	4798      	blx	r3
 800664c:	3601      	adds	r6, #1
 800664e:	e7f2      	b.n	8006636 <__libc_init_array+0x1e>
 8006650:	080076d8 	.word	0x080076d8
 8006654:	080076d8 	.word	0x080076d8
 8006658:	080076d8 	.word	0x080076d8
 800665c:	080076dc 	.word	0x080076dc

08006660 <memcpy>:
 8006660:	440a      	add	r2, r1
 8006662:	4291      	cmp	r1, r2
 8006664:	f100 33ff 	add.w	r3, r0, #4294967295
 8006668:	d100      	bne.n	800666c <memcpy+0xc>
 800666a:	4770      	bx	lr
 800666c:	b510      	push	{r4, lr}
 800666e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006672:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006676:	4291      	cmp	r1, r2
 8006678:	d1f9      	bne.n	800666e <memcpy+0xe>
 800667a:	bd10      	pop	{r4, pc}

0800667c <memset>:
 800667c:	4402      	add	r2, r0
 800667e:	4603      	mov	r3, r0
 8006680:	4293      	cmp	r3, r2
 8006682:	d100      	bne.n	8006686 <memset+0xa>
 8006684:	4770      	bx	lr
 8006686:	f803 1b01 	strb.w	r1, [r3], #1
 800668a:	e7f9      	b.n	8006680 <memset+0x4>

0800668c <iprintf>:
 800668c:	b40f      	push	{r0, r1, r2, r3}
 800668e:	4b0a      	ldr	r3, [pc, #40]	; (80066b8 <iprintf+0x2c>)
 8006690:	b513      	push	{r0, r1, r4, lr}
 8006692:	681c      	ldr	r4, [r3, #0]
 8006694:	b124      	cbz	r4, 80066a0 <iprintf+0x14>
 8006696:	69a3      	ldr	r3, [r4, #24]
 8006698:	b913      	cbnz	r3, 80066a0 <iprintf+0x14>
 800669a:	4620      	mov	r0, r4
 800669c:	f000 f866 	bl	800676c <__sinit>
 80066a0:	ab05      	add	r3, sp, #20
 80066a2:	9a04      	ldr	r2, [sp, #16]
 80066a4:	68a1      	ldr	r1, [r4, #8]
 80066a6:	9301      	str	r3, [sp, #4]
 80066a8:	4620      	mov	r0, r4
 80066aa:	f000 f983 	bl	80069b4 <_vfiprintf_r>
 80066ae:	b002      	add	sp, #8
 80066b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066b4:	b004      	add	sp, #16
 80066b6:	4770      	bx	lr
 80066b8:	20000010 	.word	0x20000010

080066bc <std>:
 80066bc:	2300      	movs	r3, #0
 80066be:	b510      	push	{r4, lr}
 80066c0:	4604      	mov	r4, r0
 80066c2:	e9c0 3300 	strd	r3, r3, [r0]
 80066c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066ca:	6083      	str	r3, [r0, #8]
 80066cc:	8181      	strh	r1, [r0, #12]
 80066ce:	6643      	str	r3, [r0, #100]	; 0x64
 80066d0:	81c2      	strh	r2, [r0, #14]
 80066d2:	6183      	str	r3, [r0, #24]
 80066d4:	4619      	mov	r1, r3
 80066d6:	2208      	movs	r2, #8
 80066d8:	305c      	adds	r0, #92	; 0x5c
 80066da:	f7ff ffcf 	bl	800667c <memset>
 80066de:	4b05      	ldr	r3, [pc, #20]	; (80066f4 <std+0x38>)
 80066e0:	6263      	str	r3, [r4, #36]	; 0x24
 80066e2:	4b05      	ldr	r3, [pc, #20]	; (80066f8 <std+0x3c>)
 80066e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80066e6:	4b05      	ldr	r3, [pc, #20]	; (80066fc <std+0x40>)
 80066e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80066ea:	4b05      	ldr	r3, [pc, #20]	; (8006700 <std+0x44>)
 80066ec:	6224      	str	r4, [r4, #32]
 80066ee:	6323      	str	r3, [r4, #48]	; 0x30
 80066f0:	bd10      	pop	{r4, pc}
 80066f2:	bf00      	nop
 80066f4:	08006f5d 	.word	0x08006f5d
 80066f8:	08006f7f 	.word	0x08006f7f
 80066fc:	08006fb7 	.word	0x08006fb7
 8006700:	08006fdb 	.word	0x08006fdb

08006704 <_cleanup_r>:
 8006704:	4901      	ldr	r1, [pc, #4]	; (800670c <_cleanup_r+0x8>)
 8006706:	f000 b8af 	b.w	8006868 <_fwalk_reent>
 800670a:	bf00      	nop
 800670c:	080072b5 	.word	0x080072b5

08006710 <__sfmoreglue>:
 8006710:	b570      	push	{r4, r5, r6, lr}
 8006712:	1e4a      	subs	r2, r1, #1
 8006714:	2568      	movs	r5, #104	; 0x68
 8006716:	4355      	muls	r5, r2
 8006718:	460e      	mov	r6, r1
 800671a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800671e:	f000 f8c5 	bl	80068ac <_malloc_r>
 8006722:	4604      	mov	r4, r0
 8006724:	b140      	cbz	r0, 8006738 <__sfmoreglue+0x28>
 8006726:	2100      	movs	r1, #0
 8006728:	e9c0 1600 	strd	r1, r6, [r0]
 800672c:	300c      	adds	r0, #12
 800672e:	60a0      	str	r0, [r4, #8]
 8006730:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006734:	f7ff ffa2 	bl	800667c <memset>
 8006738:	4620      	mov	r0, r4
 800673a:	bd70      	pop	{r4, r5, r6, pc}

0800673c <__sfp_lock_acquire>:
 800673c:	4801      	ldr	r0, [pc, #4]	; (8006744 <__sfp_lock_acquire+0x8>)
 800673e:	f000 b8b3 	b.w	80068a8 <__retarget_lock_acquire_recursive>
 8006742:	bf00      	nop
 8006744:	20001af8 	.word	0x20001af8

08006748 <__sfp_lock_release>:
 8006748:	4801      	ldr	r0, [pc, #4]	; (8006750 <__sfp_lock_release+0x8>)
 800674a:	f000 b8ae 	b.w	80068aa <__retarget_lock_release_recursive>
 800674e:	bf00      	nop
 8006750:	20001af8 	.word	0x20001af8

08006754 <__sinit_lock_acquire>:
 8006754:	4801      	ldr	r0, [pc, #4]	; (800675c <__sinit_lock_acquire+0x8>)
 8006756:	f000 b8a7 	b.w	80068a8 <__retarget_lock_acquire_recursive>
 800675a:	bf00      	nop
 800675c:	20001af3 	.word	0x20001af3

08006760 <__sinit_lock_release>:
 8006760:	4801      	ldr	r0, [pc, #4]	; (8006768 <__sinit_lock_release+0x8>)
 8006762:	f000 b8a2 	b.w	80068aa <__retarget_lock_release_recursive>
 8006766:	bf00      	nop
 8006768:	20001af3 	.word	0x20001af3

0800676c <__sinit>:
 800676c:	b510      	push	{r4, lr}
 800676e:	4604      	mov	r4, r0
 8006770:	f7ff fff0 	bl	8006754 <__sinit_lock_acquire>
 8006774:	69a3      	ldr	r3, [r4, #24]
 8006776:	b11b      	cbz	r3, 8006780 <__sinit+0x14>
 8006778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800677c:	f7ff bff0 	b.w	8006760 <__sinit_lock_release>
 8006780:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006784:	6523      	str	r3, [r4, #80]	; 0x50
 8006786:	4b13      	ldr	r3, [pc, #76]	; (80067d4 <__sinit+0x68>)
 8006788:	4a13      	ldr	r2, [pc, #76]	; (80067d8 <__sinit+0x6c>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	62a2      	str	r2, [r4, #40]	; 0x28
 800678e:	42a3      	cmp	r3, r4
 8006790:	bf04      	itt	eq
 8006792:	2301      	moveq	r3, #1
 8006794:	61a3      	streq	r3, [r4, #24]
 8006796:	4620      	mov	r0, r4
 8006798:	f000 f820 	bl	80067dc <__sfp>
 800679c:	6060      	str	r0, [r4, #4]
 800679e:	4620      	mov	r0, r4
 80067a0:	f000 f81c 	bl	80067dc <__sfp>
 80067a4:	60a0      	str	r0, [r4, #8]
 80067a6:	4620      	mov	r0, r4
 80067a8:	f000 f818 	bl	80067dc <__sfp>
 80067ac:	2200      	movs	r2, #0
 80067ae:	60e0      	str	r0, [r4, #12]
 80067b0:	2104      	movs	r1, #4
 80067b2:	6860      	ldr	r0, [r4, #4]
 80067b4:	f7ff ff82 	bl	80066bc <std>
 80067b8:	68a0      	ldr	r0, [r4, #8]
 80067ba:	2201      	movs	r2, #1
 80067bc:	2109      	movs	r1, #9
 80067be:	f7ff ff7d 	bl	80066bc <std>
 80067c2:	68e0      	ldr	r0, [r4, #12]
 80067c4:	2202      	movs	r2, #2
 80067c6:	2112      	movs	r1, #18
 80067c8:	f7ff ff78 	bl	80066bc <std>
 80067cc:	2301      	movs	r3, #1
 80067ce:	61a3      	str	r3, [r4, #24]
 80067d0:	e7d2      	b.n	8006778 <__sinit+0xc>
 80067d2:	bf00      	nop
 80067d4:	08007638 	.word	0x08007638
 80067d8:	08006705 	.word	0x08006705

080067dc <__sfp>:
 80067dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067de:	4607      	mov	r7, r0
 80067e0:	f7ff ffac 	bl	800673c <__sfp_lock_acquire>
 80067e4:	4b1e      	ldr	r3, [pc, #120]	; (8006860 <__sfp+0x84>)
 80067e6:	681e      	ldr	r6, [r3, #0]
 80067e8:	69b3      	ldr	r3, [r6, #24]
 80067ea:	b913      	cbnz	r3, 80067f2 <__sfp+0x16>
 80067ec:	4630      	mov	r0, r6
 80067ee:	f7ff ffbd 	bl	800676c <__sinit>
 80067f2:	3648      	adds	r6, #72	; 0x48
 80067f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80067f8:	3b01      	subs	r3, #1
 80067fa:	d503      	bpl.n	8006804 <__sfp+0x28>
 80067fc:	6833      	ldr	r3, [r6, #0]
 80067fe:	b30b      	cbz	r3, 8006844 <__sfp+0x68>
 8006800:	6836      	ldr	r6, [r6, #0]
 8006802:	e7f7      	b.n	80067f4 <__sfp+0x18>
 8006804:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006808:	b9d5      	cbnz	r5, 8006840 <__sfp+0x64>
 800680a:	4b16      	ldr	r3, [pc, #88]	; (8006864 <__sfp+0x88>)
 800680c:	60e3      	str	r3, [r4, #12]
 800680e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006812:	6665      	str	r5, [r4, #100]	; 0x64
 8006814:	f000 f847 	bl	80068a6 <__retarget_lock_init_recursive>
 8006818:	f7ff ff96 	bl	8006748 <__sfp_lock_release>
 800681c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006820:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006824:	6025      	str	r5, [r4, #0]
 8006826:	61a5      	str	r5, [r4, #24]
 8006828:	2208      	movs	r2, #8
 800682a:	4629      	mov	r1, r5
 800682c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006830:	f7ff ff24 	bl	800667c <memset>
 8006834:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006838:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800683c:	4620      	mov	r0, r4
 800683e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006840:	3468      	adds	r4, #104	; 0x68
 8006842:	e7d9      	b.n	80067f8 <__sfp+0x1c>
 8006844:	2104      	movs	r1, #4
 8006846:	4638      	mov	r0, r7
 8006848:	f7ff ff62 	bl	8006710 <__sfmoreglue>
 800684c:	4604      	mov	r4, r0
 800684e:	6030      	str	r0, [r6, #0]
 8006850:	2800      	cmp	r0, #0
 8006852:	d1d5      	bne.n	8006800 <__sfp+0x24>
 8006854:	f7ff ff78 	bl	8006748 <__sfp_lock_release>
 8006858:	230c      	movs	r3, #12
 800685a:	603b      	str	r3, [r7, #0]
 800685c:	e7ee      	b.n	800683c <__sfp+0x60>
 800685e:	bf00      	nop
 8006860:	08007638 	.word	0x08007638
 8006864:	ffff0001 	.word	0xffff0001

08006868 <_fwalk_reent>:
 8006868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800686c:	4606      	mov	r6, r0
 800686e:	4688      	mov	r8, r1
 8006870:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006874:	2700      	movs	r7, #0
 8006876:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800687a:	f1b9 0901 	subs.w	r9, r9, #1
 800687e:	d505      	bpl.n	800688c <_fwalk_reent+0x24>
 8006880:	6824      	ldr	r4, [r4, #0]
 8006882:	2c00      	cmp	r4, #0
 8006884:	d1f7      	bne.n	8006876 <_fwalk_reent+0xe>
 8006886:	4638      	mov	r0, r7
 8006888:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800688c:	89ab      	ldrh	r3, [r5, #12]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d907      	bls.n	80068a2 <_fwalk_reent+0x3a>
 8006892:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006896:	3301      	adds	r3, #1
 8006898:	d003      	beq.n	80068a2 <_fwalk_reent+0x3a>
 800689a:	4629      	mov	r1, r5
 800689c:	4630      	mov	r0, r6
 800689e:	47c0      	blx	r8
 80068a0:	4307      	orrs	r7, r0
 80068a2:	3568      	adds	r5, #104	; 0x68
 80068a4:	e7e9      	b.n	800687a <_fwalk_reent+0x12>

080068a6 <__retarget_lock_init_recursive>:
 80068a6:	4770      	bx	lr

080068a8 <__retarget_lock_acquire_recursive>:
 80068a8:	4770      	bx	lr

080068aa <__retarget_lock_release_recursive>:
 80068aa:	4770      	bx	lr

080068ac <_malloc_r>:
 80068ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ae:	1ccd      	adds	r5, r1, #3
 80068b0:	f025 0503 	bic.w	r5, r5, #3
 80068b4:	3508      	adds	r5, #8
 80068b6:	2d0c      	cmp	r5, #12
 80068b8:	bf38      	it	cc
 80068ba:	250c      	movcc	r5, #12
 80068bc:	2d00      	cmp	r5, #0
 80068be:	4606      	mov	r6, r0
 80068c0:	db01      	blt.n	80068c6 <_malloc_r+0x1a>
 80068c2:	42a9      	cmp	r1, r5
 80068c4:	d903      	bls.n	80068ce <_malloc_r+0x22>
 80068c6:	230c      	movs	r3, #12
 80068c8:	6033      	str	r3, [r6, #0]
 80068ca:	2000      	movs	r0, #0
 80068cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068ce:	f000 fda3 	bl	8007418 <__malloc_lock>
 80068d2:	4921      	ldr	r1, [pc, #132]	; (8006958 <_malloc_r+0xac>)
 80068d4:	680a      	ldr	r2, [r1, #0]
 80068d6:	4614      	mov	r4, r2
 80068d8:	b99c      	cbnz	r4, 8006902 <_malloc_r+0x56>
 80068da:	4f20      	ldr	r7, [pc, #128]	; (800695c <_malloc_r+0xb0>)
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	b923      	cbnz	r3, 80068ea <_malloc_r+0x3e>
 80068e0:	4621      	mov	r1, r4
 80068e2:	4630      	mov	r0, r6
 80068e4:	f000 fb2a 	bl	8006f3c <_sbrk_r>
 80068e8:	6038      	str	r0, [r7, #0]
 80068ea:	4629      	mov	r1, r5
 80068ec:	4630      	mov	r0, r6
 80068ee:	f000 fb25 	bl	8006f3c <_sbrk_r>
 80068f2:	1c43      	adds	r3, r0, #1
 80068f4:	d123      	bne.n	800693e <_malloc_r+0x92>
 80068f6:	230c      	movs	r3, #12
 80068f8:	6033      	str	r3, [r6, #0]
 80068fa:	4630      	mov	r0, r6
 80068fc:	f000 fd92 	bl	8007424 <__malloc_unlock>
 8006900:	e7e3      	b.n	80068ca <_malloc_r+0x1e>
 8006902:	6823      	ldr	r3, [r4, #0]
 8006904:	1b5b      	subs	r3, r3, r5
 8006906:	d417      	bmi.n	8006938 <_malloc_r+0x8c>
 8006908:	2b0b      	cmp	r3, #11
 800690a:	d903      	bls.n	8006914 <_malloc_r+0x68>
 800690c:	6023      	str	r3, [r4, #0]
 800690e:	441c      	add	r4, r3
 8006910:	6025      	str	r5, [r4, #0]
 8006912:	e004      	b.n	800691e <_malloc_r+0x72>
 8006914:	6863      	ldr	r3, [r4, #4]
 8006916:	42a2      	cmp	r2, r4
 8006918:	bf0c      	ite	eq
 800691a:	600b      	streq	r3, [r1, #0]
 800691c:	6053      	strne	r3, [r2, #4]
 800691e:	4630      	mov	r0, r6
 8006920:	f000 fd80 	bl	8007424 <__malloc_unlock>
 8006924:	f104 000b 	add.w	r0, r4, #11
 8006928:	1d23      	adds	r3, r4, #4
 800692a:	f020 0007 	bic.w	r0, r0, #7
 800692e:	1ac2      	subs	r2, r0, r3
 8006930:	d0cc      	beq.n	80068cc <_malloc_r+0x20>
 8006932:	1a1b      	subs	r3, r3, r0
 8006934:	50a3      	str	r3, [r4, r2]
 8006936:	e7c9      	b.n	80068cc <_malloc_r+0x20>
 8006938:	4622      	mov	r2, r4
 800693a:	6864      	ldr	r4, [r4, #4]
 800693c:	e7cc      	b.n	80068d8 <_malloc_r+0x2c>
 800693e:	1cc4      	adds	r4, r0, #3
 8006940:	f024 0403 	bic.w	r4, r4, #3
 8006944:	42a0      	cmp	r0, r4
 8006946:	d0e3      	beq.n	8006910 <_malloc_r+0x64>
 8006948:	1a21      	subs	r1, r4, r0
 800694a:	4630      	mov	r0, r6
 800694c:	f000 faf6 	bl	8006f3c <_sbrk_r>
 8006950:	3001      	adds	r0, #1
 8006952:	d1dd      	bne.n	8006910 <_malloc_r+0x64>
 8006954:	e7cf      	b.n	80068f6 <_malloc_r+0x4a>
 8006956:	bf00      	nop
 8006958:	2000195c 	.word	0x2000195c
 800695c:	20001960 	.word	0x20001960

08006960 <__sfputc_r>:
 8006960:	6893      	ldr	r3, [r2, #8]
 8006962:	3b01      	subs	r3, #1
 8006964:	2b00      	cmp	r3, #0
 8006966:	b410      	push	{r4}
 8006968:	6093      	str	r3, [r2, #8]
 800696a:	da08      	bge.n	800697e <__sfputc_r+0x1e>
 800696c:	6994      	ldr	r4, [r2, #24]
 800696e:	42a3      	cmp	r3, r4
 8006970:	db01      	blt.n	8006976 <__sfputc_r+0x16>
 8006972:	290a      	cmp	r1, #10
 8006974:	d103      	bne.n	800697e <__sfputc_r+0x1e>
 8006976:	f85d 4b04 	ldr.w	r4, [sp], #4
 800697a:	f000 bb33 	b.w	8006fe4 <__swbuf_r>
 800697e:	6813      	ldr	r3, [r2, #0]
 8006980:	1c58      	adds	r0, r3, #1
 8006982:	6010      	str	r0, [r2, #0]
 8006984:	7019      	strb	r1, [r3, #0]
 8006986:	4608      	mov	r0, r1
 8006988:	f85d 4b04 	ldr.w	r4, [sp], #4
 800698c:	4770      	bx	lr

0800698e <__sfputs_r>:
 800698e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006990:	4606      	mov	r6, r0
 8006992:	460f      	mov	r7, r1
 8006994:	4614      	mov	r4, r2
 8006996:	18d5      	adds	r5, r2, r3
 8006998:	42ac      	cmp	r4, r5
 800699a:	d101      	bne.n	80069a0 <__sfputs_r+0x12>
 800699c:	2000      	movs	r0, #0
 800699e:	e007      	b.n	80069b0 <__sfputs_r+0x22>
 80069a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069a4:	463a      	mov	r2, r7
 80069a6:	4630      	mov	r0, r6
 80069a8:	f7ff ffda 	bl	8006960 <__sfputc_r>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d1f3      	bne.n	8006998 <__sfputs_r+0xa>
 80069b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080069b4 <_vfiprintf_r>:
 80069b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b8:	460d      	mov	r5, r1
 80069ba:	b09d      	sub	sp, #116	; 0x74
 80069bc:	4614      	mov	r4, r2
 80069be:	4698      	mov	r8, r3
 80069c0:	4606      	mov	r6, r0
 80069c2:	b118      	cbz	r0, 80069cc <_vfiprintf_r+0x18>
 80069c4:	6983      	ldr	r3, [r0, #24]
 80069c6:	b90b      	cbnz	r3, 80069cc <_vfiprintf_r+0x18>
 80069c8:	f7ff fed0 	bl	800676c <__sinit>
 80069cc:	4b89      	ldr	r3, [pc, #548]	; (8006bf4 <_vfiprintf_r+0x240>)
 80069ce:	429d      	cmp	r5, r3
 80069d0:	d11b      	bne.n	8006a0a <_vfiprintf_r+0x56>
 80069d2:	6875      	ldr	r5, [r6, #4]
 80069d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069d6:	07d9      	lsls	r1, r3, #31
 80069d8:	d405      	bmi.n	80069e6 <_vfiprintf_r+0x32>
 80069da:	89ab      	ldrh	r3, [r5, #12]
 80069dc:	059a      	lsls	r2, r3, #22
 80069de:	d402      	bmi.n	80069e6 <_vfiprintf_r+0x32>
 80069e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069e2:	f7ff ff61 	bl	80068a8 <__retarget_lock_acquire_recursive>
 80069e6:	89ab      	ldrh	r3, [r5, #12]
 80069e8:	071b      	lsls	r3, r3, #28
 80069ea:	d501      	bpl.n	80069f0 <_vfiprintf_r+0x3c>
 80069ec:	692b      	ldr	r3, [r5, #16]
 80069ee:	b9eb      	cbnz	r3, 8006a2c <_vfiprintf_r+0x78>
 80069f0:	4629      	mov	r1, r5
 80069f2:	4630      	mov	r0, r6
 80069f4:	f000 fb5a 	bl	80070ac <__swsetup_r>
 80069f8:	b1c0      	cbz	r0, 8006a2c <_vfiprintf_r+0x78>
 80069fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069fc:	07dc      	lsls	r4, r3, #31
 80069fe:	d50e      	bpl.n	8006a1e <_vfiprintf_r+0x6a>
 8006a00:	f04f 30ff 	mov.w	r0, #4294967295
 8006a04:	b01d      	add	sp, #116	; 0x74
 8006a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a0a:	4b7b      	ldr	r3, [pc, #492]	; (8006bf8 <_vfiprintf_r+0x244>)
 8006a0c:	429d      	cmp	r5, r3
 8006a0e:	d101      	bne.n	8006a14 <_vfiprintf_r+0x60>
 8006a10:	68b5      	ldr	r5, [r6, #8]
 8006a12:	e7df      	b.n	80069d4 <_vfiprintf_r+0x20>
 8006a14:	4b79      	ldr	r3, [pc, #484]	; (8006bfc <_vfiprintf_r+0x248>)
 8006a16:	429d      	cmp	r5, r3
 8006a18:	bf08      	it	eq
 8006a1a:	68f5      	ldreq	r5, [r6, #12]
 8006a1c:	e7da      	b.n	80069d4 <_vfiprintf_r+0x20>
 8006a1e:	89ab      	ldrh	r3, [r5, #12]
 8006a20:	0598      	lsls	r0, r3, #22
 8006a22:	d4ed      	bmi.n	8006a00 <_vfiprintf_r+0x4c>
 8006a24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a26:	f7ff ff40 	bl	80068aa <__retarget_lock_release_recursive>
 8006a2a:	e7e9      	b.n	8006a00 <_vfiprintf_r+0x4c>
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	9309      	str	r3, [sp, #36]	; 0x24
 8006a30:	2320      	movs	r3, #32
 8006a32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a36:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a3a:	2330      	movs	r3, #48	; 0x30
 8006a3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006c00 <_vfiprintf_r+0x24c>
 8006a40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a44:	f04f 0901 	mov.w	r9, #1
 8006a48:	4623      	mov	r3, r4
 8006a4a:	469a      	mov	sl, r3
 8006a4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a50:	b10a      	cbz	r2, 8006a56 <_vfiprintf_r+0xa2>
 8006a52:	2a25      	cmp	r2, #37	; 0x25
 8006a54:	d1f9      	bne.n	8006a4a <_vfiprintf_r+0x96>
 8006a56:	ebba 0b04 	subs.w	fp, sl, r4
 8006a5a:	d00b      	beq.n	8006a74 <_vfiprintf_r+0xc0>
 8006a5c:	465b      	mov	r3, fp
 8006a5e:	4622      	mov	r2, r4
 8006a60:	4629      	mov	r1, r5
 8006a62:	4630      	mov	r0, r6
 8006a64:	f7ff ff93 	bl	800698e <__sfputs_r>
 8006a68:	3001      	adds	r0, #1
 8006a6a:	f000 80aa 	beq.w	8006bc2 <_vfiprintf_r+0x20e>
 8006a6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a70:	445a      	add	r2, fp
 8006a72:	9209      	str	r2, [sp, #36]	; 0x24
 8006a74:	f89a 3000 	ldrb.w	r3, [sl]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f000 80a2 	beq.w	8006bc2 <_vfiprintf_r+0x20e>
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f04f 32ff 	mov.w	r2, #4294967295
 8006a84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a88:	f10a 0a01 	add.w	sl, sl, #1
 8006a8c:	9304      	str	r3, [sp, #16]
 8006a8e:	9307      	str	r3, [sp, #28]
 8006a90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a94:	931a      	str	r3, [sp, #104]	; 0x68
 8006a96:	4654      	mov	r4, sl
 8006a98:	2205      	movs	r2, #5
 8006a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a9e:	4858      	ldr	r0, [pc, #352]	; (8006c00 <_vfiprintf_r+0x24c>)
 8006aa0:	f7f9 fb96 	bl	80001d0 <memchr>
 8006aa4:	9a04      	ldr	r2, [sp, #16]
 8006aa6:	b9d8      	cbnz	r0, 8006ae0 <_vfiprintf_r+0x12c>
 8006aa8:	06d1      	lsls	r1, r2, #27
 8006aaa:	bf44      	itt	mi
 8006aac:	2320      	movmi	r3, #32
 8006aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ab2:	0713      	lsls	r3, r2, #28
 8006ab4:	bf44      	itt	mi
 8006ab6:	232b      	movmi	r3, #43	; 0x2b
 8006ab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006abc:	f89a 3000 	ldrb.w	r3, [sl]
 8006ac0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ac2:	d015      	beq.n	8006af0 <_vfiprintf_r+0x13c>
 8006ac4:	9a07      	ldr	r2, [sp, #28]
 8006ac6:	4654      	mov	r4, sl
 8006ac8:	2000      	movs	r0, #0
 8006aca:	f04f 0c0a 	mov.w	ip, #10
 8006ace:	4621      	mov	r1, r4
 8006ad0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ad4:	3b30      	subs	r3, #48	; 0x30
 8006ad6:	2b09      	cmp	r3, #9
 8006ad8:	d94e      	bls.n	8006b78 <_vfiprintf_r+0x1c4>
 8006ada:	b1b0      	cbz	r0, 8006b0a <_vfiprintf_r+0x156>
 8006adc:	9207      	str	r2, [sp, #28]
 8006ade:	e014      	b.n	8006b0a <_vfiprintf_r+0x156>
 8006ae0:	eba0 0308 	sub.w	r3, r0, r8
 8006ae4:	fa09 f303 	lsl.w	r3, r9, r3
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	9304      	str	r3, [sp, #16]
 8006aec:	46a2      	mov	sl, r4
 8006aee:	e7d2      	b.n	8006a96 <_vfiprintf_r+0xe2>
 8006af0:	9b03      	ldr	r3, [sp, #12]
 8006af2:	1d19      	adds	r1, r3, #4
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	9103      	str	r1, [sp, #12]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	bfbb      	ittet	lt
 8006afc:	425b      	neglt	r3, r3
 8006afe:	f042 0202 	orrlt.w	r2, r2, #2
 8006b02:	9307      	strge	r3, [sp, #28]
 8006b04:	9307      	strlt	r3, [sp, #28]
 8006b06:	bfb8      	it	lt
 8006b08:	9204      	strlt	r2, [sp, #16]
 8006b0a:	7823      	ldrb	r3, [r4, #0]
 8006b0c:	2b2e      	cmp	r3, #46	; 0x2e
 8006b0e:	d10c      	bne.n	8006b2a <_vfiprintf_r+0x176>
 8006b10:	7863      	ldrb	r3, [r4, #1]
 8006b12:	2b2a      	cmp	r3, #42	; 0x2a
 8006b14:	d135      	bne.n	8006b82 <_vfiprintf_r+0x1ce>
 8006b16:	9b03      	ldr	r3, [sp, #12]
 8006b18:	1d1a      	adds	r2, r3, #4
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	9203      	str	r2, [sp, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bfb8      	it	lt
 8006b22:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b26:	3402      	adds	r4, #2
 8006b28:	9305      	str	r3, [sp, #20]
 8006b2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006c10 <_vfiprintf_r+0x25c>
 8006b2e:	7821      	ldrb	r1, [r4, #0]
 8006b30:	2203      	movs	r2, #3
 8006b32:	4650      	mov	r0, sl
 8006b34:	f7f9 fb4c 	bl	80001d0 <memchr>
 8006b38:	b140      	cbz	r0, 8006b4c <_vfiprintf_r+0x198>
 8006b3a:	2340      	movs	r3, #64	; 0x40
 8006b3c:	eba0 000a 	sub.w	r0, r0, sl
 8006b40:	fa03 f000 	lsl.w	r0, r3, r0
 8006b44:	9b04      	ldr	r3, [sp, #16]
 8006b46:	4303      	orrs	r3, r0
 8006b48:	3401      	adds	r4, #1
 8006b4a:	9304      	str	r3, [sp, #16]
 8006b4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b50:	482c      	ldr	r0, [pc, #176]	; (8006c04 <_vfiprintf_r+0x250>)
 8006b52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b56:	2206      	movs	r2, #6
 8006b58:	f7f9 fb3a 	bl	80001d0 <memchr>
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d03f      	beq.n	8006be0 <_vfiprintf_r+0x22c>
 8006b60:	4b29      	ldr	r3, [pc, #164]	; (8006c08 <_vfiprintf_r+0x254>)
 8006b62:	bb1b      	cbnz	r3, 8006bac <_vfiprintf_r+0x1f8>
 8006b64:	9b03      	ldr	r3, [sp, #12]
 8006b66:	3307      	adds	r3, #7
 8006b68:	f023 0307 	bic.w	r3, r3, #7
 8006b6c:	3308      	adds	r3, #8
 8006b6e:	9303      	str	r3, [sp, #12]
 8006b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b72:	443b      	add	r3, r7
 8006b74:	9309      	str	r3, [sp, #36]	; 0x24
 8006b76:	e767      	b.n	8006a48 <_vfiprintf_r+0x94>
 8006b78:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b7c:	460c      	mov	r4, r1
 8006b7e:	2001      	movs	r0, #1
 8006b80:	e7a5      	b.n	8006ace <_vfiprintf_r+0x11a>
 8006b82:	2300      	movs	r3, #0
 8006b84:	3401      	adds	r4, #1
 8006b86:	9305      	str	r3, [sp, #20]
 8006b88:	4619      	mov	r1, r3
 8006b8a:	f04f 0c0a 	mov.w	ip, #10
 8006b8e:	4620      	mov	r0, r4
 8006b90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b94:	3a30      	subs	r2, #48	; 0x30
 8006b96:	2a09      	cmp	r2, #9
 8006b98:	d903      	bls.n	8006ba2 <_vfiprintf_r+0x1ee>
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d0c5      	beq.n	8006b2a <_vfiprintf_r+0x176>
 8006b9e:	9105      	str	r1, [sp, #20]
 8006ba0:	e7c3      	b.n	8006b2a <_vfiprintf_r+0x176>
 8006ba2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ba6:	4604      	mov	r4, r0
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e7f0      	b.n	8006b8e <_vfiprintf_r+0x1da>
 8006bac:	ab03      	add	r3, sp, #12
 8006bae:	9300      	str	r3, [sp, #0]
 8006bb0:	462a      	mov	r2, r5
 8006bb2:	4b16      	ldr	r3, [pc, #88]	; (8006c0c <_vfiprintf_r+0x258>)
 8006bb4:	a904      	add	r1, sp, #16
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	f3af 8000 	nop.w
 8006bbc:	4607      	mov	r7, r0
 8006bbe:	1c78      	adds	r0, r7, #1
 8006bc0:	d1d6      	bne.n	8006b70 <_vfiprintf_r+0x1bc>
 8006bc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bc4:	07d9      	lsls	r1, r3, #31
 8006bc6:	d405      	bmi.n	8006bd4 <_vfiprintf_r+0x220>
 8006bc8:	89ab      	ldrh	r3, [r5, #12]
 8006bca:	059a      	lsls	r2, r3, #22
 8006bcc:	d402      	bmi.n	8006bd4 <_vfiprintf_r+0x220>
 8006bce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bd0:	f7ff fe6b 	bl	80068aa <__retarget_lock_release_recursive>
 8006bd4:	89ab      	ldrh	r3, [r5, #12]
 8006bd6:	065b      	lsls	r3, r3, #25
 8006bd8:	f53f af12 	bmi.w	8006a00 <_vfiprintf_r+0x4c>
 8006bdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bde:	e711      	b.n	8006a04 <_vfiprintf_r+0x50>
 8006be0:	ab03      	add	r3, sp, #12
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	462a      	mov	r2, r5
 8006be6:	4b09      	ldr	r3, [pc, #36]	; (8006c0c <_vfiprintf_r+0x258>)
 8006be8:	a904      	add	r1, sp, #16
 8006bea:	4630      	mov	r0, r6
 8006bec:	f000 f880 	bl	8006cf0 <_printf_i>
 8006bf0:	e7e4      	b.n	8006bbc <_vfiprintf_r+0x208>
 8006bf2:	bf00      	nop
 8006bf4:	0800765c 	.word	0x0800765c
 8006bf8:	0800767c 	.word	0x0800767c
 8006bfc:	0800763c 	.word	0x0800763c
 8006c00:	0800769c 	.word	0x0800769c
 8006c04:	080076a6 	.word	0x080076a6
 8006c08:	00000000 	.word	0x00000000
 8006c0c:	0800698f 	.word	0x0800698f
 8006c10:	080076a2 	.word	0x080076a2

08006c14 <_printf_common>:
 8006c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c18:	4616      	mov	r6, r2
 8006c1a:	4699      	mov	r9, r3
 8006c1c:	688a      	ldr	r2, [r1, #8]
 8006c1e:	690b      	ldr	r3, [r1, #16]
 8006c20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c24:	4293      	cmp	r3, r2
 8006c26:	bfb8      	it	lt
 8006c28:	4613      	movlt	r3, r2
 8006c2a:	6033      	str	r3, [r6, #0]
 8006c2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c30:	4607      	mov	r7, r0
 8006c32:	460c      	mov	r4, r1
 8006c34:	b10a      	cbz	r2, 8006c3a <_printf_common+0x26>
 8006c36:	3301      	adds	r3, #1
 8006c38:	6033      	str	r3, [r6, #0]
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	0699      	lsls	r1, r3, #26
 8006c3e:	bf42      	ittt	mi
 8006c40:	6833      	ldrmi	r3, [r6, #0]
 8006c42:	3302      	addmi	r3, #2
 8006c44:	6033      	strmi	r3, [r6, #0]
 8006c46:	6825      	ldr	r5, [r4, #0]
 8006c48:	f015 0506 	ands.w	r5, r5, #6
 8006c4c:	d106      	bne.n	8006c5c <_printf_common+0x48>
 8006c4e:	f104 0a19 	add.w	sl, r4, #25
 8006c52:	68e3      	ldr	r3, [r4, #12]
 8006c54:	6832      	ldr	r2, [r6, #0]
 8006c56:	1a9b      	subs	r3, r3, r2
 8006c58:	42ab      	cmp	r3, r5
 8006c5a:	dc26      	bgt.n	8006caa <_printf_common+0x96>
 8006c5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c60:	1e13      	subs	r3, r2, #0
 8006c62:	6822      	ldr	r2, [r4, #0]
 8006c64:	bf18      	it	ne
 8006c66:	2301      	movne	r3, #1
 8006c68:	0692      	lsls	r2, r2, #26
 8006c6a:	d42b      	bmi.n	8006cc4 <_printf_common+0xb0>
 8006c6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c70:	4649      	mov	r1, r9
 8006c72:	4638      	mov	r0, r7
 8006c74:	47c0      	blx	r8
 8006c76:	3001      	adds	r0, #1
 8006c78:	d01e      	beq.n	8006cb8 <_printf_common+0xa4>
 8006c7a:	6823      	ldr	r3, [r4, #0]
 8006c7c:	68e5      	ldr	r5, [r4, #12]
 8006c7e:	6832      	ldr	r2, [r6, #0]
 8006c80:	f003 0306 	and.w	r3, r3, #6
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	bf08      	it	eq
 8006c88:	1aad      	subeq	r5, r5, r2
 8006c8a:	68a3      	ldr	r3, [r4, #8]
 8006c8c:	6922      	ldr	r2, [r4, #16]
 8006c8e:	bf0c      	ite	eq
 8006c90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c94:	2500      	movne	r5, #0
 8006c96:	4293      	cmp	r3, r2
 8006c98:	bfc4      	itt	gt
 8006c9a:	1a9b      	subgt	r3, r3, r2
 8006c9c:	18ed      	addgt	r5, r5, r3
 8006c9e:	2600      	movs	r6, #0
 8006ca0:	341a      	adds	r4, #26
 8006ca2:	42b5      	cmp	r5, r6
 8006ca4:	d11a      	bne.n	8006cdc <_printf_common+0xc8>
 8006ca6:	2000      	movs	r0, #0
 8006ca8:	e008      	b.n	8006cbc <_printf_common+0xa8>
 8006caa:	2301      	movs	r3, #1
 8006cac:	4652      	mov	r2, sl
 8006cae:	4649      	mov	r1, r9
 8006cb0:	4638      	mov	r0, r7
 8006cb2:	47c0      	blx	r8
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	d103      	bne.n	8006cc0 <_printf_common+0xac>
 8006cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cc0:	3501      	adds	r5, #1
 8006cc2:	e7c6      	b.n	8006c52 <_printf_common+0x3e>
 8006cc4:	18e1      	adds	r1, r4, r3
 8006cc6:	1c5a      	adds	r2, r3, #1
 8006cc8:	2030      	movs	r0, #48	; 0x30
 8006cca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cce:	4422      	add	r2, r4
 8006cd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cd8:	3302      	adds	r3, #2
 8006cda:	e7c7      	b.n	8006c6c <_printf_common+0x58>
 8006cdc:	2301      	movs	r3, #1
 8006cde:	4622      	mov	r2, r4
 8006ce0:	4649      	mov	r1, r9
 8006ce2:	4638      	mov	r0, r7
 8006ce4:	47c0      	blx	r8
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	d0e6      	beq.n	8006cb8 <_printf_common+0xa4>
 8006cea:	3601      	adds	r6, #1
 8006cec:	e7d9      	b.n	8006ca2 <_printf_common+0x8e>
	...

08006cf0 <_printf_i>:
 8006cf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf4:	460c      	mov	r4, r1
 8006cf6:	4691      	mov	r9, r2
 8006cf8:	7e27      	ldrb	r7, [r4, #24]
 8006cfa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006cfc:	2f78      	cmp	r7, #120	; 0x78
 8006cfe:	4680      	mov	r8, r0
 8006d00:	469a      	mov	sl, r3
 8006d02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d06:	d807      	bhi.n	8006d18 <_printf_i+0x28>
 8006d08:	2f62      	cmp	r7, #98	; 0x62
 8006d0a:	d80a      	bhi.n	8006d22 <_printf_i+0x32>
 8006d0c:	2f00      	cmp	r7, #0
 8006d0e:	f000 80d8 	beq.w	8006ec2 <_printf_i+0x1d2>
 8006d12:	2f58      	cmp	r7, #88	; 0x58
 8006d14:	f000 80a3 	beq.w	8006e5e <_printf_i+0x16e>
 8006d18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006d1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d20:	e03a      	b.n	8006d98 <_printf_i+0xa8>
 8006d22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d26:	2b15      	cmp	r3, #21
 8006d28:	d8f6      	bhi.n	8006d18 <_printf_i+0x28>
 8006d2a:	a001      	add	r0, pc, #4	; (adr r0, 8006d30 <_printf_i+0x40>)
 8006d2c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006d30:	08006d89 	.word	0x08006d89
 8006d34:	08006d9d 	.word	0x08006d9d
 8006d38:	08006d19 	.word	0x08006d19
 8006d3c:	08006d19 	.word	0x08006d19
 8006d40:	08006d19 	.word	0x08006d19
 8006d44:	08006d19 	.word	0x08006d19
 8006d48:	08006d9d 	.word	0x08006d9d
 8006d4c:	08006d19 	.word	0x08006d19
 8006d50:	08006d19 	.word	0x08006d19
 8006d54:	08006d19 	.word	0x08006d19
 8006d58:	08006d19 	.word	0x08006d19
 8006d5c:	08006ea9 	.word	0x08006ea9
 8006d60:	08006dcd 	.word	0x08006dcd
 8006d64:	08006e8b 	.word	0x08006e8b
 8006d68:	08006d19 	.word	0x08006d19
 8006d6c:	08006d19 	.word	0x08006d19
 8006d70:	08006ecb 	.word	0x08006ecb
 8006d74:	08006d19 	.word	0x08006d19
 8006d78:	08006dcd 	.word	0x08006dcd
 8006d7c:	08006d19 	.word	0x08006d19
 8006d80:	08006d19 	.word	0x08006d19
 8006d84:	08006e93 	.word	0x08006e93
 8006d88:	680b      	ldr	r3, [r1, #0]
 8006d8a:	1d1a      	adds	r2, r3, #4
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	600a      	str	r2, [r1, #0]
 8006d90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006d94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e0a3      	b.n	8006ee4 <_printf_i+0x1f4>
 8006d9c:	6825      	ldr	r5, [r4, #0]
 8006d9e:	6808      	ldr	r0, [r1, #0]
 8006da0:	062e      	lsls	r6, r5, #24
 8006da2:	f100 0304 	add.w	r3, r0, #4
 8006da6:	d50a      	bpl.n	8006dbe <_printf_i+0xce>
 8006da8:	6805      	ldr	r5, [r0, #0]
 8006daa:	600b      	str	r3, [r1, #0]
 8006dac:	2d00      	cmp	r5, #0
 8006dae:	da03      	bge.n	8006db8 <_printf_i+0xc8>
 8006db0:	232d      	movs	r3, #45	; 0x2d
 8006db2:	426d      	negs	r5, r5
 8006db4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006db8:	485e      	ldr	r0, [pc, #376]	; (8006f34 <_printf_i+0x244>)
 8006dba:	230a      	movs	r3, #10
 8006dbc:	e019      	b.n	8006df2 <_printf_i+0x102>
 8006dbe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006dc2:	6805      	ldr	r5, [r0, #0]
 8006dc4:	600b      	str	r3, [r1, #0]
 8006dc6:	bf18      	it	ne
 8006dc8:	b22d      	sxthne	r5, r5
 8006dca:	e7ef      	b.n	8006dac <_printf_i+0xbc>
 8006dcc:	680b      	ldr	r3, [r1, #0]
 8006dce:	6825      	ldr	r5, [r4, #0]
 8006dd0:	1d18      	adds	r0, r3, #4
 8006dd2:	6008      	str	r0, [r1, #0]
 8006dd4:	0628      	lsls	r0, r5, #24
 8006dd6:	d501      	bpl.n	8006ddc <_printf_i+0xec>
 8006dd8:	681d      	ldr	r5, [r3, #0]
 8006dda:	e002      	b.n	8006de2 <_printf_i+0xf2>
 8006ddc:	0669      	lsls	r1, r5, #25
 8006dde:	d5fb      	bpl.n	8006dd8 <_printf_i+0xe8>
 8006de0:	881d      	ldrh	r5, [r3, #0]
 8006de2:	4854      	ldr	r0, [pc, #336]	; (8006f34 <_printf_i+0x244>)
 8006de4:	2f6f      	cmp	r7, #111	; 0x6f
 8006de6:	bf0c      	ite	eq
 8006de8:	2308      	moveq	r3, #8
 8006dea:	230a      	movne	r3, #10
 8006dec:	2100      	movs	r1, #0
 8006dee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006df2:	6866      	ldr	r6, [r4, #4]
 8006df4:	60a6      	str	r6, [r4, #8]
 8006df6:	2e00      	cmp	r6, #0
 8006df8:	bfa2      	ittt	ge
 8006dfa:	6821      	ldrge	r1, [r4, #0]
 8006dfc:	f021 0104 	bicge.w	r1, r1, #4
 8006e00:	6021      	strge	r1, [r4, #0]
 8006e02:	b90d      	cbnz	r5, 8006e08 <_printf_i+0x118>
 8006e04:	2e00      	cmp	r6, #0
 8006e06:	d04d      	beq.n	8006ea4 <_printf_i+0x1b4>
 8006e08:	4616      	mov	r6, r2
 8006e0a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e0e:	fb03 5711 	mls	r7, r3, r1, r5
 8006e12:	5dc7      	ldrb	r7, [r0, r7]
 8006e14:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e18:	462f      	mov	r7, r5
 8006e1a:	42bb      	cmp	r3, r7
 8006e1c:	460d      	mov	r5, r1
 8006e1e:	d9f4      	bls.n	8006e0a <_printf_i+0x11a>
 8006e20:	2b08      	cmp	r3, #8
 8006e22:	d10b      	bne.n	8006e3c <_printf_i+0x14c>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	07df      	lsls	r7, r3, #31
 8006e28:	d508      	bpl.n	8006e3c <_printf_i+0x14c>
 8006e2a:	6923      	ldr	r3, [r4, #16]
 8006e2c:	6861      	ldr	r1, [r4, #4]
 8006e2e:	4299      	cmp	r1, r3
 8006e30:	bfde      	ittt	le
 8006e32:	2330      	movle	r3, #48	; 0x30
 8006e34:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e38:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e3c:	1b92      	subs	r2, r2, r6
 8006e3e:	6122      	str	r2, [r4, #16]
 8006e40:	f8cd a000 	str.w	sl, [sp]
 8006e44:	464b      	mov	r3, r9
 8006e46:	aa03      	add	r2, sp, #12
 8006e48:	4621      	mov	r1, r4
 8006e4a:	4640      	mov	r0, r8
 8006e4c:	f7ff fee2 	bl	8006c14 <_printf_common>
 8006e50:	3001      	adds	r0, #1
 8006e52:	d14c      	bne.n	8006eee <_printf_i+0x1fe>
 8006e54:	f04f 30ff 	mov.w	r0, #4294967295
 8006e58:	b004      	add	sp, #16
 8006e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e5e:	4835      	ldr	r0, [pc, #212]	; (8006f34 <_printf_i+0x244>)
 8006e60:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	680e      	ldr	r6, [r1, #0]
 8006e68:	061f      	lsls	r7, r3, #24
 8006e6a:	f856 5b04 	ldr.w	r5, [r6], #4
 8006e6e:	600e      	str	r6, [r1, #0]
 8006e70:	d514      	bpl.n	8006e9c <_printf_i+0x1ac>
 8006e72:	07d9      	lsls	r1, r3, #31
 8006e74:	bf44      	itt	mi
 8006e76:	f043 0320 	orrmi.w	r3, r3, #32
 8006e7a:	6023      	strmi	r3, [r4, #0]
 8006e7c:	b91d      	cbnz	r5, 8006e86 <_printf_i+0x196>
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	f023 0320 	bic.w	r3, r3, #32
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	2310      	movs	r3, #16
 8006e88:	e7b0      	b.n	8006dec <_printf_i+0xfc>
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	f043 0320 	orr.w	r3, r3, #32
 8006e90:	6023      	str	r3, [r4, #0]
 8006e92:	2378      	movs	r3, #120	; 0x78
 8006e94:	4828      	ldr	r0, [pc, #160]	; (8006f38 <_printf_i+0x248>)
 8006e96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e9a:	e7e3      	b.n	8006e64 <_printf_i+0x174>
 8006e9c:	065e      	lsls	r6, r3, #25
 8006e9e:	bf48      	it	mi
 8006ea0:	b2ad      	uxthmi	r5, r5
 8006ea2:	e7e6      	b.n	8006e72 <_printf_i+0x182>
 8006ea4:	4616      	mov	r6, r2
 8006ea6:	e7bb      	b.n	8006e20 <_printf_i+0x130>
 8006ea8:	680b      	ldr	r3, [r1, #0]
 8006eaa:	6826      	ldr	r6, [r4, #0]
 8006eac:	6960      	ldr	r0, [r4, #20]
 8006eae:	1d1d      	adds	r5, r3, #4
 8006eb0:	600d      	str	r5, [r1, #0]
 8006eb2:	0635      	lsls	r5, r6, #24
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	d501      	bpl.n	8006ebc <_printf_i+0x1cc>
 8006eb8:	6018      	str	r0, [r3, #0]
 8006eba:	e002      	b.n	8006ec2 <_printf_i+0x1d2>
 8006ebc:	0671      	lsls	r1, r6, #25
 8006ebe:	d5fb      	bpl.n	8006eb8 <_printf_i+0x1c8>
 8006ec0:	8018      	strh	r0, [r3, #0]
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	6123      	str	r3, [r4, #16]
 8006ec6:	4616      	mov	r6, r2
 8006ec8:	e7ba      	b.n	8006e40 <_printf_i+0x150>
 8006eca:	680b      	ldr	r3, [r1, #0]
 8006ecc:	1d1a      	adds	r2, r3, #4
 8006ece:	600a      	str	r2, [r1, #0]
 8006ed0:	681e      	ldr	r6, [r3, #0]
 8006ed2:	6862      	ldr	r2, [r4, #4]
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	4630      	mov	r0, r6
 8006ed8:	f7f9 f97a 	bl	80001d0 <memchr>
 8006edc:	b108      	cbz	r0, 8006ee2 <_printf_i+0x1f2>
 8006ede:	1b80      	subs	r0, r0, r6
 8006ee0:	6060      	str	r0, [r4, #4]
 8006ee2:	6863      	ldr	r3, [r4, #4]
 8006ee4:	6123      	str	r3, [r4, #16]
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eec:	e7a8      	b.n	8006e40 <_printf_i+0x150>
 8006eee:	6923      	ldr	r3, [r4, #16]
 8006ef0:	4632      	mov	r2, r6
 8006ef2:	4649      	mov	r1, r9
 8006ef4:	4640      	mov	r0, r8
 8006ef6:	47d0      	blx	sl
 8006ef8:	3001      	adds	r0, #1
 8006efa:	d0ab      	beq.n	8006e54 <_printf_i+0x164>
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	079b      	lsls	r3, r3, #30
 8006f00:	d413      	bmi.n	8006f2a <_printf_i+0x23a>
 8006f02:	68e0      	ldr	r0, [r4, #12]
 8006f04:	9b03      	ldr	r3, [sp, #12]
 8006f06:	4298      	cmp	r0, r3
 8006f08:	bfb8      	it	lt
 8006f0a:	4618      	movlt	r0, r3
 8006f0c:	e7a4      	b.n	8006e58 <_printf_i+0x168>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	4632      	mov	r2, r6
 8006f12:	4649      	mov	r1, r9
 8006f14:	4640      	mov	r0, r8
 8006f16:	47d0      	blx	sl
 8006f18:	3001      	adds	r0, #1
 8006f1a:	d09b      	beq.n	8006e54 <_printf_i+0x164>
 8006f1c:	3501      	adds	r5, #1
 8006f1e:	68e3      	ldr	r3, [r4, #12]
 8006f20:	9903      	ldr	r1, [sp, #12]
 8006f22:	1a5b      	subs	r3, r3, r1
 8006f24:	42ab      	cmp	r3, r5
 8006f26:	dcf2      	bgt.n	8006f0e <_printf_i+0x21e>
 8006f28:	e7eb      	b.n	8006f02 <_printf_i+0x212>
 8006f2a:	2500      	movs	r5, #0
 8006f2c:	f104 0619 	add.w	r6, r4, #25
 8006f30:	e7f5      	b.n	8006f1e <_printf_i+0x22e>
 8006f32:	bf00      	nop
 8006f34:	080076ad 	.word	0x080076ad
 8006f38:	080076be 	.word	0x080076be

08006f3c <_sbrk_r>:
 8006f3c:	b538      	push	{r3, r4, r5, lr}
 8006f3e:	4d06      	ldr	r5, [pc, #24]	; (8006f58 <_sbrk_r+0x1c>)
 8006f40:	2300      	movs	r3, #0
 8006f42:	4604      	mov	r4, r0
 8006f44:	4608      	mov	r0, r1
 8006f46:	602b      	str	r3, [r5, #0]
 8006f48:	f7f9 fddc 	bl	8000b04 <_sbrk>
 8006f4c:	1c43      	adds	r3, r0, #1
 8006f4e:	d102      	bne.n	8006f56 <_sbrk_r+0x1a>
 8006f50:	682b      	ldr	r3, [r5, #0]
 8006f52:	b103      	cbz	r3, 8006f56 <_sbrk_r+0x1a>
 8006f54:	6023      	str	r3, [r4, #0]
 8006f56:	bd38      	pop	{r3, r4, r5, pc}
 8006f58:	20001afc 	.word	0x20001afc

08006f5c <__sread>:
 8006f5c:	b510      	push	{r4, lr}
 8006f5e:	460c      	mov	r4, r1
 8006f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f64:	f000 fab4 	bl	80074d0 <_read_r>
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	bfab      	itete	ge
 8006f6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f6e:	89a3      	ldrhlt	r3, [r4, #12]
 8006f70:	181b      	addge	r3, r3, r0
 8006f72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f76:	bfac      	ite	ge
 8006f78:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f7a:	81a3      	strhlt	r3, [r4, #12]
 8006f7c:	bd10      	pop	{r4, pc}

08006f7e <__swrite>:
 8006f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f82:	461f      	mov	r7, r3
 8006f84:	898b      	ldrh	r3, [r1, #12]
 8006f86:	05db      	lsls	r3, r3, #23
 8006f88:	4605      	mov	r5, r0
 8006f8a:	460c      	mov	r4, r1
 8006f8c:	4616      	mov	r6, r2
 8006f8e:	d505      	bpl.n	8006f9c <__swrite+0x1e>
 8006f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f94:	2302      	movs	r3, #2
 8006f96:	2200      	movs	r2, #0
 8006f98:	f000 f9c8 	bl	800732c <_lseek_r>
 8006f9c:	89a3      	ldrh	r3, [r4, #12]
 8006f9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fa2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fa6:	81a3      	strh	r3, [r4, #12]
 8006fa8:	4632      	mov	r2, r6
 8006faa:	463b      	mov	r3, r7
 8006fac:	4628      	mov	r0, r5
 8006fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fb2:	f000 b869 	b.w	8007088 <_write_r>

08006fb6 <__sseek>:
 8006fb6:	b510      	push	{r4, lr}
 8006fb8:	460c      	mov	r4, r1
 8006fba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fbe:	f000 f9b5 	bl	800732c <_lseek_r>
 8006fc2:	1c43      	adds	r3, r0, #1
 8006fc4:	89a3      	ldrh	r3, [r4, #12]
 8006fc6:	bf15      	itete	ne
 8006fc8:	6560      	strne	r0, [r4, #84]	; 0x54
 8006fca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006fce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006fd2:	81a3      	strheq	r3, [r4, #12]
 8006fd4:	bf18      	it	ne
 8006fd6:	81a3      	strhne	r3, [r4, #12]
 8006fd8:	bd10      	pop	{r4, pc}

08006fda <__sclose>:
 8006fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fde:	f000 b8d3 	b.w	8007188 <_close_r>
	...

08006fe4 <__swbuf_r>:
 8006fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe6:	460e      	mov	r6, r1
 8006fe8:	4614      	mov	r4, r2
 8006fea:	4605      	mov	r5, r0
 8006fec:	b118      	cbz	r0, 8006ff6 <__swbuf_r+0x12>
 8006fee:	6983      	ldr	r3, [r0, #24]
 8006ff0:	b90b      	cbnz	r3, 8006ff6 <__swbuf_r+0x12>
 8006ff2:	f7ff fbbb 	bl	800676c <__sinit>
 8006ff6:	4b21      	ldr	r3, [pc, #132]	; (800707c <__swbuf_r+0x98>)
 8006ff8:	429c      	cmp	r4, r3
 8006ffa:	d12b      	bne.n	8007054 <__swbuf_r+0x70>
 8006ffc:	686c      	ldr	r4, [r5, #4]
 8006ffe:	69a3      	ldr	r3, [r4, #24]
 8007000:	60a3      	str	r3, [r4, #8]
 8007002:	89a3      	ldrh	r3, [r4, #12]
 8007004:	071a      	lsls	r2, r3, #28
 8007006:	d52f      	bpl.n	8007068 <__swbuf_r+0x84>
 8007008:	6923      	ldr	r3, [r4, #16]
 800700a:	b36b      	cbz	r3, 8007068 <__swbuf_r+0x84>
 800700c:	6923      	ldr	r3, [r4, #16]
 800700e:	6820      	ldr	r0, [r4, #0]
 8007010:	1ac0      	subs	r0, r0, r3
 8007012:	6963      	ldr	r3, [r4, #20]
 8007014:	b2f6      	uxtb	r6, r6
 8007016:	4283      	cmp	r3, r0
 8007018:	4637      	mov	r7, r6
 800701a:	dc04      	bgt.n	8007026 <__swbuf_r+0x42>
 800701c:	4621      	mov	r1, r4
 800701e:	4628      	mov	r0, r5
 8007020:	f000 f948 	bl	80072b4 <_fflush_r>
 8007024:	bb30      	cbnz	r0, 8007074 <__swbuf_r+0x90>
 8007026:	68a3      	ldr	r3, [r4, #8]
 8007028:	3b01      	subs	r3, #1
 800702a:	60a3      	str	r3, [r4, #8]
 800702c:	6823      	ldr	r3, [r4, #0]
 800702e:	1c5a      	adds	r2, r3, #1
 8007030:	6022      	str	r2, [r4, #0]
 8007032:	701e      	strb	r6, [r3, #0]
 8007034:	6963      	ldr	r3, [r4, #20]
 8007036:	3001      	adds	r0, #1
 8007038:	4283      	cmp	r3, r0
 800703a:	d004      	beq.n	8007046 <__swbuf_r+0x62>
 800703c:	89a3      	ldrh	r3, [r4, #12]
 800703e:	07db      	lsls	r3, r3, #31
 8007040:	d506      	bpl.n	8007050 <__swbuf_r+0x6c>
 8007042:	2e0a      	cmp	r6, #10
 8007044:	d104      	bne.n	8007050 <__swbuf_r+0x6c>
 8007046:	4621      	mov	r1, r4
 8007048:	4628      	mov	r0, r5
 800704a:	f000 f933 	bl	80072b4 <_fflush_r>
 800704e:	b988      	cbnz	r0, 8007074 <__swbuf_r+0x90>
 8007050:	4638      	mov	r0, r7
 8007052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007054:	4b0a      	ldr	r3, [pc, #40]	; (8007080 <__swbuf_r+0x9c>)
 8007056:	429c      	cmp	r4, r3
 8007058:	d101      	bne.n	800705e <__swbuf_r+0x7a>
 800705a:	68ac      	ldr	r4, [r5, #8]
 800705c:	e7cf      	b.n	8006ffe <__swbuf_r+0x1a>
 800705e:	4b09      	ldr	r3, [pc, #36]	; (8007084 <__swbuf_r+0xa0>)
 8007060:	429c      	cmp	r4, r3
 8007062:	bf08      	it	eq
 8007064:	68ec      	ldreq	r4, [r5, #12]
 8007066:	e7ca      	b.n	8006ffe <__swbuf_r+0x1a>
 8007068:	4621      	mov	r1, r4
 800706a:	4628      	mov	r0, r5
 800706c:	f000 f81e 	bl	80070ac <__swsetup_r>
 8007070:	2800      	cmp	r0, #0
 8007072:	d0cb      	beq.n	800700c <__swbuf_r+0x28>
 8007074:	f04f 37ff 	mov.w	r7, #4294967295
 8007078:	e7ea      	b.n	8007050 <__swbuf_r+0x6c>
 800707a:	bf00      	nop
 800707c:	0800765c 	.word	0x0800765c
 8007080:	0800767c 	.word	0x0800767c
 8007084:	0800763c 	.word	0x0800763c

08007088 <_write_r>:
 8007088:	b538      	push	{r3, r4, r5, lr}
 800708a:	4d07      	ldr	r5, [pc, #28]	; (80070a8 <_write_r+0x20>)
 800708c:	4604      	mov	r4, r0
 800708e:	4608      	mov	r0, r1
 8007090:	4611      	mov	r1, r2
 8007092:	2200      	movs	r2, #0
 8007094:	602a      	str	r2, [r5, #0]
 8007096:	461a      	mov	r2, r3
 8007098:	f7f9 fce3 	bl	8000a62 <_write>
 800709c:	1c43      	adds	r3, r0, #1
 800709e:	d102      	bne.n	80070a6 <_write_r+0x1e>
 80070a0:	682b      	ldr	r3, [r5, #0]
 80070a2:	b103      	cbz	r3, 80070a6 <_write_r+0x1e>
 80070a4:	6023      	str	r3, [r4, #0]
 80070a6:	bd38      	pop	{r3, r4, r5, pc}
 80070a8:	20001afc 	.word	0x20001afc

080070ac <__swsetup_r>:
 80070ac:	4b32      	ldr	r3, [pc, #200]	; (8007178 <__swsetup_r+0xcc>)
 80070ae:	b570      	push	{r4, r5, r6, lr}
 80070b0:	681d      	ldr	r5, [r3, #0]
 80070b2:	4606      	mov	r6, r0
 80070b4:	460c      	mov	r4, r1
 80070b6:	b125      	cbz	r5, 80070c2 <__swsetup_r+0x16>
 80070b8:	69ab      	ldr	r3, [r5, #24]
 80070ba:	b913      	cbnz	r3, 80070c2 <__swsetup_r+0x16>
 80070bc:	4628      	mov	r0, r5
 80070be:	f7ff fb55 	bl	800676c <__sinit>
 80070c2:	4b2e      	ldr	r3, [pc, #184]	; (800717c <__swsetup_r+0xd0>)
 80070c4:	429c      	cmp	r4, r3
 80070c6:	d10f      	bne.n	80070e8 <__swsetup_r+0x3c>
 80070c8:	686c      	ldr	r4, [r5, #4]
 80070ca:	89a3      	ldrh	r3, [r4, #12]
 80070cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80070d0:	0719      	lsls	r1, r3, #28
 80070d2:	d42c      	bmi.n	800712e <__swsetup_r+0x82>
 80070d4:	06dd      	lsls	r5, r3, #27
 80070d6:	d411      	bmi.n	80070fc <__swsetup_r+0x50>
 80070d8:	2309      	movs	r3, #9
 80070da:	6033      	str	r3, [r6, #0]
 80070dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80070e0:	81a3      	strh	r3, [r4, #12]
 80070e2:	f04f 30ff 	mov.w	r0, #4294967295
 80070e6:	e03e      	b.n	8007166 <__swsetup_r+0xba>
 80070e8:	4b25      	ldr	r3, [pc, #148]	; (8007180 <__swsetup_r+0xd4>)
 80070ea:	429c      	cmp	r4, r3
 80070ec:	d101      	bne.n	80070f2 <__swsetup_r+0x46>
 80070ee:	68ac      	ldr	r4, [r5, #8]
 80070f0:	e7eb      	b.n	80070ca <__swsetup_r+0x1e>
 80070f2:	4b24      	ldr	r3, [pc, #144]	; (8007184 <__swsetup_r+0xd8>)
 80070f4:	429c      	cmp	r4, r3
 80070f6:	bf08      	it	eq
 80070f8:	68ec      	ldreq	r4, [r5, #12]
 80070fa:	e7e6      	b.n	80070ca <__swsetup_r+0x1e>
 80070fc:	0758      	lsls	r0, r3, #29
 80070fe:	d512      	bpl.n	8007126 <__swsetup_r+0x7a>
 8007100:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007102:	b141      	cbz	r1, 8007116 <__swsetup_r+0x6a>
 8007104:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007108:	4299      	cmp	r1, r3
 800710a:	d002      	beq.n	8007112 <__swsetup_r+0x66>
 800710c:	4630      	mov	r0, r6
 800710e:	f000 f98f 	bl	8007430 <_free_r>
 8007112:	2300      	movs	r3, #0
 8007114:	6363      	str	r3, [r4, #52]	; 0x34
 8007116:	89a3      	ldrh	r3, [r4, #12]
 8007118:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800711c:	81a3      	strh	r3, [r4, #12]
 800711e:	2300      	movs	r3, #0
 8007120:	6063      	str	r3, [r4, #4]
 8007122:	6923      	ldr	r3, [r4, #16]
 8007124:	6023      	str	r3, [r4, #0]
 8007126:	89a3      	ldrh	r3, [r4, #12]
 8007128:	f043 0308 	orr.w	r3, r3, #8
 800712c:	81a3      	strh	r3, [r4, #12]
 800712e:	6923      	ldr	r3, [r4, #16]
 8007130:	b94b      	cbnz	r3, 8007146 <__swsetup_r+0x9a>
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800713c:	d003      	beq.n	8007146 <__swsetup_r+0x9a>
 800713e:	4621      	mov	r1, r4
 8007140:	4630      	mov	r0, r6
 8007142:	f000 f929 	bl	8007398 <__smakebuf_r>
 8007146:	89a0      	ldrh	r0, [r4, #12]
 8007148:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800714c:	f010 0301 	ands.w	r3, r0, #1
 8007150:	d00a      	beq.n	8007168 <__swsetup_r+0xbc>
 8007152:	2300      	movs	r3, #0
 8007154:	60a3      	str	r3, [r4, #8]
 8007156:	6963      	ldr	r3, [r4, #20]
 8007158:	425b      	negs	r3, r3
 800715a:	61a3      	str	r3, [r4, #24]
 800715c:	6923      	ldr	r3, [r4, #16]
 800715e:	b943      	cbnz	r3, 8007172 <__swsetup_r+0xc6>
 8007160:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007164:	d1ba      	bne.n	80070dc <__swsetup_r+0x30>
 8007166:	bd70      	pop	{r4, r5, r6, pc}
 8007168:	0781      	lsls	r1, r0, #30
 800716a:	bf58      	it	pl
 800716c:	6963      	ldrpl	r3, [r4, #20]
 800716e:	60a3      	str	r3, [r4, #8]
 8007170:	e7f4      	b.n	800715c <__swsetup_r+0xb0>
 8007172:	2000      	movs	r0, #0
 8007174:	e7f7      	b.n	8007166 <__swsetup_r+0xba>
 8007176:	bf00      	nop
 8007178:	20000010 	.word	0x20000010
 800717c:	0800765c 	.word	0x0800765c
 8007180:	0800767c 	.word	0x0800767c
 8007184:	0800763c 	.word	0x0800763c

08007188 <_close_r>:
 8007188:	b538      	push	{r3, r4, r5, lr}
 800718a:	4d06      	ldr	r5, [pc, #24]	; (80071a4 <_close_r+0x1c>)
 800718c:	2300      	movs	r3, #0
 800718e:	4604      	mov	r4, r0
 8007190:	4608      	mov	r0, r1
 8007192:	602b      	str	r3, [r5, #0]
 8007194:	f7f9 fc81 	bl	8000a9a <_close>
 8007198:	1c43      	adds	r3, r0, #1
 800719a:	d102      	bne.n	80071a2 <_close_r+0x1a>
 800719c:	682b      	ldr	r3, [r5, #0]
 800719e:	b103      	cbz	r3, 80071a2 <_close_r+0x1a>
 80071a0:	6023      	str	r3, [r4, #0]
 80071a2:	bd38      	pop	{r3, r4, r5, pc}
 80071a4:	20001afc 	.word	0x20001afc

080071a8 <__sflush_r>:
 80071a8:	898a      	ldrh	r2, [r1, #12]
 80071aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071ae:	4605      	mov	r5, r0
 80071b0:	0710      	lsls	r0, r2, #28
 80071b2:	460c      	mov	r4, r1
 80071b4:	d458      	bmi.n	8007268 <__sflush_r+0xc0>
 80071b6:	684b      	ldr	r3, [r1, #4]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	dc05      	bgt.n	80071c8 <__sflush_r+0x20>
 80071bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80071be:	2b00      	cmp	r3, #0
 80071c0:	dc02      	bgt.n	80071c8 <__sflush_r+0x20>
 80071c2:	2000      	movs	r0, #0
 80071c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80071ca:	2e00      	cmp	r6, #0
 80071cc:	d0f9      	beq.n	80071c2 <__sflush_r+0x1a>
 80071ce:	2300      	movs	r3, #0
 80071d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80071d4:	682f      	ldr	r7, [r5, #0]
 80071d6:	602b      	str	r3, [r5, #0]
 80071d8:	d032      	beq.n	8007240 <__sflush_r+0x98>
 80071da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80071dc:	89a3      	ldrh	r3, [r4, #12]
 80071de:	075a      	lsls	r2, r3, #29
 80071e0:	d505      	bpl.n	80071ee <__sflush_r+0x46>
 80071e2:	6863      	ldr	r3, [r4, #4]
 80071e4:	1ac0      	subs	r0, r0, r3
 80071e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80071e8:	b10b      	cbz	r3, 80071ee <__sflush_r+0x46>
 80071ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80071ec:	1ac0      	subs	r0, r0, r3
 80071ee:	2300      	movs	r3, #0
 80071f0:	4602      	mov	r2, r0
 80071f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80071f4:	6a21      	ldr	r1, [r4, #32]
 80071f6:	4628      	mov	r0, r5
 80071f8:	47b0      	blx	r6
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	89a3      	ldrh	r3, [r4, #12]
 80071fe:	d106      	bne.n	800720e <__sflush_r+0x66>
 8007200:	6829      	ldr	r1, [r5, #0]
 8007202:	291d      	cmp	r1, #29
 8007204:	d82c      	bhi.n	8007260 <__sflush_r+0xb8>
 8007206:	4a2a      	ldr	r2, [pc, #168]	; (80072b0 <__sflush_r+0x108>)
 8007208:	40ca      	lsrs	r2, r1
 800720a:	07d6      	lsls	r6, r2, #31
 800720c:	d528      	bpl.n	8007260 <__sflush_r+0xb8>
 800720e:	2200      	movs	r2, #0
 8007210:	6062      	str	r2, [r4, #4]
 8007212:	04d9      	lsls	r1, r3, #19
 8007214:	6922      	ldr	r2, [r4, #16]
 8007216:	6022      	str	r2, [r4, #0]
 8007218:	d504      	bpl.n	8007224 <__sflush_r+0x7c>
 800721a:	1c42      	adds	r2, r0, #1
 800721c:	d101      	bne.n	8007222 <__sflush_r+0x7a>
 800721e:	682b      	ldr	r3, [r5, #0]
 8007220:	b903      	cbnz	r3, 8007224 <__sflush_r+0x7c>
 8007222:	6560      	str	r0, [r4, #84]	; 0x54
 8007224:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007226:	602f      	str	r7, [r5, #0]
 8007228:	2900      	cmp	r1, #0
 800722a:	d0ca      	beq.n	80071c2 <__sflush_r+0x1a>
 800722c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007230:	4299      	cmp	r1, r3
 8007232:	d002      	beq.n	800723a <__sflush_r+0x92>
 8007234:	4628      	mov	r0, r5
 8007236:	f000 f8fb 	bl	8007430 <_free_r>
 800723a:	2000      	movs	r0, #0
 800723c:	6360      	str	r0, [r4, #52]	; 0x34
 800723e:	e7c1      	b.n	80071c4 <__sflush_r+0x1c>
 8007240:	6a21      	ldr	r1, [r4, #32]
 8007242:	2301      	movs	r3, #1
 8007244:	4628      	mov	r0, r5
 8007246:	47b0      	blx	r6
 8007248:	1c41      	adds	r1, r0, #1
 800724a:	d1c7      	bne.n	80071dc <__sflush_r+0x34>
 800724c:	682b      	ldr	r3, [r5, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d0c4      	beq.n	80071dc <__sflush_r+0x34>
 8007252:	2b1d      	cmp	r3, #29
 8007254:	d001      	beq.n	800725a <__sflush_r+0xb2>
 8007256:	2b16      	cmp	r3, #22
 8007258:	d101      	bne.n	800725e <__sflush_r+0xb6>
 800725a:	602f      	str	r7, [r5, #0]
 800725c:	e7b1      	b.n	80071c2 <__sflush_r+0x1a>
 800725e:	89a3      	ldrh	r3, [r4, #12]
 8007260:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007264:	81a3      	strh	r3, [r4, #12]
 8007266:	e7ad      	b.n	80071c4 <__sflush_r+0x1c>
 8007268:	690f      	ldr	r7, [r1, #16]
 800726a:	2f00      	cmp	r7, #0
 800726c:	d0a9      	beq.n	80071c2 <__sflush_r+0x1a>
 800726e:	0793      	lsls	r3, r2, #30
 8007270:	680e      	ldr	r6, [r1, #0]
 8007272:	bf08      	it	eq
 8007274:	694b      	ldreq	r3, [r1, #20]
 8007276:	600f      	str	r7, [r1, #0]
 8007278:	bf18      	it	ne
 800727a:	2300      	movne	r3, #0
 800727c:	eba6 0807 	sub.w	r8, r6, r7
 8007280:	608b      	str	r3, [r1, #8]
 8007282:	f1b8 0f00 	cmp.w	r8, #0
 8007286:	dd9c      	ble.n	80071c2 <__sflush_r+0x1a>
 8007288:	6a21      	ldr	r1, [r4, #32]
 800728a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800728c:	4643      	mov	r3, r8
 800728e:	463a      	mov	r2, r7
 8007290:	4628      	mov	r0, r5
 8007292:	47b0      	blx	r6
 8007294:	2800      	cmp	r0, #0
 8007296:	dc06      	bgt.n	80072a6 <__sflush_r+0xfe>
 8007298:	89a3      	ldrh	r3, [r4, #12]
 800729a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800729e:	81a3      	strh	r3, [r4, #12]
 80072a0:	f04f 30ff 	mov.w	r0, #4294967295
 80072a4:	e78e      	b.n	80071c4 <__sflush_r+0x1c>
 80072a6:	4407      	add	r7, r0
 80072a8:	eba8 0800 	sub.w	r8, r8, r0
 80072ac:	e7e9      	b.n	8007282 <__sflush_r+0xda>
 80072ae:	bf00      	nop
 80072b0:	20400001 	.word	0x20400001

080072b4 <_fflush_r>:
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	690b      	ldr	r3, [r1, #16]
 80072b8:	4605      	mov	r5, r0
 80072ba:	460c      	mov	r4, r1
 80072bc:	b913      	cbnz	r3, 80072c4 <_fflush_r+0x10>
 80072be:	2500      	movs	r5, #0
 80072c0:	4628      	mov	r0, r5
 80072c2:	bd38      	pop	{r3, r4, r5, pc}
 80072c4:	b118      	cbz	r0, 80072ce <_fflush_r+0x1a>
 80072c6:	6983      	ldr	r3, [r0, #24]
 80072c8:	b90b      	cbnz	r3, 80072ce <_fflush_r+0x1a>
 80072ca:	f7ff fa4f 	bl	800676c <__sinit>
 80072ce:	4b14      	ldr	r3, [pc, #80]	; (8007320 <_fflush_r+0x6c>)
 80072d0:	429c      	cmp	r4, r3
 80072d2:	d11b      	bne.n	800730c <_fflush_r+0x58>
 80072d4:	686c      	ldr	r4, [r5, #4]
 80072d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d0ef      	beq.n	80072be <_fflush_r+0xa>
 80072de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80072e0:	07d0      	lsls	r0, r2, #31
 80072e2:	d404      	bmi.n	80072ee <_fflush_r+0x3a>
 80072e4:	0599      	lsls	r1, r3, #22
 80072e6:	d402      	bmi.n	80072ee <_fflush_r+0x3a>
 80072e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072ea:	f7ff fadd 	bl	80068a8 <__retarget_lock_acquire_recursive>
 80072ee:	4628      	mov	r0, r5
 80072f0:	4621      	mov	r1, r4
 80072f2:	f7ff ff59 	bl	80071a8 <__sflush_r>
 80072f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80072f8:	07da      	lsls	r2, r3, #31
 80072fa:	4605      	mov	r5, r0
 80072fc:	d4e0      	bmi.n	80072c0 <_fflush_r+0xc>
 80072fe:	89a3      	ldrh	r3, [r4, #12]
 8007300:	059b      	lsls	r3, r3, #22
 8007302:	d4dd      	bmi.n	80072c0 <_fflush_r+0xc>
 8007304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007306:	f7ff fad0 	bl	80068aa <__retarget_lock_release_recursive>
 800730a:	e7d9      	b.n	80072c0 <_fflush_r+0xc>
 800730c:	4b05      	ldr	r3, [pc, #20]	; (8007324 <_fflush_r+0x70>)
 800730e:	429c      	cmp	r4, r3
 8007310:	d101      	bne.n	8007316 <_fflush_r+0x62>
 8007312:	68ac      	ldr	r4, [r5, #8]
 8007314:	e7df      	b.n	80072d6 <_fflush_r+0x22>
 8007316:	4b04      	ldr	r3, [pc, #16]	; (8007328 <_fflush_r+0x74>)
 8007318:	429c      	cmp	r4, r3
 800731a:	bf08      	it	eq
 800731c:	68ec      	ldreq	r4, [r5, #12]
 800731e:	e7da      	b.n	80072d6 <_fflush_r+0x22>
 8007320:	0800765c 	.word	0x0800765c
 8007324:	0800767c 	.word	0x0800767c
 8007328:	0800763c 	.word	0x0800763c

0800732c <_lseek_r>:
 800732c:	b538      	push	{r3, r4, r5, lr}
 800732e:	4d07      	ldr	r5, [pc, #28]	; (800734c <_lseek_r+0x20>)
 8007330:	4604      	mov	r4, r0
 8007332:	4608      	mov	r0, r1
 8007334:	4611      	mov	r1, r2
 8007336:	2200      	movs	r2, #0
 8007338:	602a      	str	r2, [r5, #0]
 800733a:	461a      	mov	r2, r3
 800733c:	f7f9 fbd4 	bl	8000ae8 <_lseek>
 8007340:	1c43      	adds	r3, r0, #1
 8007342:	d102      	bne.n	800734a <_lseek_r+0x1e>
 8007344:	682b      	ldr	r3, [r5, #0]
 8007346:	b103      	cbz	r3, 800734a <_lseek_r+0x1e>
 8007348:	6023      	str	r3, [r4, #0]
 800734a:	bd38      	pop	{r3, r4, r5, pc}
 800734c:	20001afc 	.word	0x20001afc

08007350 <__swhatbuf_r>:
 8007350:	b570      	push	{r4, r5, r6, lr}
 8007352:	460e      	mov	r6, r1
 8007354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007358:	2900      	cmp	r1, #0
 800735a:	b096      	sub	sp, #88	; 0x58
 800735c:	4614      	mov	r4, r2
 800735e:	461d      	mov	r5, r3
 8007360:	da07      	bge.n	8007372 <__swhatbuf_r+0x22>
 8007362:	2300      	movs	r3, #0
 8007364:	602b      	str	r3, [r5, #0]
 8007366:	89b3      	ldrh	r3, [r6, #12]
 8007368:	061a      	lsls	r2, r3, #24
 800736a:	d410      	bmi.n	800738e <__swhatbuf_r+0x3e>
 800736c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007370:	e00e      	b.n	8007390 <__swhatbuf_r+0x40>
 8007372:	466a      	mov	r2, sp
 8007374:	f000 f8be 	bl	80074f4 <_fstat_r>
 8007378:	2800      	cmp	r0, #0
 800737a:	dbf2      	blt.n	8007362 <__swhatbuf_r+0x12>
 800737c:	9a01      	ldr	r2, [sp, #4]
 800737e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007382:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007386:	425a      	negs	r2, r3
 8007388:	415a      	adcs	r2, r3
 800738a:	602a      	str	r2, [r5, #0]
 800738c:	e7ee      	b.n	800736c <__swhatbuf_r+0x1c>
 800738e:	2340      	movs	r3, #64	; 0x40
 8007390:	2000      	movs	r0, #0
 8007392:	6023      	str	r3, [r4, #0]
 8007394:	b016      	add	sp, #88	; 0x58
 8007396:	bd70      	pop	{r4, r5, r6, pc}

08007398 <__smakebuf_r>:
 8007398:	898b      	ldrh	r3, [r1, #12]
 800739a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800739c:	079d      	lsls	r5, r3, #30
 800739e:	4606      	mov	r6, r0
 80073a0:	460c      	mov	r4, r1
 80073a2:	d507      	bpl.n	80073b4 <__smakebuf_r+0x1c>
 80073a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80073a8:	6023      	str	r3, [r4, #0]
 80073aa:	6123      	str	r3, [r4, #16]
 80073ac:	2301      	movs	r3, #1
 80073ae:	6163      	str	r3, [r4, #20]
 80073b0:	b002      	add	sp, #8
 80073b2:	bd70      	pop	{r4, r5, r6, pc}
 80073b4:	ab01      	add	r3, sp, #4
 80073b6:	466a      	mov	r2, sp
 80073b8:	f7ff ffca 	bl	8007350 <__swhatbuf_r>
 80073bc:	9900      	ldr	r1, [sp, #0]
 80073be:	4605      	mov	r5, r0
 80073c0:	4630      	mov	r0, r6
 80073c2:	f7ff fa73 	bl	80068ac <_malloc_r>
 80073c6:	b948      	cbnz	r0, 80073dc <__smakebuf_r+0x44>
 80073c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073cc:	059a      	lsls	r2, r3, #22
 80073ce:	d4ef      	bmi.n	80073b0 <__smakebuf_r+0x18>
 80073d0:	f023 0303 	bic.w	r3, r3, #3
 80073d4:	f043 0302 	orr.w	r3, r3, #2
 80073d8:	81a3      	strh	r3, [r4, #12]
 80073da:	e7e3      	b.n	80073a4 <__smakebuf_r+0xc>
 80073dc:	4b0d      	ldr	r3, [pc, #52]	; (8007414 <__smakebuf_r+0x7c>)
 80073de:	62b3      	str	r3, [r6, #40]	; 0x28
 80073e0:	89a3      	ldrh	r3, [r4, #12]
 80073e2:	6020      	str	r0, [r4, #0]
 80073e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073e8:	81a3      	strh	r3, [r4, #12]
 80073ea:	9b00      	ldr	r3, [sp, #0]
 80073ec:	6163      	str	r3, [r4, #20]
 80073ee:	9b01      	ldr	r3, [sp, #4]
 80073f0:	6120      	str	r0, [r4, #16]
 80073f2:	b15b      	cbz	r3, 800740c <__smakebuf_r+0x74>
 80073f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073f8:	4630      	mov	r0, r6
 80073fa:	f000 f88d 	bl	8007518 <_isatty_r>
 80073fe:	b128      	cbz	r0, 800740c <__smakebuf_r+0x74>
 8007400:	89a3      	ldrh	r3, [r4, #12]
 8007402:	f023 0303 	bic.w	r3, r3, #3
 8007406:	f043 0301 	orr.w	r3, r3, #1
 800740a:	81a3      	strh	r3, [r4, #12]
 800740c:	89a0      	ldrh	r0, [r4, #12]
 800740e:	4305      	orrs	r5, r0
 8007410:	81a5      	strh	r5, [r4, #12]
 8007412:	e7cd      	b.n	80073b0 <__smakebuf_r+0x18>
 8007414:	08006705 	.word	0x08006705

08007418 <__malloc_lock>:
 8007418:	4801      	ldr	r0, [pc, #4]	; (8007420 <__malloc_lock+0x8>)
 800741a:	f7ff ba45 	b.w	80068a8 <__retarget_lock_acquire_recursive>
 800741e:	bf00      	nop
 8007420:	20001af4 	.word	0x20001af4

08007424 <__malloc_unlock>:
 8007424:	4801      	ldr	r0, [pc, #4]	; (800742c <__malloc_unlock+0x8>)
 8007426:	f7ff ba40 	b.w	80068aa <__retarget_lock_release_recursive>
 800742a:	bf00      	nop
 800742c:	20001af4 	.word	0x20001af4

08007430 <_free_r>:
 8007430:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007432:	2900      	cmp	r1, #0
 8007434:	d048      	beq.n	80074c8 <_free_r+0x98>
 8007436:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800743a:	9001      	str	r0, [sp, #4]
 800743c:	2b00      	cmp	r3, #0
 800743e:	f1a1 0404 	sub.w	r4, r1, #4
 8007442:	bfb8      	it	lt
 8007444:	18e4      	addlt	r4, r4, r3
 8007446:	f7ff ffe7 	bl	8007418 <__malloc_lock>
 800744a:	4a20      	ldr	r2, [pc, #128]	; (80074cc <_free_r+0x9c>)
 800744c:	9801      	ldr	r0, [sp, #4]
 800744e:	6813      	ldr	r3, [r2, #0]
 8007450:	4615      	mov	r5, r2
 8007452:	b933      	cbnz	r3, 8007462 <_free_r+0x32>
 8007454:	6063      	str	r3, [r4, #4]
 8007456:	6014      	str	r4, [r2, #0]
 8007458:	b003      	add	sp, #12
 800745a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800745e:	f7ff bfe1 	b.w	8007424 <__malloc_unlock>
 8007462:	42a3      	cmp	r3, r4
 8007464:	d90b      	bls.n	800747e <_free_r+0x4e>
 8007466:	6821      	ldr	r1, [r4, #0]
 8007468:	1862      	adds	r2, r4, r1
 800746a:	4293      	cmp	r3, r2
 800746c:	bf04      	itt	eq
 800746e:	681a      	ldreq	r2, [r3, #0]
 8007470:	685b      	ldreq	r3, [r3, #4]
 8007472:	6063      	str	r3, [r4, #4]
 8007474:	bf04      	itt	eq
 8007476:	1852      	addeq	r2, r2, r1
 8007478:	6022      	streq	r2, [r4, #0]
 800747a:	602c      	str	r4, [r5, #0]
 800747c:	e7ec      	b.n	8007458 <_free_r+0x28>
 800747e:	461a      	mov	r2, r3
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	b10b      	cbz	r3, 8007488 <_free_r+0x58>
 8007484:	42a3      	cmp	r3, r4
 8007486:	d9fa      	bls.n	800747e <_free_r+0x4e>
 8007488:	6811      	ldr	r1, [r2, #0]
 800748a:	1855      	adds	r5, r2, r1
 800748c:	42a5      	cmp	r5, r4
 800748e:	d10b      	bne.n	80074a8 <_free_r+0x78>
 8007490:	6824      	ldr	r4, [r4, #0]
 8007492:	4421      	add	r1, r4
 8007494:	1854      	adds	r4, r2, r1
 8007496:	42a3      	cmp	r3, r4
 8007498:	6011      	str	r1, [r2, #0]
 800749a:	d1dd      	bne.n	8007458 <_free_r+0x28>
 800749c:	681c      	ldr	r4, [r3, #0]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	6053      	str	r3, [r2, #4]
 80074a2:	4421      	add	r1, r4
 80074a4:	6011      	str	r1, [r2, #0]
 80074a6:	e7d7      	b.n	8007458 <_free_r+0x28>
 80074a8:	d902      	bls.n	80074b0 <_free_r+0x80>
 80074aa:	230c      	movs	r3, #12
 80074ac:	6003      	str	r3, [r0, #0]
 80074ae:	e7d3      	b.n	8007458 <_free_r+0x28>
 80074b0:	6825      	ldr	r5, [r4, #0]
 80074b2:	1961      	adds	r1, r4, r5
 80074b4:	428b      	cmp	r3, r1
 80074b6:	bf04      	itt	eq
 80074b8:	6819      	ldreq	r1, [r3, #0]
 80074ba:	685b      	ldreq	r3, [r3, #4]
 80074bc:	6063      	str	r3, [r4, #4]
 80074be:	bf04      	itt	eq
 80074c0:	1949      	addeq	r1, r1, r5
 80074c2:	6021      	streq	r1, [r4, #0]
 80074c4:	6054      	str	r4, [r2, #4]
 80074c6:	e7c7      	b.n	8007458 <_free_r+0x28>
 80074c8:	b003      	add	sp, #12
 80074ca:	bd30      	pop	{r4, r5, pc}
 80074cc:	2000195c 	.word	0x2000195c

080074d0 <_read_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	4d07      	ldr	r5, [pc, #28]	; (80074f0 <_read_r+0x20>)
 80074d4:	4604      	mov	r4, r0
 80074d6:	4608      	mov	r0, r1
 80074d8:	4611      	mov	r1, r2
 80074da:	2200      	movs	r2, #0
 80074dc:	602a      	str	r2, [r5, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	f7f9 faa2 	bl	8000a28 <_read>
 80074e4:	1c43      	adds	r3, r0, #1
 80074e6:	d102      	bne.n	80074ee <_read_r+0x1e>
 80074e8:	682b      	ldr	r3, [r5, #0]
 80074ea:	b103      	cbz	r3, 80074ee <_read_r+0x1e>
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	bd38      	pop	{r3, r4, r5, pc}
 80074f0:	20001afc 	.word	0x20001afc

080074f4 <_fstat_r>:
 80074f4:	b538      	push	{r3, r4, r5, lr}
 80074f6:	4d07      	ldr	r5, [pc, #28]	; (8007514 <_fstat_r+0x20>)
 80074f8:	2300      	movs	r3, #0
 80074fa:	4604      	mov	r4, r0
 80074fc:	4608      	mov	r0, r1
 80074fe:	4611      	mov	r1, r2
 8007500:	602b      	str	r3, [r5, #0]
 8007502:	f7f9 fad6 	bl	8000ab2 <_fstat>
 8007506:	1c43      	adds	r3, r0, #1
 8007508:	d102      	bne.n	8007510 <_fstat_r+0x1c>
 800750a:	682b      	ldr	r3, [r5, #0]
 800750c:	b103      	cbz	r3, 8007510 <_fstat_r+0x1c>
 800750e:	6023      	str	r3, [r4, #0]
 8007510:	bd38      	pop	{r3, r4, r5, pc}
 8007512:	bf00      	nop
 8007514:	20001afc 	.word	0x20001afc

08007518 <_isatty_r>:
 8007518:	b538      	push	{r3, r4, r5, lr}
 800751a:	4d06      	ldr	r5, [pc, #24]	; (8007534 <_isatty_r+0x1c>)
 800751c:	2300      	movs	r3, #0
 800751e:	4604      	mov	r4, r0
 8007520:	4608      	mov	r0, r1
 8007522:	602b      	str	r3, [r5, #0]
 8007524:	f7f9 fad5 	bl	8000ad2 <_isatty>
 8007528:	1c43      	adds	r3, r0, #1
 800752a:	d102      	bne.n	8007532 <_isatty_r+0x1a>
 800752c:	682b      	ldr	r3, [r5, #0]
 800752e:	b103      	cbz	r3, 8007532 <_isatty_r+0x1a>
 8007530:	6023      	str	r3, [r4, #0]
 8007532:	bd38      	pop	{r3, r4, r5, pc}
 8007534:	20001afc 	.word	0x20001afc

08007538 <_init>:
 8007538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753a:	bf00      	nop
 800753c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800753e:	bc08      	pop	{r3}
 8007540:	469e      	mov	lr, r3
 8007542:	4770      	bx	lr

08007544 <_fini>:
 8007544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007546:	bf00      	nop
 8007548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800754a:	bc08      	pop	{r3}
 800754c:	469e      	mov	lr, r3
 800754e:	4770      	bx	lr
