INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:35:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 buffer13/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer36/dataReg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 0.950ns (19.199%)  route 3.998ns (80.801%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=852, unset)          0.508     0.508    buffer13/clk
    SLICE_X15Y128        FDRE                                         r  buffer13/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y128        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer13/outs_reg[0]/Q
                         net (fo=4, routed)           0.608     1.314    cmpi2/Q[0]
    SLICE_X18Y128        LUT5 (Prop_lut5_I0_O)        0.121     1.435 r  cmpi2/out0_valid_INST_0_i_17/O
                         net (fo=1, routed)           0.000     1.435    cmpi2/out0_valid_INST_0_i_17_n_0
    SLICE_X18Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.673 f  cmpi2/out0_valid_INST_0_i_11/CO[3]
                         net (fo=44, routed)          0.733     2.406    buffer25/fifo/result[0]
    SLICE_X5Y133         LUT3 (Prop_lut3_I0_O)        0.049     2.455 f  buffer25/fifo/i___0_i_9/O
                         net (fo=4, routed)           0.375     2.830    buffer25/fifo/Empty_reg_1
    SLICE_X4Y127         LUT6 (Prop_lut6_I2_O)        0.129     2.959 f  buffer25/fifo/i___0_i_4/O
                         net (fo=3, routed)           0.227     3.186    buffer27/fifo/Full_reg_1
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.043     3.229 f  buffer27/fifo/i___0_i_1/O
                         net (fo=4, routed)           0.476     3.705    buffer35/control/transmitValue_reg_0
    SLICE_X14Y123        LUT6 (Prop_lut6_I5_O)        0.043     3.748 r  buffer35/control/transmitValue_i_2__21/O
                         net (fo=2, routed)           0.310     4.058    fork13/control/generateBlocks[4].regblock/fullReg_i_2__0_0
    SLICE_X17Y124        LUT5 (Prop_lut5_I0_O)        0.043     4.101 r  fork13/control/generateBlocks[4].regblock/fullReg_i_3__2/O
                         net (fo=1, routed)           0.336     4.437    fork13/control/generateBlocks[4].regblock/fullReg_i_3__2_n_0
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.043     4.480 r  fork13/control/generateBlocks[4].regblock/fullReg_i_2__0/O
                         net (fo=7, routed)           0.328     4.807    buffer35/control/anyBlockStop
    SLICE_X15Y123        LUT3 (Prop_lut3_I1_O)        0.043     4.850 r  buffer35/control/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.606     5.456    buffer36/E[0]
    SLICE_X19Y136        FDRE                                         r  buffer36/dataReg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=852, unset)          0.483     7.183    buffer36/clk
    SLICE_X19Y136        FDRE                                         r  buffer36/dataReg_reg[17]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X19Y136        FDRE (Setup_fdre_C_CE)      -0.194     6.953    buffer36/dataReg_reg[17]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  1.497    




