
---------- Begin Simulation Statistics ----------
final_tick                                11460435000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    265                       # Simulator instruction rate (inst/s)
host_mem_usage                                8202676                       # Number of bytes of host memory used
host_op_rate                                      272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26753.05                       # Real time elapsed on the host
host_tick_rate                                 206941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7083589                       # Number of instructions simulated
sim_ops                                       7268901                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005536                       # Number of seconds simulated
sim_ticks                                  5536290625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.992159                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   23208                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                33158                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                507                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3003                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             28492                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4649                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5895                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1246                       # Number of indirect misses.
system.cpu.branchPred.lookups                   52999                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9271                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          771                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      280963                       # Number of instructions committed
system.cpu.committedOps                        317452                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.495927                       # CPI: cycles per instruction
system.cpu.discardedOps                          8748                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             157967                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             76274                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            38601                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          846183                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.222424                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      507                       # number of quiesce instructions executed
system.cpu.numCycles                          1263189                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       507                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  178270     56.16%     56.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1127      0.36%     56.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81068     25.54%     82.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 56987     17.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   317452                       # Class of committed instruction
system.cpu.quiesceCycles                      7594876                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          417006                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1229                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              221964                       # Transaction distribution
system.membus.trans_dist::ReadResp             222550                       # Transaction distribution
system.membus.trans_dist::WriteReq             135869                       # Transaction distribution
system.membus.trans_dist::WriteResp            135869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          275                       # Transaction distribution
system.membus.trans_dist::CleanEvict              181                       # Transaction distribution
system.membus.trans_dist::ReadExReq               180                       # Transaction distribution
system.membus.trans_dist::ReadExResp              180                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           341                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       705562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       705562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 717654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22577840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22577840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22659788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            359085                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000075                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008671                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  359058     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              359085                       # Request fanout histogram
system.membus.reqLayer6.occupancy           974575870                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10195750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              501140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1952125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8530650                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1378979710                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1229500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       274432                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       274432                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       458711                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       458711                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1400832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1466286                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22413312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22544384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23342740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2485269375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1616935                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          774                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1989465177                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1282775000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11837529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      8878147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20715675                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     11837529                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      8878147                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     20715675                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11837529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     20715675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      8878147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     41431351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      8878147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     20715675                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       29593822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      8878147                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3052585                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      11930732                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      8878147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     29593822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3052585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      41524554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       221453                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       221453                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       131328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       131328                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       705562                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22577840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       441761                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       441761    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       441761                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1060708370                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1238587000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1002554305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     35512587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23675058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1061741949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35512587                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     11868597                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     47381183                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1038066892                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     47381183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23675058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1109123132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8192000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24969216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14221312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23986176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       256000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4435968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       444416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2885632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     11837529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3018569857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1479691106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4510098492                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1763791799                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2568743761                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4332535559                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     11837529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4782361656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4048434867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8842634052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       224928                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       241312                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        56232                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        56744                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     40627925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2959382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     43587307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     14796911                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     11837529                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     26634440                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     55424836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     14796911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     70221747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     45881984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     11837529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     57719513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     11837529                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     23675058                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     35512587                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     57719513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     23675058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     11837529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     93232100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          245                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          271                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2832221                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       300562                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3132784                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2832221                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2832221                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2832221                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       300562                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3132784                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14090240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14204528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8192000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8422592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       220160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          275                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       128000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             131603                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     11837529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        31068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2545068703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3052585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5722243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2565712128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3179024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     35512587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2959382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1479691106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1521342099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3179024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     11837529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     35543654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2959382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4024759809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3052585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5722243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4087054227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    348036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000202707250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              398321                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      221948                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     131603                       # Number of write requests accepted
system.mem_ctrls.readBursts                    221948                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   131603                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    127                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8232                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7342220050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1109105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13165021300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33099.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59349.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       479                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   206880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  122530                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                221947                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               131603                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  194154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.436884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.421695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.386530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          500      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          553      2.30%      4.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          404      1.68%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          365      1.52%      7.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          565      2.35%      9.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          335      1.39%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          341      1.42%     12.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          368      1.53%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20596     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24027                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     682.612308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    947.417430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            198     60.92%     60.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.31%     61.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.31%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.31%     61.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     12.92%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.31%     75.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.31%     75.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.31%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           70     21.54%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.31%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            6      1.85%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            2      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     404.975385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     89.009669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.872717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            186     57.23%     57.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      1.54%     58.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.62%     59.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.92%     60.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.62%     60.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.92%     61.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.31%     62.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.31%     62.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      3.38%     65.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          110     33.85%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14196544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8423488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14204528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8422592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2564.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1521.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2565.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1521.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5536152500                       # Total gap between requests
system.mem_ctrls.avgGap                      15658.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14082304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8190976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 11837528.850826902315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 31067.733190036426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2543635252.168504238129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3052585.412276834715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5687562.690045738593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3525826.464357622433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 35512586.552480705082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2959382.212706725579                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1479506144.965068578720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       220160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          275                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       128000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     64929290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1109250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13042950640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     36392645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19639475                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2539232855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2044777405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1048734695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 103617627160                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     63407.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    277312.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59243.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    137330.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39675.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9233574.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    665617.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   4096619.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    809512.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11856015.900000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8274898.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        403436943.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       182914725.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52995436.200001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     109856035.537499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     27910328.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       797244384.637502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.003348                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1414186515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    299670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3822628485                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1014                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           507                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9362904.092702                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2742226.324720                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          507    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12200250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             507                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6713442625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4746992375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       112464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           112464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       112464                       # number of overall hits
system.cpu.icache.overall_hits::total          112464                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          245                       # number of overall misses
system.cpu.icache.overall_misses::total           245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10637500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10637500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10637500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10637500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       112709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       112709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       112709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       112709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002174                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43418.367347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43418.367347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43418.367347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43418.367347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10255750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10255750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10255750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10255750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002174                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002174                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002174                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002174                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.204082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.204082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.204082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.204082                       # average overall mshr miss latency
system.cpu.icache.replacements                     47                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       112464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          112464                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10637500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10637500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       112709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       112709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43418.367347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43418.367347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10255750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10255750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.204082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.204082                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           373.964242                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               50235                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                47                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1068.829787                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   373.964242                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.730399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.730399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            225663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           225663                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       133966                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           133966                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       133966                       # number of overall hits
system.cpu.dcache.overall_hits::total          133966                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          676                       # number of overall misses
system.cpu.dcache.overall_misses::total           676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     48741250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     48741250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     48741250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     48741250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       134642                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       134642                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       134642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       134642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005021                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72102.440828                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72102.440828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72102.440828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72102.440828                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          275                       # number of writebacks
system.cpu.dcache.writebacks::total               275                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5052                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5052                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36986000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36986000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11084125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11084125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003870                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003870                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003870                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003870                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70990.403071                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70990.403071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70990.403071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70990.403071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2194.007324                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2194.007324                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    409                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        82040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           82040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24734375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24734375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        82381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        82381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72534.824047                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72534.824047                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          511                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          511                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24204250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24204250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11084125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11084125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70980.205279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70980.205279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21691.046967                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21691.046967                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24006875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24006875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71662.313433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71662.313433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4541                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4541                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12781750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12781750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71009.722222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71009.722222                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           396.072467                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              155132                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.295844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   396.072467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.773579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.773579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            539089                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           539089                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11460435000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11460521250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    265                       # Simulator instruction rate (inst/s)
host_mem_usage                                8202676                       # Number of bytes of host memory used
host_op_rate                                      272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26753.14                       # Real time elapsed on the host
host_tick_rate                                 206943                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7083598                       # Number of instructions simulated
sim_ops                                       7268916                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005536                       # Number of seconds simulated
sim_ticks                                  5536376875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.986732                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   23209                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                33162                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                508                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3005                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             28493                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4649                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5896                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1247                       # Number of indirect misses.
system.cpu.branchPred.lookups                   53005                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9273                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          771                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      280972                       # Number of instructions committed
system.cpu.committedOps                        317467                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.496274                       # CPI: cycles per instruction
system.cpu.discardedOps                          8753                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             157981                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             76275                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            38603                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          846277                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.222406                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      507                       # number of quiesce instructions executed
system.cpu.numCycles                          1263327                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       507                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  178278     56.16%     56.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1127      0.35%     56.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81074     25.54%     82.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 56987     17.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   317467                       # Class of committed instruction
system.cpu.quiesceCycles                      7594876                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          417050                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              221964                       # Transaction distribution
system.membus.trans_dist::ReadResp             222551                       # Transaction distribution
system.membus.trans_dist::WriteReq             135869                       # Transaction distribution
system.membus.trans_dist::WriteResp            135869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          275                       # Transaction distribution
system.membus.trans_dist::CleanEvict              182                       # Transaction distribution
system.membus.trans_dist::ReadExReq               180                       # Transaction distribution
system.membus.trans_dist::ReadExResp              180                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           342                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       705562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       705562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 717657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        66332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22577840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22577840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22659852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            359086                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000075                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008671                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  359059     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              359086                       # Request fanout histogram
system.membus.reqLayer6.occupancy           974579245                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10195750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              501140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1952125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8536400                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1378979710                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1229500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       274432                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       274432                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       458711                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       458711                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1400832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1409024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1466286                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22413312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22544384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23342740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2485269375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1616935                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          774                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1989465177                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1282775000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11837344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      8878008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     20715353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     11837344                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      8878008                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     20715353                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11837344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     20715353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      8878008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     41430706                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      8878008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     20715353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       29593361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      8878008                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3052538                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      11930546                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      8878008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     29593361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3052538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      41523907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       221453                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       221453                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       131328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       131328                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       705562                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22577840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       441761                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       441761    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       441761                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1060708370                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1238587000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1002538686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     35512033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23674689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1061725409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35512033                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     11868412                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     47380445                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1038050720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     47380445                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23674689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1109105854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8192000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24969216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14221312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23986176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       256000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4435968                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       444416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2885632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     11837344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3018522831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1479668055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4510028230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1763764321                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2568703743                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4332468064                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     11837344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4782287152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4048371797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8842496294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       224928                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       241312                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        56232                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        56744                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     40627292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2959336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     43586628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     14796681                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     11837344                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     26634025                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     55423973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     14796681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     70220653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     45881270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     11837344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     57718614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     11837344                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     23674689                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     35512033                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     57718614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     23674689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     11837344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     93230647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          245                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          271                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2832177                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       300558                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3132735                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2832177                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2832177                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2832177                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       300558                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3132735                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14090240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14204592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8192000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8422592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       220160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          275                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       128000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             131603                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     11837344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        31067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2545029054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3052538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5733714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2565683717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3178974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     35512033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2959336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1479668055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1521318398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3178974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     11837344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     35543101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2959336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4024697108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3052538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5733714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4087002115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    348036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000202707250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              398323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      221949                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     131603                       # Number of write requests accepted
system.mem_ctrls.readBursts                    221949                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   131603                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    127                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8232                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7342220050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1109110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13165047550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33099.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59349.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       479                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   206881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  122530                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                221948                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               131603                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  194154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.436884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.421695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.386530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          500      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          553      2.30%      4.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          404      1.68%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          365      1.52%      7.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          565      2.35%      9.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          335      1.39%     11.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          341      1.42%     12.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          368      1.53%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20596     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24027                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     682.612308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    947.417430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            198     60.92%     60.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.31%     61.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.31%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.31%     61.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     12.92%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.31%     75.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.31%     75.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.31%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           70     21.54%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.31%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            6      1.85%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            2      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     404.975385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     89.009669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.872717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            186     57.23%     57.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      1.54%     58.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.62%     59.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.92%     60.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.62%     60.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.92%     61.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.31%     62.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.31%     62.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           11      3.38%     65.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          110     33.85%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14196608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8423488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14204592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8422592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2564.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1521.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2565.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1521.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5536364375                       # Total gap between requests
system.mem_ctrls.avgGap                      15659.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14082304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8190976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 11837344.436563488096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 31067.249192640989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2543595625.433284759521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3052537.856718794908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5699033.991431444883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3525771.536281116772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 35512033.309690460563                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2959336.109140872024                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1479483096.063614606857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       220160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          275                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       128000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     64929290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1109250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13042950640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     36392645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19665725                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2539232855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2044777405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   1048734695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 103617627160                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     63407.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    277312.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59243.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    137330.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39648.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9233574.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    665617.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   4096619.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    809512.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11856015.900000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8274898.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        403438762.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       182914725.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52995436.200001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     109858366.874999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     27910328.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       797248534.725002                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.001854                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1414186515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    299670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3822714735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1014                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           507                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9362904.092702                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2742226.324720                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          507    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12200250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             507                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6713528875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4746992375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       112475                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           112475                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       112475                       # number of overall hits
system.cpu.icache.overall_hits::total          112475                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          245                       # number of overall misses
system.cpu.icache.overall_misses::total           245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10637500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10637500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10637500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10637500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       112720                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       112720                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       112720                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       112720                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002174                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43418.367347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43418.367347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43418.367347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43418.367347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10255750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10255750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10255750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10255750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002174                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002174                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002174                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002174                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.204082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.204082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.204082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.204082                       # average overall mshr miss latency
system.cpu.icache.replacements                     47                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       112475                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          112475                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10637500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10637500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       112720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       112720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43418.367347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43418.367347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10255750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10255750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.204082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.204082                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           373.964554                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2226921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               441                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5049.707483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   373.964554                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.730400                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.730400                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            225685                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           225685                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       133971                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           133971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       133971                       # number of overall hits
system.cpu.dcache.overall_hits::total          133971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          677                       # number of overall misses
system.cpu.dcache.overall_misses::total           677                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     48801875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     48801875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     48801875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     48801875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       134648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       134648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       134648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       134648                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72085.487445                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72085.487445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72085.487445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72085.487445                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          275                       # number of writebacks
system.cpu.dcache.writebacks::total               275                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          522                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          522                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5052                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5052                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     37045125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     37045125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     37045125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37045125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11084125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11084125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003877                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003877                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003877                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003877                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70967.672414                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70967.672414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70967.672414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70967.672414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2194.007324                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2194.007324                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        82045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           82045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24795000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24795000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        82387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        82387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        72500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        72500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          511                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          511                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24263375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24263375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11084125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11084125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70945.540936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70945.540936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21691.046967                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21691.046967                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24006875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24006875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71662.313433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71662.313433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          155                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4541                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4541                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12781750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12781750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71009.722222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71009.722222                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           396.072933                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              284629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            340.465311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   396.072933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.773580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.773580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            539114                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           539114                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11460521250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
