Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1712
design__instance__area,22701.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003751272161025554
power__switching__total,0.00007074155291775241
power__leakage__total,6.053112429071916E-7
power__total,0.00044647406321018934
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26355665618135005
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2635636228310266
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10642631521741665
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.845178728703562
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106426
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.507706
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.284378001418643
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.28438588400234077
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6025681235642735
timing__setup__ws__corner:nom_slow_1p08V_125C,11.156078154818163
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.602568
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.594909
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.271569469043595
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2715769075380704
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28572262031737056
timing__setup__ws__corner:nom_typ_1p20V_25C,12.845933569359353
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.285723
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.868191
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26355665618135005
clock__skew__worst_setup,0.2635636228310266
timing__hold__ws,0.10642631521741665
timing__setup__ws,11.156078154818163
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106426
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.594909
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1712
design__instance__area__stdcell,22701.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.784402
design__instance__utilization__stdcell,0.784402
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,78
design__instance__area__class:inverter,462.672
design__instance__count__class:sequential_cell,129
design__instance__area__class:sequential_cell,6085.5
design__instance__count__class:multi_input_combinational_cell,1161
design__instance__area__class:multi_input_combinational_cell,11345.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,289
design__instance__area__class:timing_repair_buffer,4321.9
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,34820.4
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,219
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1859
route__net__special,2
route__drc_errors__iter:0,1117
route__wirelength__iter:0,39082
route__drc_errors__iter:1,489
route__wirelength__iter:1,38682
route__drc_errors__iter:2,544
route__wirelength__iter:2,38634
route__drc_errors__iter:3,59
route__wirelength__iter:3,38328
route__drc_errors__iter:4,9
route__wirelength__iter:4,38312
route__drc_errors__iter:5,0
route__wirelength__iter:5,38289
route__drc_errors,0
route__wirelength,38289
route__vias,10536
route__vias__singlecut,10536
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,447.955
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,107
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,107
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,107
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,107
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000010695
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000105508
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000537121
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000105508
design_powergrid__voltage__worst,0.0000105508
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.000010695
design_powergrid__drop__worst__net:VPWR,0.000010695
design_powergrid__voltage__worst__net:VGND,0.0000105508
design_powergrid__drop__worst__net:VGND,0.0000105508
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000055799999999999999380768771206628997560983407311141490936279296875
ir__drop__worst,0.00001069999999999999919816744131662034078544820658862590789794921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
