<svg width="500" height="198" viewBox="0 0 500 198" xmlns="http://www.w3.org/2000/svg">
  <style>
    .card-bg { fill: #fff; stroke: #1f6feb; stroke-width: 1; }
    .repo-name { font: bold 16px sans-serif; fill: #0969da; cursor: pointer; }
    .repo-desc { font: 14px sans-serif; fill: #57606a; }
    .meta { font: 12px sans-serif; fill: #57606a; }
    .badge { font: 11px sans-serif; fill: #57606a; }
    .lang-dot { r: 5; }
  </style>
  <rect class="card-bg" x="0" y="0" width="500" height="198" rx="12" ry="12" />
  <a href="https://github.com/Mummanajagadeesh/RoSe" target="_blank">
    <text x="16" y="30" class="repo-name">RoSe</text>
  </a>
  <rect x="420" y="16" rx="4" ry="4" width="65" height="18" fill="#ddf4ff" stroke="#0969da" />
  <text x="428" y="29" class="badge">Private</text>
  <text x="16" y="55" class="repo-desc">
    <tspan x="16" dy="0">"RISC-V Open-Source Env" is an attempt to</tspan>
    <tspan x="16" dy="18">design a complete RISC-V core from RTL to</tspan>
    <tspan x="16" dy="18">GDSII, using only open-source EDA tools</tspan>
  </text>
  <circle class="lang-dot" cx="16" cy="119" fill="#C40023" />
  <text x="26" y="123" class="meta">TL-Verilog</text>
  <circle class="lang-dot" cx="126" cy="119" fill="#cccccc" />
  <text x="136" y="123" class="meta">M4</text>
  <circle class="lang-dot" cx="236" cy="119" fill="#cccccc" />
  <text x="246" y="123" class="meta">Jupyter</text>
  <circle class="lang-dot" cx="346" cy="119" fill="#cccccc" />
  <text x="356" y="123" class="meta">Notebook</text>
  <circle class="lang-dot" cx="16" cy="141" fill="#DAE1C2" />
  <text x="26" y="145" class="meta">SystemVerilog</text>
  <circle class="lang-dot" cx="126" cy="141" fill="#b2b7f8" />
  <text x="136" y="145" class="meta">Verilog</text>
  <circle class="lang-dot" cx="236" cy="141" fill="#6E4C13" />
  <text x="246" y="145" class="meta">Assembly</text>
  <text x="484" y="168" text-anchor="end" class="meta">‚≠ê 0 star(s)</text>
</svg>
