{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521668367965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521668367965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 18:39:27 2018 " "Processing started: Wed Mar 21 18:39:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521668367965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1521668367965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1521668367966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1521668368742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1521668368742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "../src/rtl/inversor16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378569 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "../src/rtl/inversor16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "../src/rtl/zerador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378573 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "../src/rtl/zerador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "../src/rtl/Inc16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "../src/rtl/Inc16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "../src/rtl/HalfAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378582 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../src/rtl/HalfAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../src/rtl/FullAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378585 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../src/rtl/FullAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "../src/rtl/comparador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378590 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "../src/rtl/comparador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../src/rtl/ALU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378594 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/rtl/ALU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "../src/rtl/Add16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "../src/rtl/Add16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/d-unidadelogicaaritmetica/src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378602 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-rtl " "Found design unit 1: Or16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-rtl " "Found design unit 1: Or8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-rtl " "Found design unit 1: Nor8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378619 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378623 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-pep " "Found design unit 1: Mux16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter16-Barrel16 " "Found design unit 1: BarrelShifter16-Barrel16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378631 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter8-Barrel " "Found design unit 1: BarrelShifter8-Barrel" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378635 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378639 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521668378639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521668378639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1521668378713 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x TopLevel.vhd(35) " "VHDL Signal Declaration warning at TopLevel.vhd(35): used explicit default value for signal \"x\" because signal was never assigned a value" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1521668378714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y TopLevel.vhd(36) " "VHDL Signal Declaration warning at TopLevel.vhd(36): used explicit default value for signal \"y\" because signal was never assigned a value" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1521668378714 "|TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "saida 8 16 TopLevel.vhd(65) " "VHDL Incomplete Partial Association warning at TopLevel.vhd(65): port or argument \"saida\" has 8/16 unassociated elements" {  } { { "../src/TopLevel.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 65 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Design Software" 0 -1 1521668378714 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ula0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ula0\"" {  } { { "../src/TopLevel.vhd" "ula0" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521668378717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerador16 ALU:ula0\|zerador16:zx16 " "Elaborating entity \"zerador16\" for hierarchy \"ALU:ula0\|zerador16:zx16\"" {  } { { "../src/rtl/ALU.vhd" "zx16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521668378721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16 ALU:ula0\|inversor16:ix16 " "Elaborating entity \"inversor16\" for hierarchy \"ALU:ula0\|inversor16:ix16\"" {  } { { "../src/rtl/ALU.vhd" "ix16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521668378726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 ALU:ula0\|And16:an16 " "Elaborating entity \"And16\" for hierarchy \"ALU:ula0\|And16:an16\"" {  } { { "../src/rtl/ALU.vhd" "an16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521668378830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 ALU:ula0\|Add16:ad16 " "Elaborating entity \"Add16\" for hierarchy \"ALU:ula0\|Add16:ad16\"" {  } { { "../src/rtl/ALU.vhd" "ad16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521668378835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:ula0\|Add16:ad16\|FullAdder:fullader1 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:ula0\|Add16:ad16\|FullAdder:fullader1\"" {  } { { "../src/rtl/Add16.vhd" "fullader1" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521668378839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder ALU:ula0\|Add16:ad16\|FullAdder:fullader1\|HalfAdder:HA1 " "Elaborating entity \"HalfAdder\" for hierarchy \"ALU:ula0\|Add16:ad16\|FullAdder:fullader1\|HalfAdder:HA1\"" {  } { { "../src/rtl/FullAdder.vhd" "HA1" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521668378843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 ALU:ula0\|Mux16:mx16 " "Elaborating entity \"Mux16\" for hierarchy \"ALU:ula0\|Mux16:mx16\"" {  } { { "../src/rtl/ALU.vhd" "mx16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521668378925 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Mux16.vhd(16) " "Inferred latch for \"q\[0\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378926 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Mux16.vhd(16) " "Inferred latch for \"q\[1\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378926 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Mux16.vhd(16) " "Inferred latch for \"q\[2\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378926 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Mux16.vhd(16) " "Inferred latch for \"q\[3\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378926 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Mux16.vhd(16) " "Inferred latch for \"q\[4\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Mux16.vhd(16) " "Inferred latch for \"q\[5\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Mux16.vhd(16) " "Inferred latch for \"q\[6\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Mux16.vhd(16) " "Inferred latch for \"q\[7\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Mux16.vhd(16) " "Inferred latch for \"q\[8\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Mux16.vhd(16) " "Inferred latch for \"q\[9\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Mux16.vhd(16) " "Inferred latch for \"q\[10\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Mux16.vhd(16) " "Inferred latch for \"q\[11\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Mux16.vhd(16) " "Inferred latch for \"q\[12\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Mux16.vhd(16) " "Inferred latch for \"q\[13\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Mux16.vhd(16) " "Inferred latch for \"q\[14\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Mux16.vhd(16) " "Inferred latch for \"q\[15\]\" at Mux16.vhd(16)" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1521668378927 "|TopLevel|ALU:ula0|Mux16:mx16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador16 ALU:ula0\|comparador16:comp16 " "Elaborating entity \"comparador16\" for hierarchy \"ALU:ula0\|comparador16:comp16\"" {  } { { "../src/rtl/ALU.vhd" "comp16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1521668378942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521668379184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 18:39:39 2018 " "Processing ended: Wed Mar 21 18:39:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521668379184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521668379184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521668379184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1521668379184 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd " "Source file: C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521668461416 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd " "Source file: C:/Users/duda/Documents/Insper/3-semestre/elementos/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1521668461416 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1521668461416 ""}
