Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan 17 23:02:37 2020
| Host         : LAPTOP-TNDE04NQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   125 |
| Unused register locations in slices containing registers |   412 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            3 |
|      3 |            3 |
|      4 |            6 |
|      5 |           12 |
|      7 |            3 |
|      8 |           12 |
|      9 |            6 |
|     10 |            7 |
|     11 |            8 |
|     12 |           31 |
|     13 |            1 |
|    16+ |           31 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             552 |          209 |
| No           | No                    | Yes                    |              28 |           16 |
| No           | Yes                   | No                     |             210 |           69 |
| Yes          | No                    | No                     |             408 |          116 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             830 |          211 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                             Enable Signal                                                                            |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                             |                1 |              1 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_1_n_0                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                            |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                              |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                               |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[3]                                                                          |                                                                                                                                           |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                       | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                          | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                          |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                3 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/buffer_val_1_U/rozmycie_buffer_val_0_ram_U/ap_enable_reg_pp0_iter1_reg                                                     |                                                                                                                                           |                2 |              4 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                         | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                            |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                              | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                  |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                               |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                              | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                  |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                   |                                                                                                                                           |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                |                                                                                                                                           |                3 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                              | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                  |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                |                                                                                                                                           |                3 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                               |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                               |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/exitcond_reg_7210                                                                                                          |                                                                                                                                           |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                   |                2 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                   |                2 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                   |                3 |              7 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                                       |                                                                                                                                           |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                                       |                                                                                                                                           |                1 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/buffer_val_1_U/rozmycie_buffer_val_0_ram_U/E[0]                                                                            |                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                               |                                                                                                                                           |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]                                                         |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/buffer_val_1_U/rozmycie_buffer_val_0_ram_U/ap_enable_reg_pp0_iter1_reg                                                     | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/tmp_12_reg_779                                                                                  |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                       |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/buffer_val_0_U/rozmycie_buffer_val_0_ram_U/E[0]                                                                            |                                                                                                                                           |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                       |                                                                                                                                           |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                       |                                                                                                                                           |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0] |                3 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                           |                                                                                                                                           |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                           |                5 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/axi_data_V_1_reg_155[7]_i_1_n_2                                                                                        |                                                                                                                                           |                2 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                                         |                                                                                                                                           |                2 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/axi_last_V_2_reg_1892_out                                                                                              |                                                                                                                                           |                3 |              9 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/eol_2_reg_239                                                                                                          |                                                                                                                                           |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                       | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                            |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/ap_CS_fsm_state8                                                                                                           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/i_reg_187_0                                                                                     |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/ap_CS_fsm_state2                                                                                                           |                                                                                                                                           |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                       |                                                                                                                                           |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                       | design_1_i/filtr_Gauss_0/inst/Mat2AXIvideo_U0/ap_NS_fsm112_out                                                                            |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/Mat2AXIvideo_U0/i_V_reg_2010                                                                                                           |                                                                                                                                           |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/sof_1_fu_840                                                                                                           | design_1_i/filtr_Gauss_0/inst/AXIvideo2Mat_U0/t_V_2_reg_166                                                                               |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                   | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                        |                4 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/Mat2AXIvideo_U0/t_V_1_reg_1350                                                                                                         | design_1_i/filtr_Gauss_0/inst/Mat2AXIvideo_U0/t_V_1_reg_135                                                                               |                4 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                        |                2 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/col_assign_reg_1980                                                                                                        | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/col_assign_reg_198                                                                              |                4 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/buffer_val_0_addr_reg_7440                                                                                                 |                                                                                                                                           |                2 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                       |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                   | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                        |                2 |             11 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                6 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                   |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                           |                7 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vblank_count                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.vblank_count[0]_i_1_n_0                                                   |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                     |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int[11]_i_1_n_0                                              |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int[11]_i_1_n_0                                                  |                4 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                          |                                                                                                                                           |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                              |                                                                                                                                           |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                           |                                                                                                                                           |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int                                                                                                 |                                                                                                                                           |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                   |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                            |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                     |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hblank_count                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HBLANK.hblank_count[0]_i_1_n_0                                                   |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_d_reg_n_0                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                            |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                               |                                                                                                                                           |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int                                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                               |                                                                                                                                           |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int                                                                                               | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[0]                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                5 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int                                                                                           | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                             |                                                                                                                                           |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1__0_n_0                                                                |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[5]                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                4 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[9]                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[3]                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[2]                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                3 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[1]                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                2 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                       |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                              |                                                                                                                                           |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/instance_in_data_str_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                  |                                                                                                                                           |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                7 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/shiftReg_ce                                                                                                                |                                                                                                                                           |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                               |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                             |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                               |                6 |             21 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                             | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]                                       | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             21 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                              | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             21 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             21 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int                                                                                            |                                                                                                                                           |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                              | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                    |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                           | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                    |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                           | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                    |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[7]                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                5 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int                                                                                              |                                                                                                                                           |                6 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[6]                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                7 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg[8]                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                   |                5 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                5 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                4 |             24 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                       |                                                                                                                                           |                7 |             25 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/lost_lock                                                                                                   |                6 |             26 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/filtr_Gauss_0/inst/rozmycie_U0/filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1_U13/filtr_Gauss_mac_muladd_6ns_8ns_14ns_14_1_1_DSP48_0_U/okno_val_0_0_s_fu_1040 |                                                                                                                                           |               14 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                                      |                                                                                                                                           |               20 |             38 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                 |                                                                                                                                           |                6 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/overflow                 |               21 |             81 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                      |                                                                                                                                           |               55 |            145 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                                      |                                                                                                                                           |              134 |            372 |
+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


