{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683388297414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683388297415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:21:37 2023 " "Processing started: Sat May 06 21:21:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683388297415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388297415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe_reg2 -c pipe_reg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_reg2 -c pipe_reg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388297415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683388297804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683388297804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg2-pipe2 " "Found design unit 1: pipe_reg2-pipe2" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683388305294 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg2 " "Found entity 1: pipe_reg2" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683388305294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe_reg2 " "Elaborating entity \"pipe_reg2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683388305318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp1 pipe_reg2.vhd(53) " "VHDL Process Statement warning at pipe_reg2.vhd(53): signal \"ID_outp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683388305319 "|pipe_reg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp2 pipe_reg2.vhd(54) " "VHDL Process Statement warning at pipe_reg2.vhd(54): signal \"ID_outp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683388305319 "|pipe_reg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp3 pipe_reg2.vhd(55) " "VHDL Process Statement warning at pipe_reg2.vhd(55): signal \"ID_outp3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683388305319 "|pipe_reg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp4 pipe_reg2.vhd(56) " "VHDL Process Statement warning at pipe_reg2.vhd(56): signal \"ID_outp4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683388305319 "|pipe_reg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ID_outp5 pipe_reg2.vhd(57) " "VHDL Process Statement warning at pipe_reg2.vhd(57): signal \"ID_outp5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_ID_2 pipe_reg2.vhd(58) " "VHDL Process Statement warning at pipe_reg2.vhd(58): signal \"instr_ID_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu2_outp_2 pipe_reg2.vhd(59) " "VHDL Process Statement warning at pipe_reg2.vhd(59): signal \"alu2_outp_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out1 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out1\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out2 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out2\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out3 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out3\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out4 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out4\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ID_out5 pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"ID_out5\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu2_out pipe_reg2.vhd(50) " "VHDL Process Statement warning at pipe_reg2.vhd(50): inferring latch(es) for signal or variable \"alu2_out\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683388305320 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305322 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305322 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305322 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[3\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[3\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305322 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[4\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[4\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305322 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[5\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[5\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305322 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[6\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[6\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305322 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[7\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[7\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305322 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[8\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[8\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305322 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[9\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[9\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[10\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[10\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[11\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[11\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[12\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[12\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[13\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[13\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[14\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[14\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[15\] pipe_reg2.vhd(50) " "Inferred latch for \"alu2_out\[15\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[3\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[4\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[4\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[5\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[5\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[6\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[6\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[7\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[7\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[8\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[8\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[9\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[9\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[10\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[10\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[11\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[11\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[12\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[12\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305323 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[13\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[13\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[14\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[14\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[15\] pipe_reg2.vhd(50) " "Inferred latch for \"instr\[15\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[3\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[3\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[4\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[4\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[5\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[5\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[6\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[6\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[7\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[7\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out5\[8\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out5\[8\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[3\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[3\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[4\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[4\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out4\[5\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out4\[5\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out3\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out3\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out3\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out3\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out3\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out3\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305324 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out2\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out2\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305325 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out2\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out2\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305325 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out2\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out2\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305325 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out1\[0\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out1\[0\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305325 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out1\[1\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out1\[1\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305325 "|pipe_reg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_out1\[2\] pipe_reg2.vhd(50) " "Inferred latch for \"ID_out1\[2\]\" at pipe_reg2.vhd(50)" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388305325 "|pipe_reg2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "shift_enable_11 GND " "Pin \"shift_enable_11\" is stuck at GND" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683388305728 "|pipe_reg2|shift_enable_11"} { "Warning" "WMLS_MLS_STUCK_PIN" "shift_enable_21 GND " "Pin \"shift_enable_21\" is stuck at GND" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683388305728 "|pipe_reg2|shift_enable_21"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmp_en_1 GND " "Pin \"cmp_en_1\" is stuck at GND" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683388305728 "|pipe_reg2|cmp_en_1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683388305728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683388305776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683388306125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683388306125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "pipe_reg2.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg2/pipe_reg2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683388306158 "|pipe_reg2|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683388306158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "59 " "Implemented 59 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683388306158 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683388306158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683388306158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683388306158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683388306169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:21:46 2023 " "Processing ended: Sat May 06 21:21:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683388306169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683388306169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683388306169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683388306169 ""}
