


ARM Macro Assembler    Page 1 


    1 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
    2 00000000         ; $Id:: lpc32xx_vectors.s 632 2008-04-18 19:46:58Z wells
                       k              $
    3 00000000         ; 
    4 00000000         ; Project: LPC32xx interrupt and exception vectors
    5 00000000         ;
    6 00000000         ; Description:
    7 00000000         ;     Interrupt and exception handler vector layout used
                        by the
    8 00000000         ;     interrupt driver, exception functions, and startup
                        code. This
    9 00000000         ;     block is placed at the start of the ARM memory reg
                       ion at address
   10 00000000         ;     0x00000000 or 0xFFFF0000 (if high vectors are enab
                       led).
   11 00000000         ;
   12 00000000         ; Notes:
   13 00000000         ;     This version of the file is used with the ARM ADS 
                       toolset.
   14 00000000         ;
   15 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
   16 00000000         ; Software that is described herein is for illustrative 
                       purposes only  
   17 00000000         ; which provides customers with programming information 
                       regarding the  
   18 00000000         ; products. This software is supplied "AS IS" without an
                       y warranties.  
   19 00000000         ; NXP Semiconductors assumes no responsibility or liabil
                       ity for the 
   20 00000000         ; use of the software, conveys no license or title under
                        any patent, 
   21 00000000         ; copyright, or mask work right to the product. NXP Semi
                       conductors 
   22 00000000         ; reserves the right to make changes in the software wit
                       hout 
   23 00000000         ; notification. NXP Semiconductors also make no represen
                       tation or 
   24 00000000         ; warranty that such application will be suitable for th
                       e specified 
   25 00000000         ; use without further testing or modification. 
   26 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
   27 00000000         
   28 00000000                 AREA             |.text|, CODE ; Interrupt and e
                                                            xception vectors 
   29 00000000         
   30 00000000                 export           lpc32xx_reset_vector
   31 00000000                 export           vec_reset_handler
   32 00000000                 export           vec_undefined_handler
   33 00000000                 export           vec_swi_handler
   34 00000000                 export           vec_prefetch_handler
   35 00000000                 export           vec_abort_handler
   36 00000000                 export           vec_irq_handler
   37 00000000                 export           vec_fiq_handler
   38 00000000         
   39 00000000                 export           lpc32xx_irq_handler
   40 00000000                 import           irq_func_ptrs



ARM Macro Assembler    Page 2 


   41 00000000         
   42 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
   43 00000000         ;
   44 00000000         ; Function: Basic interrupt and exception jump block
   45 00000000         ;
   46 00000000         ; Purpose: Block that defines the interrupt and exceptio
                       n jump points
   47 00000000         ;
   48 00000000         ; Description:
   49 00000000         ;     On a bootable image that is being built, this area
                        should be
   50 00000000         ;     linked to address 0x00000000. This area may be use
                       d with the
   51 00000000         ;     interrupt and exception drivers when installing ha
                       ndlers and
   52 00000000         ;     routers. For each interrupt and exception that get
                       s routed
   53 00000000         ;     here, the indirect PC value of the handler functio
                       n is loaded
   54 00000000         ;     to jump to that function.
   55 00000000         ;
   56 00000000         ; Parameters: NA
   57 00000000         ;
   58 00000000         ; Outputs; NA
   59 00000000         ;
   60 00000000         ; Returns: NA
   61 00000000         ;
   62 00000000         ; Notes: NA
   63 00000000         ;
   64 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
   65 00000000         lpc32xx_reset_vector
   66 00000000 E59FF018        LDR              pc, [pc, #24] ; Get address of 
                                                            Reset handler
   67 00000004 E59FF018        LDR              pc, [pc, #24] ; Get address of 
                                                            Undefined handler
   68 00000008 E59FF018        LDR              pc, [pc, #24] ; Get address of 
                                                            SWI handler
   69 0000000C E59FF018        LDR              pc, [pc, #24] ; Get address of 
                                                            Prefetch handler
   70 00000010 E59FF018        LDR              pc, [pc, #24] ; Get address of 
                                                            Abort handler
   71 00000014 E1A00000        NOP                          ; Reserved
   72 00000018 E59FF014        LDR              pc, [pc, #20] ; Get address of 
                                                            IRQ handler
   73 0000001C E59FF014        LDR              pc, [pc, #20] ; Get address of 
                                                            FIQ handler
   74 00000020         
   75 00000020         vec_reset_handler
   76 00000020 00000000        DCD              lpc32xx_reset_handler
   77 00000024         
   78 00000024         vec_undefined_handler
   79 00000024 00000000        DCD              lpc32xx_undefined_handler
   80 00000028         
   81 00000028         vec_swi_handler
   82 00000028 00000000        DCD              lpc32xx_swi_handler
   83 0000002C         
   84 0000002C         vec_prefetch_handler



ARM Macro Assembler    Page 3 


   85 0000002C 00000000        DCD              lpc32xx_prefetch_handler
   86 00000030         
   87 00000030         vec_abort_handler
   88 00000030 00000000        DCD              lpc32xx_abort_handler
   89 00000034         
   90 00000034         vec_irq_handler
   91 00000034 00000000        DCD              lpc32xx_irq_handler
   92 00000038         
   93 00000038         vec_fiq_handler
   94 00000038 00000000        DCD              lpc32xx_fiq_handler
   95 0000003C         
   96 0000003C         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
   97 0000003C         ;
   98 0000003C         ;
   99 0000003C         ; Function: lpc32xx_reset_handler
  100 0000003C         ;
  101 0000003C         ; Purpose:
  102 0000003C         ;   Default reset handler
  103 0000003C         ; 
  104 0000003C         ; Processing:
  105 0000003C         ;   Loop forever
  106 0000003C         ;
  107 0000003C         ; Parameters: None
  108 0000003C         ;
  109 0000003C         ; Outputs:  None
  110 0000003C         ;
  111 0000003C         ; Returns: Nothing
  112 0000003C         ;
  113 0000003C         ; Notes:
  114 0000003C         ;     The board startup code does not use this handler! 
                       However, when
  115 0000003C         ;     the interrupt and exception table is installed, th
                       e reset handler
  116 0000003C         ;     will be updated to this handler.
  117 0000003C         ;
  118 0000003C         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  119 0000003C         lpc32xx_reset_handler
  120 0000003C EAFFFFFE        B                lpc32xx_reset_handler
  121 00000040         
  122 00000040         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  123 00000040         ;
  124 00000040         ;
  125 00000040         ; Function: lpc32xx_undefined_handler
  126 00000040         ;
  127 00000040         ; Purpose:
  128 00000040         ;   Handle the undefined exception
  129 00000040         ; 
  130 00000040         ; Processing:
  131 00000040         ;   Loop forever
  132 00000040         ;
  133 00000040         ; Parameters: None
  134 00000040         ;
  135 00000040         ; Outputs:  None
  136 00000040         ;
  137 00000040         ; Returns: Nothing
  138 00000040         ;



ARM Macro Assembler    Page 4 


  139 00000040         ; Notes: None
  140 00000040         ;
  141 00000040         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  142 00000040         lpc32xx_undefined_handler
  143 00000040 EAFFFFFE        B                lpc32xx_undefined_handler
  144 00000044         
  145 00000044         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  146 00000044         ;
  147 00000044         ;
  148 00000044         ; Function: lpc32xx_swi_handler
  149 00000044         ;
  150 00000044         ; Purpose:
  151 00000044         ;   Handle the software interrupt
  152 00000044         ; 
  153 00000044         ; Processing:
  154 00000044         ;   Loop forever
  155 00000044         ;
  156 00000044         ; Parameters: None
  157 00000044         ;
  158 00000044         ; Outputs:  None
  159 00000044         ;
  160 00000044         ; Returns: Nothing
  161 00000044         ;
  162 00000044         ; Notes: None
  163 00000044         ;
  164 00000044         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  165 00000044         lpc32xx_swi_handler
  166 00000044 EAFFFFFE        B                lpc32xx_swi_handler
  167 00000048         
  168 00000048         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  169 00000048         ;
  170 00000048         ;
  171 00000048         ; Function: lpc32xx_prefetch_handler
  172 00000048         ;
  173 00000048         ; Purpose:
  174 00000048         ;   Handle the prefetch abort exception
  175 00000048         ; 
  176 00000048         ; Processing:
  177 00000048         ;   Loop forever
  178 00000048         ;
  179 00000048         ; Parameters: None
  180 00000048         ;
  181 00000048         ; Outputs:  None
  182 00000048         ;
  183 00000048         ; Returns: Nothing
  184 00000048         ;
  185 00000048         ; Notes: None
  186 00000048         ;
  187 00000048         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  188 00000048         lpc32xx_prefetch_handler
  189 00000048 EAFFFFFE        B                lpc32xx_prefetch_handler
  190 0000004C         
  191 0000004C         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;



ARM Macro Assembler    Page 5 


  192 0000004C         ;
  193 0000004C         ;
  194 0000004C         ; Function: lpc32xx_abort_handler
  195 0000004C         ;
  196 0000004C         ; Purpose:
  197 0000004C         ;   Handle the abort exception
  198 0000004C         ; 
  199 0000004C         ; Processing:
  200 0000004C         ;   Loop forever
  201 0000004C         ;
  202 0000004C         ; Parameters: None
  203 0000004C         ;
  204 0000004C         ; Outputs:  None
  205 0000004C         ;
  206 0000004C         ; Returns: Nothing
  207 0000004C         ;
  208 0000004C         ; Notes: None
  209 0000004C         ;
  210 0000004C         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  211 0000004C         lpc32xx_abort_handler
  212 0000004C EAFFFFFE        B                lpc32xx_abort_handler
  213 00000050         
  214 00000050         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  215 00000050         ;
  216 00000050         ;
  217 00000050         ; Function: lpc32xx_irq_handler
  218 00000050         ;
  219 00000050         ; Purpose:
  220 00000050         ;   Handle the IRQ interrupt
  221 00000050         ; 
  222 00000050         ; Processing:
  223 00000050         ;   Loop forever
  224 00000050         ;
  225 00000050         ; Parameters: None
  226 00000050         ;
  227 00000050         ; Outputs:  None
  228 00000050         ;
  229 00000050         ; Returns: Nothing
  230 00000050         ;
  231 00000050         ; Notes: None
  232 00000050         ;
  233 00000050         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  234 00000050         lpc32xx_irq_handler
  235 00000050 E24EE004        SUB              lr, lr, #4  ; Get return addres
                                                            s 
  236 00000054 E92D5FFF        STMFD            sp!, {r0-r12, lr} 
                                                            ; Save registers 
  237 00000058         
  238 00000058         ; Read the MIC interrupt status registers 
  239 00000058 E59F2068        LDR              r2, =MIC_BASE_ADDR
  240 0000005C E5923008        LDR              r3, [r2, #IRQ_STATUS_OFF]
  241 00000060 E3C33003        AND              r3, r3, #0xFFFFFFFC ; Mask off 
                                                            subIRQ bits
  242 00000064 E3A04000        MOV              r4, #0
  243 00000068         
  244 00000068         ; If there the MIC IRQ status is 0, then there are no MI



ARM Macro Assembler    Page 6 


                       C
  245 00000068         ; interrupts pending. That means, go service SIC1 interr
                       upts
  246 00000068         ; instead. 
  247 00000068         service_mic
  248 00000068 E3530000        CMP              r3, #0
  249 0000006C 1A000009        BNE              int_found
  250 00000070         ; The interrupt was not from MIC
  251 00000070         service_sic1
  252 00000070         ; Read the SIC1 interrupt status registers 
  253 00000070 E59F2054        LDR              r2, =SIC1_BASE_ADDR
  254 00000074 E5923008        LDR              r3, [r2, #IRQ_STATUS_OFF]
  255 00000078 E3A04020        MOV              r4, #32
  256 0000007C         
  257 0000007C         ; If there the SIC1 IRQ status is 0, then there are no S
                       IC1
  258 0000007C         ; interrupts pending. That means, go service SIC2 interr
                       upts
  259 0000007C         ; instead. 
  260 0000007C E3530000        CMP              r3, #0
  261 00000080 1A000004        BNE              int_found
  262 00000084         ; The interrupt was not from SIC1
  263 00000084         
  264 00000084         service_sic2
  265 00000084         ; Read the SIC2 interrupt status registers 
  266 00000084 E59F2044        LDR              r2, =SIC2_BASE_ADDR
  267 00000088 E5923008        LDR              r3, [r2, #IRQ_STATUS_OFF]
  268 0000008C E3A04040        MOV              r4, #64
  269 00000090 E3530000        CMP              r3, #0
  270 00000094 0A000009        BEQ              int_exit
  271 00000098         ; The interrupt was not from SIC2
  272 00000098         
  273 00000098         int_found
  274 00000098 E16F1F13        CLZ              r1, r3
  275 0000009C E261101F        RSB              r1, r1, #31
  276 000000A0 E0811004        ADD              r1, r1, r4
  277 000000A4 E59F0028        LDR              r0, =irq_func_ptrs ; Get addres
                                                            s of jump table 
  278 000000A8 E0800101        ADD              r0, r0, r1, LSL #2 ; Add by int
                                                            errupt offset 
  279 000000AC E5900000        LDR              r0, [r0]    ; Get handler addre
                                                            ss 
  280 000000B0 E3500000        CMP              r0, #0      ; Is handler addres
                                                            s NULL? 
  281 000000B4 0A000001        BEQ              int_exit    ; If null, the exit
                                                             
  282 000000B8 E1A0E00F        MOV              lr, pc      ; Will return to in
                                                            t_exit 
  283 000000BC E12FFF10        BX               r0          ; Jump to handler 
  284 000000C0         
  285 000000C0         int_exit
  286 000000C0 E8FD9FFF        LDMFD            sp!, {r0-r12, pc}^ ; Restore re
                                                            gisters and exit 
  287 000000C4         
  288 000000C4         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  289 000000C4         ;
  290 000000C4         ;
  291 000000C4         ; Function: lpc32xx_fiq_handler



ARM Macro Assembler    Page 7 


  292 000000C4         ;
  293 000000C4         ; Purpose:
  294 000000C4         ;   Handle the FIQ interrupt
  295 000000C4         ; 
  296 000000C4         ; Processing:
  297 000000C4         ;   Loop forever
  298 000000C4         ;
  299 000000C4         ; Parameters: None
  300 000000C4         ;
  301 000000C4         ; Outputs:  None
  302 000000C4         ;
  303 000000C4         ; Returns: Nothing
  304 000000C4         ;
  305 000000C4         ; Notes: None
  306 000000C4         ;
  307 000000C4         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;
  308 000000C4         lpc32xx_fiq_handler
  309 000000C4 EAFFFFFE        B                lpc32xx_fiq_handler
  310 000000C8         
  311 000000C8 40008000 
                       MIC_BASE_ADDR
                               EQU              0x40008000  ; Base address of M
                                                            IC
  312 000000C8 4000C000 
                       SIC1_BASE_ADDR
                               EQU              0x4000C000  ; Base address of S
                                                            IC1
  313 000000C8 40010000 
                       SIC2_BASE_ADDR
                               EQU              0x40010000  ; Base address of S
                                                            IC2
  314 000000C8 00000008 
                       IRQ_STATUS_OFF
                               EQU              0x08        ; Offset to IRQ sta
                                                            tus 
  315 000000C8         
  316 000000C8                 END
              40008000 
              4000C000 
              40010000 
              00000000 
Command Line: --debug --xref --device=DARMP3 --fpu=VFPv2 --apcs=interwork -o.\o
utput\lpc32xx_vectors.o -IC:\Keil\ARM\INC\Philips --list=.\lpc32xx_vectors.lst 
..\COMMON\LPC32XX\source\lpc32xx_vectors.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 28 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      None
Comment: .text unused
int_exit 000000C0

Symbol: int_exit
   Definitions
      At line 285 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 270 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 281 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

int_found 00000098

Symbol: int_found
   Definitions
      At line 273 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 249 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 261 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

lpc32xx_abort_handler 0000004C

Symbol: lpc32xx_abort_handler
   Definitions
      At line 211 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 88 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 212 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

lpc32xx_fiq_handler 000000C4

Symbol: lpc32xx_fiq_handler
   Definitions
      At line 308 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 94 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 309 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

lpc32xx_irq_handler 00000050

Symbol: lpc32xx_irq_handler
   Definitions
      At line 234 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 39 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 91 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

lpc32xx_prefetch_handler 00000048

Symbol: lpc32xx_prefetch_handler
   Definitions
      At line 188 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

      At line 85 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 189 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

lpc32xx_reset_handler 0000003C

Symbol: lpc32xx_reset_handler
   Definitions
      At line 119 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 76 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 120 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

lpc32xx_reset_vector 00000000

Symbol: lpc32xx_reset_vector
   Definitions
      At line 65 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 30 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: lpc32xx_reset_vector used once
lpc32xx_swi_handler 00000044

Symbol: lpc32xx_swi_handler
   Definitions
      At line 165 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 82 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 166 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

lpc32xx_undefined_handler 00000040

Symbol: lpc32xx_undefined_handler
   Definitions
      At line 142 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 79 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 143 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

service_mic 00000068

Symbol: service_mic
   Definitions
      At line 247 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      None
Comment: service_mic unused
service_sic1 00000070

Symbol: service_sic1
   Definitions
      At line 251 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      None
Comment: service_sic1 unused
service_sic2 00000084

Symbol: service_sic2
   Definitions
      At line 264 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

   Uses
      None
Comment: service_sic2 unused
vec_abort_handler 00000030

Symbol: vec_abort_handler
   Definitions
      At line 87 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 35 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: vec_abort_handler used once
vec_fiq_handler 00000038

Symbol: vec_fiq_handler
   Definitions
      At line 93 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 37 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: vec_fiq_handler used once
vec_irq_handler 00000034

Symbol: vec_irq_handler
   Definitions
      At line 90 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 36 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: vec_irq_handler used once
vec_prefetch_handler 0000002C

Symbol: vec_prefetch_handler
   Definitions
      At line 84 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 34 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: vec_prefetch_handler used once
vec_reset_handler 00000020

Symbol: vec_reset_handler
   Definitions
      At line 75 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 31 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: vec_reset_handler used once
vec_swi_handler 00000028

Symbol: vec_swi_handler
   Definitions
      At line 81 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 33 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: vec_swi_handler used once
vec_undefined_handler 00000024

Symbol: vec_undefined_handler
   Definitions
      At line 78 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 32 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: vec_undefined_handler used once



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

21 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_info$$$.text 00000000

Symbol: .debug_info$$$.text
   Definitions
      None
   Uses
      None
Warning: .debug_info$$$.text undefinedComment: .debug_info$$$.text unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_line$$$.text 00000000

Symbol: .debug_line$$$.text
   Definitions
      None
   Uses
      None
Warning: .debug_line$$$.text undefinedComment: .debug_line$$$.text unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_abbrev 00000000

Symbol: .debug_abbrev
   Definitions
      None
   Uses
      None
Warning: .debug_abbrev undefinedComment: .debug_abbrev unused
__ARM_asm.debug_abbrev 00000000

Symbol: __ARM_asm.debug_abbrev
   Definitions
      None
   Uses
      None
Warning: __ARM_asm.debug_abbrev undefinedComment: __ARM_asm.debug_abbrev unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

IRQ_STATUS_OFF 00000008

Symbol: IRQ_STATUS_OFF
   Definitions
      At line 314 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 240 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 254 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
      At line 267 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s

MIC_BASE_ADDR 40008000

Symbol: MIC_BASE_ADDR
   Definitions
      At line 311 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 239 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: MIC_BASE_ADDR used once
SIC1_BASE_ADDR 4000C000

Symbol: SIC1_BASE_ADDR
   Definitions
      At line 312 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 253 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: SIC1_BASE_ADDR used once
SIC2_BASE_ADDR 40010000

Symbol: SIC2_BASE_ADDR
   Definitions
      At line 313 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 266 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: SIC2_BASE_ADDR used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

irq_func_ptrs 00000000

Symbol: irq_func_ptrs
   Definitions
      At line 40 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
   Uses
      At line 277 in file ..\COMMON\LPC32XX\source\lpc32xx_vectors.s
Comment: irq_func_ptrs used once
1 symbol
352 symbols in table
