// Seed: 2557262364
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wor id_5,
    output tri id_6,
    input wand id_7,
    input wor id_8,
    input uwire id_9,
    input wand id_10,
    input tri1 id_11,
    input wire id_12
    , id_20,
    input supply0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri id_16,
    input supply1 id_17,
    output uwire id_18
);
  tri0 id_21 = 1;
  assign id_6 = id_12;
  wor id_22 = 1'b0;
  module_0();
  assign id_20[1] = id_2;
  tri1 id_23;
  assign id_23 = id_17 & 1;
  assign id_18 = id_8;
  tri0 id_24 = id_14, id_25 = 1, id_26, id_27, id_28;
endmodule
