# EPFL CS-173

Everything related to the EPFL CS-173 Fundamentals of digital systems course.

## Content
- [LogiSim](./LogiSim/) - Logic Circuit modeling using [Logisim-evolution](https://github.com/logisim-evolution/logisim-evolution)
- [Verilog](./Verilog/) - Hardware description using the [Icarus Verilog](https://github.com/steveicarus/iverilog) compilation system.
- [RISC-V](./RISC-V/) - RV32I ISA Assembly for the RISC-V architecture. Interpreted using [Venus](https://inst.eecs.berkeley.edu/~cs61c/fa21/resources/venus-reference/)
