###############################################
[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|   | |  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	| O | |   _/    _]|  |  || |___ |     ||  |  ||    _]
	|   | |  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|


[INFO]: Version: 2022.02.23_02.50.41
[INFO]: Running non-interactively
[INFO]: Using design configuration at /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/config.tcl
[INFO]: Sourcing Configurations from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/config.tcl
[INFO]: PDKs root directory: /home/mxmont/Documents/software/OpenHardware/pdk
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/mxmont/Documents/software/OpenHardware/pdk/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library is set to: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/config.tcl
[WARNING]: Removing exisiting run /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example
[INFO]: Current run directory is /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The available metal layers (6) are li1  met1  met2  met3  met4  met5
[INFO]: Merging LEF Files...
mergeLef.py : Merging LEFs
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 441
mergeLef.py : Merging LEFs complete
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Generating Exclude List...
[INFO]: Creating ::env(DONT_USE_CELLS)...
[WARNING]: OpenLane may not function properly: Tool git is required by the flow scripts being used, but appears to not be installed in the environment.
Tool vlogtoverilog is required by the flow scripts being used, but appears to not be installed in the environment.
Tool klayout is required by the flow scripts being used, but appears to not be installed in the environment.
Tool vlog2Verilog is installed in the environment, but has no corresponding entry in the flow scripts.
The version of cvc installed in the environment does not match the one required by the OpenLane flow scripts (installed: 90e78b4598c1f5c35fcc3b8fc4d80fde7c881445, expected: d172016a791af3089b28070d80ad92bdfef9c585)
The version of netgen installed in the environment does not match the one required by the OpenLane flow scripts (installed: 738c1f7b3705bca2f1cc66fbc1cfb20f12d49a06, expected: bfb01e032f668c09ff43e889f35d611ef0e4a317)
The version of yosys installed in the environment does not match the one required by the OpenLane flow scripts (installed: d061b0e41a2023b5e72794563b94d6a9b5ab41a1, expected: cfe940a98b08f1a5d08fb44427db155ba1f18b62)
The version of openroad_app installed in the environment does not match the one required by the OpenLane flow scripts (installed: b79f266fe41540eabc064bcaddfe19ed715ac5c2, expected: 8d53e9b018dec98fa63e907ddeb6c5406f035361)
[INFO]: Preparation complete
[INFO]: Incremented step index to 0.
[INFO]: Running Synthesis...

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/caravel/verilog/rtl/defines.v
Parsing SystemVerilog input from `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/caravel/verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v
Parsing SystemVerilog input from `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v' to AST representation.
Generating RTLIL representation for module `\SonarOnChip'.
Generating RTLIL representation for module `\Abs'.
Generating RTLIL representation for module `\comparator'.
Generating RTLIL representation for module `\multiplier'.
Generating RTLIL representation for module `\SR_latch'.
Generating RTLIL representation for module `\cic'.
Warning: Replacing memory \ff2 with list of registers. See /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:461
Warning: Replacing memory \ff1 with list of registers. See /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:460
Generating RTLIL representation for module `\Filters'.
Note: Assuming pure combinatorial block at /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630.1-739.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
Parsing SystemVerilog input from `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
Note: Assuming pure combinatorial block at /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135.3-153.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157.3-199.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\micclk'.
Generating RTLIL representation for module `\pcm_clk'.
Successfully finished Verilog frontend.

4. Generating Graphviz representation of design.
Writing dot description to `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/hierarchy.dot'.
Dumping module user_proj_example to page 1.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk

5.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk
Removed 0 unused modules.
Mapping positional arguments of cell SonarOnChip.sr (SR_latch).
Mapping positional arguments of cell SonarOnChip.comp (comparator).
Mapping positional arguments of cell SonarOnChip.abs (Abs).
Mapping positional arguments of cell SonarOnChip.mul (multiplier).
Mapping positional arguments of cell SonarOnChip.cicmodule (cic).

6. Executing TRIBUF pass.

7. Executing SYNTH pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk

7.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \SonarOnChip
Used module:         \Filters
Used module:         \SR_latch
Used module:         \comparator
Used module:         \Abs
Used module:         \multiplier
Used module:         \cic
Used module:     \pcm_clk
Used module:     \micclk
Removed 0 unused modules.

7.2. Executing PROC pass (convert processes to netlists).

7.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$77 in module pcm_clk.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$73 in module micclk.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$69 in module micclk.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$64 in module user_proj_example.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$62 in module user_proj_example.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$57 in module user_proj_example.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55 in module user_proj_example.
Marked 4 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40 in module Filters.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35 in module Filters.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33 in module Filters.
Marked 4 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28 in module Filters.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24 in module cic.
Marked 3 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16 in module SR_latch.
Marked 1 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8 in module SonarOnChip.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4 in module SonarOnChip.
Marked 2 switch rules as full_case in process $proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3 in module SonarOnChip.
Removed a total of 0 dead cases.

7.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 8 assignments to connections.

7.2.4. Executing PROC_INIT pass (extract init attributes).

7.2.5. Executing PROC_ARST pass (detect async resets in processes).

7.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$77'.
     1/2: $0\count[9:0]
     2/2: $0\ce_pcm[0:0]
Creating decoders for process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$73'.
     1/2: $0\cnt2[3:0]
     2/2: $0\tmp2[0:0]
Creating decoders for process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$69'.
     1/2: $0\cnt1[3:0]
     2/2: $0\tmp1[0:0]
Creating decoders for process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$64'.
     1/1: $1\status[31:0]
Creating decoders for process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$62'.
     1/5: $0\prescaler[31:0] [31:10]
     2/5: $0\prescaler[31:0] [9:0]
     3/5: $0\wbs_done[0:0]
     4/5: $0\status[31:0]
     5/5: $0\rdata[31:0]
Creating decoders for process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$57'.
     1/2: $1\wbs_ack[0:0]
     2/2: $1\wbs_dat[15:0]
Creating decoders for process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55'.
     1/9: $2\valid_i[7:0] [7]
     2/9: $2\valid_i[7:0] [4]
     3/9: $2\valid_i[7:0] [2]
     4/9: $2\valid_i[7:0] [0]
     5/9: $2\valid_i[7:0] [6]
     6/9: $2\valid_i[7:0] [5]
     7/9: $2\valid_i[7:0] [1]
     8/9: $2\valid_i[7:0] [3]
     9/9: $1\valid_i[7:0]
Creating decoders for process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40'.
     1/1: $0\result[15:0]
Creating decoders for process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35'.
     1/4: $1\next_phase[4:0]
     2/4: $1\add1[15:0]
     3/4: $1\mux_xy[15:0]
     4/4: $1\mux_coeff[15:0]
Creating decoders for process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33'.
     1/1: $0\phase[4:0]
Creating decoders for process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
     1/13: $0\Yt_maf[15:0]
     2/13: $0\X3_maf[15:0]
     3/13: $0\X2_maf[15:0]
     4/13: $0\X1_maf[15:0]
     5/13: $0\Y2_iir[15:0]
     6/13: $0\Y1_iir[15:0]
     7/13: $0\Yt_iir[15:0]
     8/13: $0\X2_iir[15:0]
     9/13: $0\X1_iir[15:0]
    10/13: $0\Yt_fir[15:0]
    11/13: $0\X3_fir[15:0]
    12/13: $0\X2_fir[15:0]
    13/13: $0\X1_fir[15:0]
Creating decoders for process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
     1/68: $2\i[31:0]
     2/68: $1\i[31:0]
     3/68: $0\ff2[31][6:0]
     4/68: $0\ff2[30][6:0]
     5/68: $0\ff2[29][6:0]
     6/68: $0\ff2[28][6:0]
     7/68: $0\ff2[27][6:0]
     8/68: $0\ff2[26][6:0]
     9/68: $0\ff2[25][6:0]
    10/68: $0\ff2[24][6:0]
    11/68: $0\ff2[23][6:0]
    12/68: $0\ff2[22][6:0]
    13/68: $0\ff2[21][6:0]
    14/68: $0\ff2[20][6:0]
    15/68: $0\ff2[19][6:0]
    16/68: $0\ff2[18][6:0]
    17/68: $0\ff2[17][6:0]
    18/68: $0\ff2[16][6:0]
    19/68: $0\ff2[15][6:0]
    20/68: $0\ff2[14][6:0]
    21/68: $0\ff2[13][6:0]
    22/68: $0\ff2[12][6:0]
    23/68: $0\ff2[11][6:0]
    24/68: $0\ff2[10][6:0]
    25/68: $0\ff2[9][6:0]
    26/68: $0\ff2[8][6:0]
    27/68: $0\ff2[7][6:0]
    28/68: $0\ff2[6][6:0]
    29/68: $0\ff2[5][6:0]
    30/68: $0\ff2[4][6:0]
    31/68: $0\ff2[3][6:0]
    32/68: $0\ff2[2][6:0]
    33/68: $0\ff2[1][6:0]
    34/68: $0\ff2[0][6:0]
    35/68: $0\ff1[31][1:0]
    36/68: $0\ff1[30][1:0]
    37/68: $0\ff1[29][1:0]
    38/68: $0\ff1[28][1:0]
    39/68: $0\ff1[27][1:0]
    40/68: $0\ff1[26][1:0]
    41/68: $0\ff1[25][1:0]
    42/68: $0\ff1[24][1:0]
    43/68: $0\ff1[23][1:0]
    44/68: $0\ff1[22][1:0]
    45/68: $0\ff1[21][1:0]
    46/68: $0\ff1[20][1:0]
    47/68: $0\ff1[19][1:0]
    48/68: $0\ff1[18][1:0]
    49/68: $0\ff1[17][1:0]
    50/68: $0\ff1[16][1:0]
    51/68: $0\ff1[15][1:0]
    52/68: $0\ff1[14][1:0]
    53/68: $0\ff1[13][1:0]
    54/68: $0\ff1[12][1:0]
    55/68: $0\ff1[11][1:0]
    56/68: $0\ff1[10][1:0]
    57/68: $0\ff1[9][1:0]
    58/68: $0\ff1[8][1:0]
    59/68: $0\ff1[7][1:0]
    60/68: $0\ff1[6][1:0]
    61/68: $0\ff1[5][1:0]
    62/68: $0\ff1[4][1:0]
    63/68: $0\ff1[3][1:0]
    64/68: $0\ff1[2][1:0]
    65/68: $0\ff1[1][1:0]
    66/68: $0\ff1[0][1:0]
    67/68: $0\ff2out[11:0]
    68/68: $0\ff1out[6:0]
Creating decoders for process `\SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
     1/2: $0\qbar[0:0]
     2/2: $0\q[0:0]
Creating decoders for process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8'.
     1/1: $0\pcm[15:0]
Creating decoders for process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4'.
     1/1: $0\timer[15:0]
Creating decoders for process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
     1/13: $0\wbs_done[0:0]
     2/13: $0\rdata[15:0]
     3/13: $0\threshold[15:0]
     4/13: $0\fb1[15:0]
     5/13: $0\fb0[15:0]
     6/13: $0\b2[15:0]
     7/13: $0\b1[15:0]
     8/13: $0\a2[15:0]
     9/13: $0\a1[15:0]
    10/13: $0\a0[15:0]
    11/13: $0\pcm_load[15:0]
    12/13: $0\amp[7:0]
    13/13: $0\control[7:0]

7.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\user_proj_example.\wbs_dat' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$57'.
No latch inferred for signal `\user_proj_example.\wbs_ack' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$57'.
Latch inferred for signal `\user_proj_example.\valid_i [0]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55': $auto$proc_dlatch.cc:427:proc_dlatch$1148
Latch inferred for signal `\user_proj_example.\valid_i [1]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55': $auto$proc_dlatch.cc:427:proc_dlatch$1197
Latch inferred for signal `\user_proj_example.\valid_i [2]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55': $auto$proc_dlatch.cc:427:proc_dlatch$1246
Latch inferred for signal `\user_proj_example.\valid_i [3]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55': $auto$proc_dlatch.cc:427:proc_dlatch$1291
Latch inferred for signal `\user_proj_example.\valid_i [4]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55': $auto$proc_dlatch.cc:427:proc_dlatch$1340
Latch inferred for signal `\user_proj_example.\valid_i [5]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55': $auto$proc_dlatch.cc:427:proc_dlatch$1389
Latch inferred for signal `\user_proj_example.\valid_i [6]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55': $auto$proc_dlatch.cc:427:proc_dlatch$1438
Latch inferred for signal `\user_proj_example.\valid_i [7]' from process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55': $auto$proc_dlatch.cc:427:proc_dlatch$1487
Latch inferred for signal `\Filters.\mux_coeff' from process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35': $auto$proc_dlatch.cc:427:proc_dlatch$1546
Latch inferred for signal `\Filters.\mux_xy' from process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35': $auto$proc_dlatch.cc:427:proc_dlatch$1605
Latch inferred for signal `\Filters.\add1' from process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35': $auto$proc_dlatch.cc:427:proc_dlatch$1622
Latch inferred for signal `\Filters.\next_phase' from process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35': $auto$proc_dlatch.cc:427:proc_dlatch$1723

7.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pcm_clk.\ce_pcm' using process `\pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$77'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\pcm_clk.\count' using process `\pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$77'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\micclk.\tmp2' using process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$73'.
  created $dff cell `$procdff$1726' with negative edge clock.
Creating register for signal `\micclk.\cnt2' using process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$73'.
  created $dff cell `$procdff$1727' with negative edge clock.
Creating register for signal `\micclk.\tmp1' using process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$69'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `\micclk.\cnt1' using process `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$69'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `\user_proj_example.\status' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$64'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `\user_proj_example.\wbs_done' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$62'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `\user_proj_example.\rdata' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$62'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `\user_proj_example.\status' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$62'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `\user_proj_example.\prescaler' using process `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$62'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `\Filters.\result' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\Filters.\phase' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\Filters.\X1_fir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\Filters.\X2_fir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\Filters.\X3_fir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\Filters.\Yt_fir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\Filters.\X1_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\Filters.\X2_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\Filters.\Yt_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `\Filters.\Y1_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `\Filters.\Y2_iir' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `\Filters.\X1_maf' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `\Filters.\X2_maf' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `\Filters.\X3_maf' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `\Filters.\Yt_maf' using process `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `\cic.\i' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `\cic.\ff1out' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\cic.\ff2out' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\cic.\ff1[0]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\cic.\ff1[1]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\cic.\ff1[2]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\cic.\ff1[3]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\cic.\ff1[4]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\cic.\ff1[5]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\cic.\ff1[6]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\cic.\ff1[7]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\cic.\ff1[8]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\cic.\ff1[9]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\cic.\ff1[10]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\cic.\ff1[11]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `\cic.\ff1[12]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\cic.\ff1[13]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\cic.\ff1[14]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\cic.\ff1[15]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\cic.\ff1[16]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\cic.\ff1[17]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\cic.\ff1[18]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\cic.\ff1[19]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\cic.\ff1[20]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `\cic.\ff1[21]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1774' with positive edge clock.
Creating register for signal `\cic.\ff1[22]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1775' with positive edge clock.
Creating register for signal `\cic.\ff1[23]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1776' with positive edge clock.
Creating register for signal `\cic.\ff1[24]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1777' with positive edge clock.
Creating register for signal `\cic.\ff1[25]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `\cic.\ff1[26]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\cic.\ff1[27]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `\cic.\ff1[28]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `\cic.\ff1[29]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\cic.\ff1[30]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `\cic.\ff1[31]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `\cic.\ff2[0]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `\cic.\ff2[1]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `\cic.\ff2[2]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\cic.\ff2[3]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\cic.\ff2[4]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\cic.\ff2[5]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\cic.\ff2[6]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\cic.\ff2[7]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\cic.\ff2[8]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\cic.\ff2[9]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\cic.\ff2[10]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\cic.\ff2[11]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\cic.\ff2[12]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\cic.\ff2[13]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\cic.\ff2[14]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\cic.\ff2[15]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\cic.\ff2[16]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\cic.\ff2[17]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\cic.\ff2[18]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1803' with positive edge clock.
Creating register for signal `\cic.\ff2[19]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1804' with positive edge clock.
Creating register for signal `\cic.\ff2[20]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1805' with positive edge clock.
Creating register for signal `\cic.\ff2[21]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1806' with positive edge clock.
Creating register for signal `\cic.\ff2[22]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1807' with positive edge clock.
Creating register for signal `\cic.\ff2[23]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1808' with positive edge clock.
Creating register for signal `\cic.\ff2[24]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1809' with positive edge clock.
Creating register for signal `\cic.\ff2[25]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1810' with positive edge clock.
Creating register for signal `\cic.\ff2[26]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1811' with positive edge clock.
Creating register for signal `\cic.\ff2[27]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1812' with positive edge clock.
Creating register for signal `\cic.\ff2[28]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1813' with positive edge clock.
Creating register for signal `\cic.\ff2[29]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1814' with positive edge clock.
Creating register for signal `\cic.\ff2[30]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1815' with positive edge clock.
Creating register for signal `\cic.\ff2[31]' using process `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
  created $dff cell `$procdff$1816' with positive edge clock.
Creating register for signal `\SR_latch.\q' using process `\SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
  created $dff cell `$procdff$1817' with positive edge clock.
Creating register for signal `\SR_latch.\qbar' using process `\SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
  created $dff cell `$procdff$1818' with positive edge clock.
Creating register for signal `\SonarOnChip.\pcm' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8'.
  created $dff cell `$procdff$1819' with positive edge clock.
Creating register for signal `\SonarOnChip.\timer' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4'.
  created $dff cell `$procdff$1820' with positive edge clock.
Creating register for signal `\SonarOnChip.\wbs_done' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1821' with positive edge clock.
Creating register for signal `\SonarOnChip.\control' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1822' with positive edge clock.
Creating register for signal `\SonarOnChip.\amp' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1823' with positive edge clock.
Creating register for signal `\SonarOnChip.\pcm_load' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1824' with positive edge clock.
Creating register for signal `\SonarOnChip.\a0' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1825' with positive edge clock.
Creating register for signal `\SonarOnChip.\a1' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1826' with positive edge clock.
Creating register for signal `\SonarOnChip.\a2' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1827' with positive edge clock.
Creating register for signal `\SonarOnChip.\b1' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1828' with positive edge clock.
Creating register for signal `\SonarOnChip.\b2' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1829' with positive edge clock.
Creating register for signal `\SonarOnChip.\fb0' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\SonarOnChip.\fb1' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1831' with positive edge clock.
Creating register for signal `\SonarOnChip.\threshold' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\SonarOnChip.\rdata' using process `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
  created $dff cell `$procdff$1833' with positive edge clock.

7.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$77'.
Removing empty process `pcm_clk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:476$77'.
Found and cleaned up 3 empty switches in `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$73'.
Removing empty process `micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:450$73'.
Found and cleaned up 3 empty switches in `\micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$69'.
Removing empty process `micclk.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:434$69'.
Found and cleaned up 1 empty switch in `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$64'.
Removing empty process `user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:236$64'.
Found and cleaned up 4 empty switches in `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$62'.
Removing empty process `user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:204$62'.
Found and cleaned up 1 empty switch in `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$57'.
Removing empty process `user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:157$57'.
Found and cleaned up 2 empty switches in `\user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55'.
Removing empty process `user_proj_example.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:135$55'.
Found and cleaned up 4 empty switches in `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40'.
Removing empty process `Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:755$40'.
Found and cleaned up 1 empty switch in `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35'.
Removing empty process `Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:630$35'.
Found and cleaned up 2 empty switches in `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33'.
Removing empty process `Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:620$33'.
Found and cleaned up 5 empty switches in `\Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
Removing empty process `Filters.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:543$28'.
Found and cleaned up 2 empty switches in `\cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
Removing empty process `cic.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:455$24'.
Found and cleaned up 4 empty switches in `\SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
Removing empty process `SR_latch.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:382$16'.
Found and cleaned up 2 empty switches in `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8'.
Removing empty process `SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:263$8'.
Found and cleaned up 3 empty switches in `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4'.
Removing empty process `SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:226$4'.
Found and cleaned up 14 empty switches in `\SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
Removing empty process `SonarOnChip.$proc$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:115$3'.
Cleaned up 53 empty switches.

7.3. Executing FLATTEN pass (flatten design).
Deleting now unused module pcm_clk.
Deleting now unused module micclk.
Deleting now unused module Filters.
Deleting now unused module cic.
Deleting now unused module SR_latch.
Deleting now unused module multiplier.
Deleting now unused module comparator.
Deleting now unused module Abs.
Deleting now unused module SonarOnChip.
<suppressed ~16 debug messages>

7.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~714 debug messages>

7.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 112 unused cells and 3498 unused wires.
<suppressed ~137 debug messages>

7.6. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Warning: multiple conflicting drivers for user_proj_example.\status [31]:
    port Q[31] of cell $procdff$1730 ($dff)
    port Q[31] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [30]:
    port Q[30] of cell $procdff$1730 ($dff)
    port Q[30] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [29]:
    port Q[29] of cell $procdff$1730 ($dff)
    port Q[29] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [28]:
    port Q[28] of cell $procdff$1730 ($dff)
    port Q[28] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [27]:
    port Q[27] of cell $procdff$1730 ($dff)
    port Q[27] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [26]:
    port Q[26] of cell $procdff$1730 ($dff)
    port Q[26] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [25]:
    port Q[25] of cell $procdff$1730 ($dff)
    port Q[25] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [24]:
    port Q[24] of cell $procdff$1730 ($dff)
    port Q[24] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [23]:
    port Q[23] of cell $procdff$1730 ($dff)
    port Q[23] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [22]:
    port Q[22] of cell $procdff$1730 ($dff)
    port Q[22] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [21]:
    port Q[21] of cell $procdff$1730 ($dff)
    port Q[21] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [20]:
    port Q[20] of cell $procdff$1730 ($dff)
    port Q[20] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [19]:
    port Q[19] of cell $procdff$1730 ($dff)
    port Q[19] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [18]:
    port Q[18] of cell $procdff$1730 ($dff)
    port Q[18] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [17]:
    port Q[17] of cell $procdff$1730 ($dff)
    port Q[17] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [16]:
    port Q[16] of cell $procdff$1730 ($dff)
    port Q[16] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [15]:
    port Q[15] of cell $procdff$1730 ($dff)
    port Q[15] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [14]:
    port Q[14] of cell $procdff$1730 ($dff)
    port Q[14] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [13]:
    port Q[13] of cell $procdff$1730 ($dff)
    port Q[13] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [12]:
    port Q[12] of cell $procdff$1730 ($dff)
    port Q[12] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [11]:
    port Q[11] of cell $procdff$1730 ($dff)
    port Q[11] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [10]:
    port Q[10] of cell $procdff$1730 ($dff)
    port Q[10] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [9]:
    port Q[9] of cell $procdff$1730 ($dff)
    port Q[9] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [8]:
    port Q[8] of cell $procdff$1730 ($dff)
    port Q[8] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [7]:
    port Q[7] of cell $procdff$1730 ($dff)
    port Q[7] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [6]:
    port Q[6] of cell $procdff$1730 ($dff)
    port Q[6] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [5]:
    port Q[5] of cell $procdff$1730 ($dff)
    port Q[5] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [4]:
    port Q[4] of cell $procdff$1730 ($dff)
    port Q[4] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [3]:
    port Q[3] of cell $procdff$1730 ($dff)
    port Q[3] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [2]:
    port Q[2] of cell $procdff$1730 ($dff)
    port Q[2] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [1]:
    port Q[1] of cell $procdff$1730 ($dff)
    port Q[1] of cell $procdff$1733 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\status [0]:
    port Q[0] of cell $procdff$1730 ($dff)
    port Q[0] of cell $procdff$1733 ($dff)
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\irq [2] is used but has no driver.
Warning: Wire user_proj_example.\irq [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Found and reported 228 problems.

7.7. Executing OPT pass (performing simple optimizations).

7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~2103 debug messages>
Removed a total of 701 cells.

7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\soc3.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc3.abs.data_in -> { 1'0 \soc3.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc1.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc1.abs.data_in -> { 1'0 \soc1.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc4.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc4.abs.data_in -> { 1'0 \soc4.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc5.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc5.abs.data_in -> { 1'0 \soc5.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc6.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc6.abs.data_in -> { 1'0 \soc6.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc7.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc7.abs.data_in -> { 1'0 \soc7.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc2.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc2.abs.data_in -> { 1'0 \soc2.abs.data_in [14:0] }
      Replacing known input bits on port A of cell $flatten\soc8.\abs.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:340$12: \soc8.abs.data_in -> { 1'0 \soc8.abs.data_in [14:0] }
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~865 debug messages>

7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New ctrl vector for $pmux cell $flatten\soc1.\filt.$procmux$328: { $flatten\soc1.\filt.$procmux$310_CMP $flatten\soc1.\filt.$procmux$309_CMP $flatten\soc1.\filt.$procmux$308_CMP $flatten\soc1.\filt.$procmux$306_CMP $flatten\soc1.\filt.$procmux$305_CMP $flatten\soc1.\filt.$procmux$304_CMP $flatten\soc1.\filt.$procmux$303_CMP $flatten\soc1.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc1.\filt.$procmux$345: { $auto$opt_reduce.cc:134:opt_mux$1835 $flatten\soc1.\filt.$procmux$306_CMP $flatten\soc1.\filt.$procmux$305_CMP $flatten\soc1.\filt.$procmux$304_CMP $flatten\soc1.\filt.$procmux$303_CMP $flatten\soc1.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc2.\filt.$procmux$295: { $flatten\soc2.\filt.$procmux$310_CMP $flatten\soc2.\filt.$procmux$309_CMP $flatten\soc2.\filt.$procmux$308_CMP $flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc2.\filt.$procmux$306_CMP $flatten\soc2.\filt.$procmux$305_CMP $flatten\soc2.\filt.$procmux$304_CMP $flatten\soc2.\filt.$procmux$303_CMP $flatten\soc2.\filt.$procmux$302_CMP $flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc2.\filt.$procmux$300_CMP $flatten\soc2.\filt.$procmux$299_CMP $flatten\soc2.\filt.$procmux$298_CMP $flatten\soc2.\filt.$procmux$297_CMP $flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc2.\filt.$procmux$328: { $flatten\soc2.\filt.$procmux$310_CMP $flatten\soc2.\filt.$procmux$309_CMP $flatten\soc2.\filt.$procmux$308_CMP $flatten\soc2.\filt.$procmux$306_CMP $flatten\soc2.\filt.$procmux$305_CMP $flatten\soc2.\filt.$procmux$304_CMP $flatten\soc2.\filt.$procmux$303_CMP $flatten\soc2.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc2.\filt.$procmux$345: { $auto$opt_reduce.cc:134:opt_mux$1837 $flatten\soc2.\filt.$procmux$306_CMP $flatten\soc2.\filt.$procmux$305_CMP $flatten\soc2.\filt.$procmux$304_CMP $flatten\soc2.\filt.$procmux$303_CMP $flatten\soc2.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc3.\filt.$procmux$295: { $flatten\soc3.\filt.$procmux$310_CMP $flatten\soc3.\filt.$procmux$309_CMP $flatten\soc3.\filt.$procmux$308_CMP $flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc3.\filt.$procmux$306_CMP $flatten\soc3.\filt.$procmux$305_CMP $flatten\soc3.\filt.$procmux$304_CMP $flatten\soc3.\filt.$procmux$303_CMP $flatten\soc3.\filt.$procmux$302_CMP $flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc3.\filt.$procmux$300_CMP $flatten\soc3.\filt.$procmux$299_CMP $flatten\soc3.\filt.$procmux$298_CMP $flatten\soc3.\filt.$procmux$297_CMP $flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc3.\filt.$procmux$328: { $flatten\soc3.\filt.$procmux$310_CMP $flatten\soc3.\filt.$procmux$309_CMP $flatten\soc3.\filt.$procmux$308_CMP $flatten\soc3.\filt.$procmux$306_CMP $flatten\soc3.\filt.$procmux$305_CMP $flatten\soc3.\filt.$procmux$304_CMP $flatten\soc3.\filt.$procmux$303_CMP $flatten\soc3.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc3.\filt.$procmux$345: { $auto$opt_reduce.cc:134:opt_mux$1839 $flatten\soc3.\filt.$procmux$306_CMP $flatten\soc3.\filt.$procmux$305_CMP $flatten\soc3.\filt.$procmux$304_CMP $flatten\soc3.\filt.$procmux$303_CMP $flatten\soc3.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc4.\filt.$procmux$295: { $flatten\soc4.\filt.$procmux$310_CMP $flatten\soc4.\filt.$procmux$309_CMP $flatten\soc4.\filt.$procmux$308_CMP $flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc4.\filt.$procmux$306_CMP $flatten\soc4.\filt.$procmux$305_CMP $flatten\soc4.\filt.$procmux$304_CMP $flatten\soc4.\filt.$procmux$303_CMP $flatten\soc4.\filt.$procmux$302_CMP $flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc4.\filt.$procmux$300_CMP $flatten\soc4.\filt.$procmux$299_CMP $flatten\soc4.\filt.$procmux$298_CMP $flatten\soc4.\filt.$procmux$297_CMP $flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc4.\filt.$procmux$328: { $flatten\soc4.\filt.$procmux$310_CMP $flatten\soc4.\filt.$procmux$309_CMP $flatten\soc4.\filt.$procmux$308_CMP $flatten\soc4.\filt.$procmux$306_CMP $flatten\soc4.\filt.$procmux$305_CMP $flatten\soc4.\filt.$procmux$304_CMP $flatten\soc4.\filt.$procmux$303_CMP $flatten\soc4.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc4.\filt.$procmux$345: { $auto$opt_reduce.cc:134:opt_mux$1841 $flatten\soc4.\filt.$procmux$306_CMP $flatten\soc4.\filt.$procmux$305_CMP $flatten\soc4.\filt.$procmux$304_CMP $flatten\soc4.\filt.$procmux$303_CMP $flatten\soc4.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc5.\filt.$procmux$295: { $flatten\soc5.\filt.$procmux$310_CMP $flatten\soc5.\filt.$procmux$309_CMP $flatten\soc5.\filt.$procmux$308_CMP $flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc5.\filt.$procmux$306_CMP $flatten\soc5.\filt.$procmux$305_CMP $flatten\soc5.\filt.$procmux$304_CMP $flatten\soc5.\filt.$procmux$303_CMP $flatten\soc5.\filt.$procmux$302_CMP $flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc5.\filt.$procmux$300_CMP $flatten\soc5.\filt.$procmux$299_CMP $flatten\soc5.\filt.$procmux$298_CMP $flatten\soc5.\filt.$procmux$297_CMP $flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc5.\filt.$procmux$328: { $flatten\soc5.\filt.$procmux$310_CMP $flatten\soc5.\filt.$procmux$309_CMP $flatten\soc5.\filt.$procmux$308_CMP $flatten\soc5.\filt.$procmux$306_CMP $flatten\soc5.\filt.$procmux$305_CMP $flatten\soc5.\filt.$procmux$304_CMP $flatten\soc5.\filt.$procmux$303_CMP $flatten\soc5.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc5.\filt.$procmux$345: { $auto$opt_reduce.cc:134:opt_mux$1843 $flatten\soc5.\filt.$procmux$306_CMP $flatten\soc5.\filt.$procmux$305_CMP $flatten\soc5.\filt.$procmux$304_CMP $flatten\soc5.\filt.$procmux$303_CMP $flatten\soc5.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc6.\filt.$procmux$295: { $flatten\soc6.\filt.$procmux$310_CMP $flatten\soc6.\filt.$procmux$309_CMP $flatten\soc6.\filt.$procmux$308_CMP $flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc6.\filt.$procmux$306_CMP $flatten\soc6.\filt.$procmux$305_CMP $flatten\soc6.\filt.$procmux$304_CMP $flatten\soc6.\filt.$procmux$303_CMP $flatten\soc6.\filt.$procmux$302_CMP $flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc6.\filt.$procmux$300_CMP $flatten\soc6.\filt.$procmux$299_CMP $flatten\soc6.\filt.$procmux$298_CMP $flatten\soc6.\filt.$procmux$297_CMP $flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc6.\filt.$procmux$328: { $flatten\soc6.\filt.$procmux$310_CMP $flatten\soc6.\filt.$procmux$309_CMP $flatten\soc6.\filt.$procmux$308_CMP $flatten\soc6.\filt.$procmux$306_CMP $flatten\soc6.\filt.$procmux$305_CMP $flatten\soc6.\filt.$procmux$304_CMP $flatten\soc6.\filt.$procmux$303_CMP $flatten\soc6.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc6.\filt.$procmux$345: { $auto$opt_reduce.cc:134:opt_mux$1845 $flatten\soc6.\filt.$procmux$306_CMP $flatten\soc6.\filt.$procmux$305_CMP $flatten\soc6.\filt.$procmux$304_CMP $flatten\soc6.\filt.$procmux$303_CMP $flatten\soc6.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc7.\filt.$procmux$295: { $flatten\soc7.\filt.$procmux$310_CMP $flatten\soc7.\filt.$procmux$309_CMP $flatten\soc7.\filt.$procmux$308_CMP $flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc7.\filt.$procmux$306_CMP $flatten\soc7.\filt.$procmux$305_CMP $flatten\soc7.\filt.$procmux$304_CMP $flatten\soc7.\filt.$procmux$303_CMP $flatten\soc7.\filt.$procmux$302_CMP $flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc7.\filt.$procmux$300_CMP $flatten\soc7.\filt.$procmux$299_CMP $flatten\soc7.\filt.$procmux$298_CMP $flatten\soc7.\filt.$procmux$297_CMP $flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc7.\filt.$procmux$328: { $flatten\soc7.\filt.$procmux$310_CMP $flatten\soc7.\filt.$procmux$309_CMP $flatten\soc7.\filt.$procmux$308_CMP $flatten\soc7.\filt.$procmux$306_CMP $flatten\soc7.\filt.$procmux$305_CMP $flatten\soc7.\filt.$procmux$304_CMP $flatten\soc7.\filt.$procmux$303_CMP $flatten\soc7.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc7.\filt.$procmux$345: { $auto$opt_reduce.cc:134:opt_mux$1847 $flatten\soc7.\filt.$procmux$306_CMP $flatten\soc7.\filt.$procmux$305_CMP $flatten\soc7.\filt.$procmux$304_CMP $flatten\soc7.\filt.$procmux$303_CMP $flatten\soc7.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc8.\filt.$procmux$295: { $flatten\soc8.\filt.$procmux$310_CMP $flatten\soc8.\filt.$procmux$309_CMP $flatten\soc8.\filt.$procmux$308_CMP $flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc8.\filt.$procmux$306_CMP $flatten\soc8.\filt.$procmux$305_CMP $flatten\soc8.\filt.$procmux$304_CMP $flatten\soc8.\filt.$procmux$303_CMP $flatten\soc8.\filt.$procmux$302_CMP $flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc8.\filt.$procmux$300_CMP $flatten\soc8.\filt.$procmux$299_CMP $flatten\soc8.\filt.$procmux$298_CMP $flatten\soc8.\filt.$procmux$297_CMP $flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $flatten\soc8.\filt.$procmux$328: { $flatten\soc8.\filt.$procmux$310_CMP $flatten\soc8.\filt.$procmux$309_CMP $flatten\soc8.\filt.$procmux$308_CMP $flatten\soc8.\filt.$procmux$306_CMP $flatten\soc8.\filt.$procmux$305_CMP $flatten\soc8.\filt.$procmux$304_CMP $flatten\soc8.\filt.$procmux$303_CMP $flatten\soc8.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc8.\filt.$procmux$345: { $auto$opt_reduce.cc:134:opt_mux$1849 $flatten\soc8.\filt.$procmux$306_CMP $flatten\soc8.\filt.$procmux$305_CMP $flatten\soc8.\filt.$procmux$304_CMP $flatten\soc8.\filt.$procmux$303_CMP $flatten\soc8.\filt.$procmux$302_CMP }
    New ctrl vector for $pmux cell $flatten\soc1.\filt.$procmux$295: { $flatten\soc1.\filt.$procmux$310_CMP $flatten\soc1.\filt.$procmux$309_CMP $flatten\soc1.\filt.$procmux$308_CMP $flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30_Y $flatten\soc1.\filt.$procmux$306_CMP $flatten\soc1.\filt.$procmux$305_CMP $flatten\soc1.\filt.$procmux$304_CMP $flatten\soc1.\filt.$procmux$303_CMP $flatten\soc1.\filt.$procmux$302_CMP $flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31_Y $flatten\soc1.\filt.$procmux$300_CMP $flatten\soc1.\filt.$procmux$299_CMP $flatten\soc1.\filt.$procmux$298_CMP $flatten\soc1.\filt.$procmux$297_CMP $flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32_Y }
    New ctrl vector for $pmux cell $procmux$267: $auto$opt_reduce.cc:134:opt_mux$1851
  Optimizing cells in module \user_proj_example.
Performed a total of 25 changes.

7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.7.6. Executing OPT_DFF pass (perform DFF optimizations).

7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 701 unused wires.
<suppressed ~1 debug messages>

7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~865 debug messages>

7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.7.16. Finished OPT passes. (There is nothing left to do.)

7.8. Executing FSM pass (extract and optimize FSM).

7.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking user_proj_example.soc1.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc2.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc3.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc4.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc5.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc6.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc7.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.soc8.cicmodule.ff1[0] as FSM state register:
    Users of register don't seem to benefit from recoding.

7.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.9. Executing OPT pass (performing simple optimizations).

7.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~865 debug messages>

7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1734 ($dff) from module user_proj_example (D = $procmux$126_Y, Q = \prescaler [9:0], rval = 10'0000110001).
Adding EN signal on $procdff$1734 ($dff) from module user_proj_example (D = 22'0000000000000000000000, Q = \prescaler [31:10]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$1853 ($dffe) from module user_proj_example.
Adding EN signal on $auto$opt_dff.cc:702:run$1852 ($sdff) from module user_proj_example (D = \wbs_dat_i [9:0], Q = \prescaler [9:0]).
Adding EN signal on $procdff$1733 ($dff) from module user_proj_example (D = 0, Q = \status).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$1857 ($dffe) from module user_proj_example.
Adding SRST signal on $procdff$1732 ($dff) from module user_proj_example (D = $procmux$142_Y, Q = \rdata, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$1858 ($sdff) from module user_proj_example (D = $procmux$139_Y, Q = \rdata).
Adding SRST signal on $procdff$1731 ($dff) from module user_proj_example (D = $procmux$131_Y, Q = \wbs_done, rval = 1'0).
Adding SRST signal on $procdff$1730 ($dff) from module user_proj_example (D = { \soc8.sr.q \soc7.sr.q \soc6.sr.q \soc5.sr.q \soc4.sr.q \soc3.sr.q \soc2.sr.q \soc1.sr.q }, Q = \status [7:0], rval = 8'00000000).
Adding SRST signal on $flatten\soc8.\sr.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc8.\sr.$procmux$866_Y, Q = \soc8.sr.qbar, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$1866 ($sdff) from module user_proj_example (D = $flatten\soc8.\sr.$procmux$866_Y, Q = \soc8.sr.qbar).
Adding SRST signal on $flatten\soc8.\sr.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc8.\sr.$procmux$876_Y, Q = \soc8.sr.q, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$1870 ($sdff) from module user_proj_example (D = $flatten\soc8.\sr.$procmux$876_Y, Q = \soc8.sr.q).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1749 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$370_Y, Q = \soc8.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1874 ($sdff) from module user_proj_example (D = \soc8.filt.result, Q = \soc8.filt.Yt_maf).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1748 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$376_Y, Q = \soc8.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1884 ($sdff) from module user_proj_example (D = \soc8.filt.X2_maf, Q = \soc8.filt.X3_maf).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1747 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$382_Y, Q = \soc8.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1886 ($sdff) from module user_proj_example (D = \soc8.filt.X1_maf, Q = \soc8.filt.X2_maf).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1746 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$388_Y, Q = \soc8.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1888 ($sdff) from module user_proj_example (D = \soc8.filt.X_maf, Q = \soc8.filt.X1_maf).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1745 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$394_Y, Q = \soc8.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1890 ($sdff) from module user_proj_example (D = \soc8.filt.Y1_iir, Q = \soc8.filt.Y2_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1744 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$400_Y, Q = \soc8.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1892 ($sdff) from module user_proj_example (D = \soc8.filt.Yt_iir, Q = \soc8.filt.Y1_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1743 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$412_Y, Q = \soc8.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1894 ($sdff) from module user_proj_example (D = \soc8.filt.result, Q = \soc8.filt.Yt_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1742 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$418_Y, Q = \soc8.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1902 ($sdff) from module user_proj_example (D = \soc8.filt.X1_iir, Q = \soc8.filt.X2_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1741 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$424_Y, Q = \soc8.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1904 ($sdff) from module user_proj_example (D = \soc8.pcm, Q = \soc8.filt.X1_iir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1740 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$433_Y, Q = \soc8.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1906 ($sdff) from module user_proj_example (D = \soc8.filt.result, Q = \soc8.filt.Yt_fir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1739 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$439_Y, Q = \soc8.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1912 ($sdff) from module user_proj_example (D = \soc8.filt.X2_fir, Q = \soc8.filt.X3_fir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1738 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$445_Y, Q = \soc8.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1914 ($sdff) from module user_proj_example (D = \soc8.filt.X1_fir, Q = \soc8.filt.X2_fir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1737 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$procmux$451_Y, Q = \soc8.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1916 ($sdff) from module user_proj_example (D = { \soc8.cicmodule.ff2out [11] \soc8.cicmodule.ff2out [11] \soc8.cicmodule.ff2out [11] \soc8.cicmodule.ff2out [11] \soc8.cicmodule.ff2out }, Q = \soc8.filt.X1_fir).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1736 ($dff) from module user_proj_example (D = \soc8.filt.next_phase, Q = \soc8.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc8.\filt.$procdff$1735 ($dff) from module user_proj_example (D = $flatten\soc8.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc8.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$466_Y, Q = \soc8.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1924 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[30], Q = \soc8.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$472_Y, Q = \soc8.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1926 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[29], Q = \soc8.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$478_Y, Q = \soc8.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1928 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[28], Q = \soc8.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$484_Y, Q = \soc8.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1930 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[27], Q = \soc8.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$490_Y, Q = \soc8.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1932 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[26], Q = \soc8.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$496_Y, Q = \soc8.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1934 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[25], Q = \soc8.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$502_Y, Q = \soc8.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1936 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[24], Q = \soc8.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$508_Y, Q = \soc8.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1938 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[23], Q = \soc8.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$514_Y, Q = \soc8.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1940 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[22], Q = \soc8.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$520_Y, Q = \soc8.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1942 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[21], Q = \soc8.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$526_Y, Q = \soc8.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1944 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[20], Q = \soc8.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$532_Y, Q = \soc8.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1946 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[19], Q = \soc8.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$538_Y, Q = \soc8.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1948 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[18], Q = \soc8.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$544_Y, Q = \soc8.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1950 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[17], Q = \soc8.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$550_Y, Q = \soc8.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1952 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[16], Q = \soc8.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$556_Y, Q = \soc8.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1954 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[15], Q = \soc8.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$562_Y, Q = \soc8.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1956 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[14], Q = \soc8.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$568_Y, Q = \soc8.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1958 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[13], Q = \soc8.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$574_Y, Q = \soc8.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1960 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[12], Q = \soc8.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$580_Y, Q = \soc8.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1962 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[11], Q = \soc8.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$586_Y, Q = \soc8.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1964 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[10], Q = \soc8.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$592_Y, Q = \soc8.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1966 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[9], Q = \soc8.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$598_Y, Q = \soc8.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1968 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[8], Q = \soc8.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$604_Y, Q = \soc8.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1970 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[7], Q = \soc8.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$610_Y, Q = \soc8.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1972 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[6], Q = \soc8.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1791 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$616_Y, Q = \soc8.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1974 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[5], Q = \soc8.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$622_Y, Q = \soc8.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1976 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[4], Q = \soc8.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$628_Y, Q = \soc8.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1978 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[3], Q = \soc8.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$634_Y, Q = \soc8.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1980 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[2], Q = \soc8.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$640_Y, Q = \soc8.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1982 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[1], Q = \soc8.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$646_Y, Q = \soc8.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1984 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff2[0], Q = \soc8.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$652_Y, Q = \soc8.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$1986 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1out, Q = \soc8.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$658_Y, Q = \soc8.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1988 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[30], Q = \soc8.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$664_Y, Q = \soc8.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1990 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[29], Q = \soc8.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$670_Y, Q = \soc8.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1992 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[28], Q = \soc8.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$676_Y, Q = \soc8.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1994 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[27], Q = \soc8.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$682_Y, Q = \soc8.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1996 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[26], Q = \soc8.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$688_Y, Q = \soc8.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$1998 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[25], Q = \soc8.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$694_Y, Q = \soc8.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2000 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[24], Q = \soc8.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1777 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$700_Y, Q = \soc8.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2002 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[23], Q = \soc8.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$706_Y, Q = \soc8.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2004 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[22], Q = \soc8.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1775 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$712_Y, Q = \soc8.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2006 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[21], Q = \soc8.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1774 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$718_Y, Q = \soc8.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2008 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[20], Q = \soc8.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1773 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$724_Y, Q = \soc8.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2010 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[19], Q = \soc8.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1772 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$730_Y, Q = \soc8.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2012 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[18], Q = \soc8.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1771 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$736_Y, Q = \soc8.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2014 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[17], Q = \soc8.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1770 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$742_Y, Q = \soc8.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2016 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[16], Q = \soc8.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1769 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$748_Y, Q = \soc8.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2018 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[15], Q = \soc8.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1768 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$754_Y, Q = \soc8.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2020 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[14], Q = \soc8.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1767 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$760_Y, Q = \soc8.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2022 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[13], Q = \soc8.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1766 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$766_Y, Q = \soc8.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2024 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[12], Q = \soc8.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1765 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$772_Y, Q = \soc8.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2026 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[11], Q = \soc8.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1764 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$778_Y, Q = \soc8.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2028 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[10], Q = \soc8.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1763 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$784_Y, Q = \soc8.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2030 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[9], Q = \soc8.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1762 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$790_Y, Q = \soc8.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2032 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[8], Q = \soc8.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1761 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$796_Y, Q = \soc8.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2034 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[7], Q = \soc8.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1760 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$802_Y, Q = \soc8.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2036 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[6], Q = \soc8.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1759 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$808_Y, Q = \soc8.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2038 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[5], Q = \soc8.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1758 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$814_Y, Q = \soc8.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2040 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[4], Q = \soc8.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1757 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$820_Y, Q = \soc8.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2042 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[3], Q = \soc8.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1756 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$826_Y, Q = \soc8.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2044 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[2], Q = \soc8.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1755 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$832_Y, Q = \soc8.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2046 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[1], Q = \soc8.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1754 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$838_Y, Q = \soc8.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2048 ($sdff) from module user_proj_example (D = \soc8.cicmodule.ff1[0], Q = \soc8.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1753 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$844_Y, Q = \soc8.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2050 ($sdff) from module user_proj_example (D = \soc8.cicmodule.data_1_in, Q = \soc8.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1752 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$850_Y, Q = \soc8.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2052 ($sdff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc8.cicmodule.ff2out).
Adding SRST signal on $flatten\soc8.\cicmodule.$procdff$1751 ($dff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$procmux$856_Y, Q = \soc8.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2054 ($sdff) from module user_proj_example (D = $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc8.cicmodule.ff1out).
Adding SRST signal on $flatten\soc8.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$914_Y, Q = \soc8.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2056 ($sdff) from module user_proj_example (D = $flatten\soc8.$procmux$900_Y, Q = \soc8.rdata).
Adding SRST signal on $flatten\soc8.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$924_Y, Q = \soc8.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2058 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.threshold).
Adding SRST signal on $flatten\soc8.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$939_Y, Q = \soc8.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$2062 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.fb1).
Adding SRST signal on $flatten\soc8.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$955_Y, Q = \soc8.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$2066 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.fb0).
Adding SRST signal on $flatten\soc8.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$972_Y, Q = \soc8.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2070 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.b2).
Adding SRST signal on $flatten\soc8.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$990_Y, Q = \soc8.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2074 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.b1).
Adding SRST signal on $flatten\soc8.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1009_Y, Q = \soc8.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2078 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.a2).
Adding SRST signal on $flatten\soc8.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1029_Y, Q = \soc8.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2082 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.a1).
Adding SRST signal on $flatten\soc8.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1050_Y, Q = \soc8.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2086 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.a0).
Adding SRST signal on $flatten\soc8.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1062_Y, Q = \soc8.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2090 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc8.pcm_load).
Adding SRST signal on $flatten\soc8.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1073_Y, Q = \soc8.amp, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2094 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc8.amp).
Adding SRST signal on $flatten\soc8.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$1095_Y, Q = \soc8.control, rval = 8'00000100).
Adding EN signal on $auto$opt_dff.cc:702:run$2098 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc8.control).
Adding SRST signal on $flatten\soc8.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$894_Y, Q = \soc8.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc8.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$886_Y, Q = \soc8.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2105 ($sdff) from module user_proj_example (D = $flatten\soc8.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc8.timer).
Adding SRST signal on $flatten\soc8.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc8.$procmux$881_Y, Q = \soc8.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2107 ($sdff) from module user_proj_example (D = \soc8.pcm_reg_i, Q = \soc8.pcm).
Adding SRST signal on $flatten\soc7.\sr.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc7.\sr.$procmux$866_Y, Q = \soc7.sr.qbar, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$2109 ($sdff) from module user_proj_example (D = $flatten\soc7.\sr.$procmux$866_Y, Q = \soc7.sr.qbar).
Adding SRST signal on $flatten\soc7.\sr.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc7.\sr.$procmux$876_Y, Q = \soc7.sr.q, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$2113 ($sdff) from module user_proj_example (D = $flatten\soc7.\sr.$procmux$876_Y, Q = \soc7.sr.q).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1749 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$370_Y, Q = \soc7.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2117 ($sdff) from module user_proj_example (D = \soc7.filt.result, Q = \soc7.filt.Yt_maf).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1748 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$376_Y, Q = \soc7.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2127 ($sdff) from module user_proj_example (D = \soc7.filt.X2_maf, Q = \soc7.filt.X3_maf).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1747 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$382_Y, Q = \soc7.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2129 ($sdff) from module user_proj_example (D = \soc7.filt.X1_maf, Q = \soc7.filt.X2_maf).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1746 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$388_Y, Q = \soc7.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2131 ($sdff) from module user_proj_example (D = \soc7.filt.X_maf, Q = \soc7.filt.X1_maf).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1745 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$394_Y, Q = \soc7.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2133 ($sdff) from module user_proj_example (D = \soc7.filt.Y1_iir, Q = \soc7.filt.Y2_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1744 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$400_Y, Q = \soc7.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2135 ($sdff) from module user_proj_example (D = \soc7.filt.Yt_iir, Q = \soc7.filt.Y1_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1743 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$412_Y, Q = \soc7.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2137 ($sdff) from module user_proj_example (D = \soc7.filt.result, Q = \soc7.filt.Yt_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1742 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$418_Y, Q = \soc7.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2145 ($sdff) from module user_proj_example (D = \soc7.filt.X1_iir, Q = \soc7.filt.X2_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1741 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$424_Y, Q = \soc7.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2147 ($sdff) from module user_proj_example (D = \soc7.pcm, Q = \soc7.filt.X1_iir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1740 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$433_Y, Q = \soc7.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2149 ($sdff) from module user_proj_example (D = \soc7.filt.result, Q = \soc7.filt.Yt_fir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1739 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$439_Y, Q = \soc7.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2155 ($sdff) from module user_proj_example (D = \soc7.filt.X2_fir, Q = \soc7.filt.X3_fir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1738 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$445_Y, Q = \soc7.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2157 ($sdff) from module user_proj_example (D = \soc7.filt.X1_fir, Q = \soc7.filt.X2_fir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1737 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$procmux$451_Y, Q = \soc7.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2159 ($sdff) from module user_proj_example (D = { \soc7.cicmodule.ff2out [11] \soc7.cicmodule.ff2out [11] \soc7.cicmodule.ff2out [11] \soc7.cicmodule.ff2out [11] \soc7.cicmodule.ff2out }, Q = \soc7.filt.X1_fir).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1736 ($dff) from module user_proj_example (D = \soc7.filt.next_phase, Q = \soc7.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc7.\filt.$procdff$1735 ($dff) from module user_proj_example (D = $flatten\soc7.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc7.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$466_Y, Q = \soc7.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2167 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[30], Q = \soc7.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$472_Y, Q = \soc7.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2169 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[29], Q = \soc7.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$478_Y, Q = \soc7.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2171 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[28], Q = \soc7.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$484_Y, Q = \soc7.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2173 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[27], Q = \soc7.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$490_Y, Q = \soc7.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2175 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[26], Q = \soc7.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$496_Y, Q = \soc7.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2177 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[25], Q = \soc7.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$502_Y, Q = \soc7.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2179 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[24], Q = \soc7.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$508_Y, Q = \soc7.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2181 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[23], Q = \soc7.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$514_Y, Q = \soc7.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2183 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[22], Q = \soc7.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$520_Y, Q = \soc7.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2185 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[21], Q = \soc7.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$526_Y, Q = \soc7.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2187 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[20], Q = \soc7.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$532_Y, Q = \soc7.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2189 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[19], Q = \soc7.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$538_Y, Q = \soc7.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2191 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[18], Q = \soc7.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$544_Y, Q = \soc7.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2193 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[17], Q = \soc7.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$550_Y, Q = \soc7.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2195 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[16], Q = \soc7.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$556_Y, Q = \soc7.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2197 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[15], Q = \soc7.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$562_Y, Q = \soc7.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2199 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[14], Q = \soc7.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$568_Y, Q = \soc7.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2201 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[13], Q = \soc7.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$574_Y, Q = \soc7.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2203 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[12], Q = \soc7.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$580_Y, Q = \soc7.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2205 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[11], Q = \soc7.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$586_Y, Q = \soc7.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2207 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[10], Q = \soc7.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$592_Y, Q = \soc7.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2209 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[9], Q = \soc7.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$598_Y, Q = \soc7.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2211 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[8], Q = \soc7.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$604_Y, Q = \soc7.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2213 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[7], Q = \soc7.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$610_Y, Q = \soc7.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2215 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[6], Q = \soc7.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1791 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$616_Y, Q = \soc7.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2217 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[5], Q = \soc7.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$622_Y, Q = \soc7.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2219 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[4], Q = \soc7.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$628_Y, Q = \soc7.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2221 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[3], Q = \soc7.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$634_Y, Q = \soc7.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2223 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[2], Q = \soc7.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$640_Y, Q = \soc7.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2225 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[1], Q = \soc7.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$646_Y, Q = \soc7.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2227 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff2[0], Q = \soc7.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$652_Y, Q = \soc7.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2229 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1out, Q = \soc7.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$658_Y, Q = \soc7.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2231 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[30], Q = \soc7.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$664_Y, Q = \soc7.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2233 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[29], Q = \soc7.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$670_Y, Q = \soc7.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2235 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[28], Q = \soc7.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$676_Y, Q = \soc7.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2237 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[27], Q = \soc7.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$682_Y, Q = \soc7.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2239 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[26], Q = \soc7.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$688_Y, Q = \soc7.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2241 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[25], Q = \soc7.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$694_Y, Q = \soc7.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2243 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[24], Q = \soc7.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1777 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$700_Y, Q = \soc7.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2245 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[23], Q = \soc7.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$706_Y, Q = \soc7.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2247 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[22], Q = \soc7.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1775 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$712_Y, Q = \soc7.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2249 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[21], Q = \soc7.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1774 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$718_Y, Q = \soc7.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2251 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[20], Q = \soc7.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1773 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$724_Y, Q = \soc7.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2253 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[19], Q = \soc7.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1772 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$730_Y, Q = \soc7.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2255 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[18], Q = \soc7.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1771 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$736_Y, Q = \soc7.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2257 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[17], Q = \soc7.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1770 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$742_Y, Q = \soc7.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2259 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[16], Q = \soc7.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1769 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$748_Y, Q = \soc7.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2261 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[15], Q = \soc7.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1768 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$754_Y, Q = \soc7.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2263 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[14], Q = \soc7.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1767 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$760_Y, Q = \soc7.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2265 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[13], Q = \soc7.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1766 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$766_Y, Q = \soc7.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2267 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[12], Q = \soc7.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1765 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$772_Y, Q = \soc7.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2269 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[11], Q = \soc7.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1764 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$778_Y, Q = \soc7.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2271 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[10], Q = \soc7.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1763 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$784_Y, Q = \soc7.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2273 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[9], Q = \soc7.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1762 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$790_Y, Q = \soc7.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2275 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[8], Q = \soc7.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1761 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$796_Y, Q = \soc7.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2277 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[7], Q = \soc7.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1760 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$802_Y, Q = \soc7.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2279 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[6], Q = \soc7.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1759 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$808_Y, Q = \soc7.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2281 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[5], Q = \soc7.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1758 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$814_Y, Q = \soc7.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2283 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[4], Q = \soc7.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1757 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$820_Y, Q = \soc7.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2285 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[3], Q = \soc7.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1756 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$826_Y, Q = \soc7.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2287 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[2], Q = \soc7.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1755 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$832_Y, Q = \soc7.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2289 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[1], Q = \soc7.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1754 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$838_Y, Q = \soc7.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2291 ($sdff) from module user_proj_example (D = \soc7.cicmodule.ff1[0], Q = \soc7.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1753 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$844_Y, Q = \soc7.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2293 ($sdff) from module user_proj_example (D = \soc7.cicmodule.data_1_in, Q = \soc7.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1752 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$850_Y, Q = \soc7.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2295 ($sdff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc7.cicmodule.ff2out).
Adding SRST signal on $flatten\soc7.\cicmodule.$procdff$1751 ($dff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$procmux$856_Y, Q = \soc7.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2297 ($sdff) from module user_proj_example (D = $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc7.cicmodule.ff1out).
Adding SRST signal on $flatten\soc7.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$914_Y, Q = \soc7.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2299 ($sdff) from module user_proj_example (D = $flatten\soc7.$procmux$900_Y, Q = \soc7.rdata).
Adding SRST signal on $flatten\soc7.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$924_Y, Q = \soc7.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2301 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.threshold).
Adding SRST signal on $flatten\soc7.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$939_Y, Q = \soc7.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$2305 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.fb1).
Adding SRST signal on $flatten\soc7.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$955_Y, Q = \soc7.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$2309 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.fb0).
Adding SRST signal on $flatten\soc7.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$972_Y, Q = \soc7.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2313 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.b2).
Adding SRST signal on $flatten\soc7.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$990_Y, Q = \soc7.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2317 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.b1).
Adding SRST signal on $flatten\soc7.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1009_Y, Q = \soc7.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2321 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.a2).
Adding SRST signal on $flatten\soc7.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1029_Y, Q = \soc7.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2325 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.a1).
Adding SRST signal on $flatten\soc7.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1050_Y, Q = \soc7.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2329 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.a0).
Adding SRST signal on $flatten\soc7.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1062_Y, Q = \soc7.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2333 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc7.pcm_load).
Adding SRST signal on $flatten\soc7.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1073_Y, Q = \soc7.amp, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2337 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc7.amp).
Adding SRST signal on $flatten\soc7.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$1095_Y, Q = \soc7.control, rval = 8'00000100).
Adding EN signal on $auto$opt_dff.cc:702:run$2341 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc7.control).
Adding SRST signal on $flatten\soc7.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$894_Y, Q = \soc7.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc7.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$886_Y, Q = \soc7.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2348 ($sdff) from module user_proj_example (D = $flatten\soc7.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc7.timer).
Adding SRST signal on $flatten\soc7.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc7.$procmux$881_Y, Q = \soc7.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2350 ($sdff) from module user_proj_example (D = \soc7.pcm_reg_i, Q = \soc7.pcm).
Adding SRST signal on $flatten\soc6.\sr.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc6.\sr.$procmux$866_Y, Q = \soc6.sr.qbar, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$2352 ($sdff) from module user_proj_example (D = $flatten\soc6.\sr.$procmux$866_Y, Q = \soc6.sr.qbar).
Adding SRST signal on $flatten\soc6.\sr.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc6.\sr.$procmux$876_Y, Q = \soc6.sr.q, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$2356 ($sdff) from module user_proj_example (D = $flatten\soc6.\sr.$procmux$876_Y, Q = \soc6.sr.q).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1749 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$370_Y, Q = \soc6.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2360 ($sdff) from module user_proj_example (D = \soc6.filt.result, Q = \soc6.filt.Yt_maf).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1748 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$376_Y, Q = \soc6.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2370 ($sdff) from module user_proj_example (D = \soc6.filt.X2_maf, Q = \soc6.filt.X3_maf).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1747 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$382_Y, Q = \soc6.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2372 ($sdff) from module user_proj_example (D = \soc6.filt.X1_maf, Q = \soc6.filt.X2_maf).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1746 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$388_Y, Q = \soc6.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2374 ($sdff) from module user_proj_example (D = \soc6.filt.X_maf, Q = \soc6.filt.X1_maf).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1745 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$394_Y, Q = \soc6.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2376 ($sdff) from module user_proj_example (D = \soc6.filt.Y1_iir, Q = \soc6.filt.Y2_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1744 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$400_Y, Q = \soc6.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2378 ($sdff) from module user_proj_example (D = \soc6.filt.Yt_iir, Q = \soc6.filt.Y1_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1743 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$412_Y, Q = \soc6.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2380 ($sdff) from module user_proj_example (D = \soc6.filt.result, Q = \soc6.filt.Yt_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1742 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$418_Y, Q = \soc6.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2388 ($sdff) from module user_proj_example (D = \soc6.filt.X1_iir, Q = \soc6.filt.X2_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1741 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$424_Y, Q = \soc6.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2390 ($sdff) from module user_proj_example (D = \soc6.pcm, Q = \soc6.filt.X1_iir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1740 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$433_Y, Q = \soc6.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2392 ($sdff) from module user_proj_example (D = \soc6.filt.result, Q = \soc6.filt.Yt_fir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1739 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$439_Y, Q = \soc6.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2398 ($sdff) from module user_proj_example (D = \soc6.filt.X2_fir, Q = \soc6.filt.X3_fir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1738 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$445_Y, Q = \soc6.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2400 ($sdff) from module user_proj_example (D = \soc6.filt.X1_fir, Q = \soc6.filt.X2_fir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1737 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$procmux$451_Y, Q = \soc6.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2402 ($sdff) from module user_proj_example (D = { \soc6.cicmodule.ff2out [11] \soc6.cicmodule.ff2out [11] \soc6.cicmodule.ff2out [11] \soc6.cicmodule.ff2out [11] \soc6.cicmodule.ff2out }, Q = \soc6.filt.X1_fir).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1736 ($dff) from module user_proj_example (D = \soc6.filt.next_phase, Q = \soc6.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc6.\filt.$procdff$1735 ($dff) from module user_proj_example (D = $flatten\soc6.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc6.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$466_Y, Q = \soc6.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2410 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[30], Q = \soc6.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$472_Y, Q = \soc6.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2412 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[29], Q = \soc6.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$478_Y, Q = \soc6.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2414 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[28], Q = \soc6.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$484_Y, Q = \soc6.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2416 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[27], Q = \soc6.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$490_Y, Q = \soc6.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2418 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[26], Q = \soc6.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$496_Y, Q = \soc6.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2420 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[25], Q = \soc6.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$502_Y, Q = \soc6.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2422 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[24], Q = \soc6.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$508_Y, Q = \soc6.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2424 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[23], Q = \soc6.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$514_Y, Q = \soc6.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2426 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[22], Q = \soc6.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$520_Y, Q = \soc6.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2428 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[21], Q = \soc6.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$526_Y, Q = \soc6.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2430 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[20], Q = \soc6.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$532_Y, Q = \soc6.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2432 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[19], Q = \soc6.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$538_Y, Q = \soc6.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2434 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[18], Q = \soc6.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$544_Y, Q = \soc6.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2436 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[17], Q = \soc6.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$550_Y, Q = \soc6.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2438 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[16], Q = \soc6.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$556_Y, Q = \soc6.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2440 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[15], Q = \soc6.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$562_Y, Q = \soc6.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2442 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[14], Q = \soc6.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$568_Y, Q = \soc6.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2444 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[13], Q = \soc6.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$574_Y, Q = \soc6.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2446 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[12], Q = \soc6.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$580_Y, Q = \soc6.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2448 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[11], Q = \soc6.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$586_Y, Q = \soc6.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2450 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[10], Q = \soc6.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$592_Y, Q = \soc6.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2452 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[9], Q = \soc6.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$598_Y, Q = \soc6.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2454 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[8], Q = \soc6.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$604_Y, Q = \soc6.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2456 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[7], Q = \soc6.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$610_Y, Q = \soc6.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2458 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[6], Q = \soc6.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1791 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$616_Y, Q = \soc6.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2460 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[5], Q = \soc6.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$622_Y, Q = \soc6.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2462 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[4], Q = \soc6.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$628_Y, Q = \soc6.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2464 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[3], Q = \soc6.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$634_Y, Q = \soc6.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2466 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[2], Q = \soc6.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$640_Y, Q = \soc6.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2468 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[1], Q = \soc6.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$646_Y, Q = \soc6.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2470 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff2[0], Q = \soc6.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$652_Y, Q = \soc6.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2472 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1out, Q = \soc6.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$658_Y, Q = \soc6.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2474 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[30], Q = \soc6.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$664_Y, Q = \soc6.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2476 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[29], Q = \soc6.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$670_Y, Q = \soc6.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2478 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[28], Q = \soc6.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$676_Y, Q = \soc6.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2480 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[27], Q = \soc6.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$682_Y, Q = \soc6.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2482 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[26], Q = \soc6.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$688_Y, Q = \soc6.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2484 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[25], Q = \soc6.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$694_Y, Q = \soc6.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2486 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[24], Q = \soc6.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1777 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$700_Y, Q = \soc6.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2488 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[23], Q = \soc6.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$706_Y, Q = \soc6.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2490 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[22], Q = \soc6.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1775 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$712_Y, Q = \soc6.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2492 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[21], Q = \soc6.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1774 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$718_Y, Q = \soc6.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2494 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[20], Q = \soc6.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1773 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$724_Y, Q = \soc6.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2496 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[19], Q = \soc6.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1772 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$730_Y, Q = \soc6.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2498 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[18], Q = \soc6.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1771 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$736_Y, Q = \soc6.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2500 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[17], Q = \soc6.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1770 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$742_Y, Q = \soc6.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2502 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[16], Q = \soc6.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1769 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$748_Y, Q = \soc6.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2504 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[15], Q = \soc6.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1768 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$754_Y, Q = \soc6.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2506 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[14], Q = \soc6.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1767 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$760_Y, Q = \soc6.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2508 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[13], Q = \soc6.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1766 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$766_Y, Q = \soc6.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2510 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[12], Q = \soc6.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1765 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$772_Y, Q = \soc6.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2512 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[11], Q = \soc6.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1764 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$778_Y, Q = \soc6.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2514 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[10], Q = \soc6.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1763 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$784_Y, Q = \soc6.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2516 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[9], Q = \soc6.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1762 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$790_Y, Q = \soc6.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2518 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[8], Q = \soc6.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1761 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$796_Y, Q = \soc6.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2520 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[7], Q = \soc6.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1760 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$802_Y, Q = \soc6.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2522 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[6], Q = \soc6.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1759 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$808_Y, Q = \soc6.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2524 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[5], Q = \soc6.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1758 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$814_Y, Q = \soc6.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2526 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[4], Q = \soc6.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1757 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$820_Y, Q = \soc6.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2528 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[3], Q = \soc6.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1756 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$826_Y, Q = \soc6.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2530 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[2], Q = \soc6.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1755 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$832_Y, Q = \soc6.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2532 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[1], Q = \soc6.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1754 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$838_Y, Q = \soc6.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2534 ($sdff) from module user_proj_example (D = \soc6.cicmodule.ff1[0], Q = \soc6.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1753 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$844_Y, Q = \soc6.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2536 ($sdff) from module user_proj_example (D = \soc6.cicmodule.data_1_in, Q = \soc6.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1752 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$850_Y, Q = \soc6.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2538 ($sdff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc6.cicmodule.ff2out).
Adding SRST signal on $flatten\soc6.\cicmodule.$procdff$1751 ($dff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$procmux$856_Y, Q = \soc6.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2540 ($sdff) from module user_proj_example (D = $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc6.cicmodule.ff1out).
Adding SRST signal on $flatten\soc6.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$914_Y, Q = \soc6.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2542 ($sdff) from module user_proj_example (D = $flatten\soc6.$procmux$900_Y, Q = \soc6.rdata).
Adding SRST signal on $flatten\soc6.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$924_Y, Q = \soc6.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2544 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.threshold).
Adding SRST signal on $flatten\soc6.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$939_Y, Q = \soc6.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$2548 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.fb1).
Adding SRST signal on $flatten\soc6.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$955_Y, Q = \soc6.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$2552 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.fb0).
Adding SRST signal on $flatten\soc6.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$972_Y, Q = \soc6.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2556 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.b2).
Adding SRST signal on $flatten\soc6.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$990_Y, Q = \soc6.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2560 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.b1).
Adding SRST signal on $flatten\soc6.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1009_Y, Q = \soc6.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2564 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.a2).
Adding SRST signal on $flatten\soc6.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1029_Y, Q = \soc6.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2568 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.a1).
Adding SRST signal on $flatten\soc6.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1050_Y, Q = \soc6.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2572 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.a0).
Adding SRST signal on $flatten\soc6.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1062_Y, Q = \soc6.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2576 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc6.pcm_load).
Adding SRST signal on $flatten\soc6.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1073_Y, Q = \soc6.amp, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2580 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc6.amp).
Adding SRST signal on $flatten\soc6.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$1095_Y, Q = \soc6.control, rval = 8'00000100).
Adding EN signal on $auto$opt_dff.cc:702:run$2584 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc6.control).
Adding SRST signal on $flatten\soc6.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$894_Y, Q = \soc6.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc6.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$886_Y, Q = \soc6.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2591 ($sdff) from module user_proj_example (D = $flatten\soc6.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc6.timer).
Adding SRST signal on $flatten\soc6.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc6.$procmux$881_Y, Q = \soc6.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2593 ($sdff) from module user_proj_example (D = \soc6.pcm_reg_i, Q = \soc6.pcm).
Adding SRST signal on $flatten\soc5.\sr.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc5.\sr.$procmux$866_Y, Q = \soc5.sr.qbar, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$2595 ($sdff) from module user_proj_example (D = $flatten\soc5.\sr.$procmux$866_Y, Q = \soc5.sr.qbar).
Adding SRST signal on $flatten\soc5.\sr.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc5.\sr.$procmux$876_Y, Q = \soc5.sr.q, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$2599 ($sdff) from module user_proj_example (D = $flatten\soc5.\sr.$procmux$876_Y, Q = \soc5.sr.q).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1749 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$370_Y, Q = \soc5.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2603 ($sdff) from module user_proj_example (D = \soc5.filt.result, Q = \soc5.filt.Yt_maf).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1748 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$376_Y, Q = \soc5.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2613 ($sdff) from module user_proj_example (D = \soc5.filt.X2_maf, Q = \soc5.filt.X3_maf).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1747 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$382_Y, Q = \soc5.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2615 ($sdff) from module user_proj_example (D = \soc5.filt.X1_maf, Q = \soc5.filt.X2_maf).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1746 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$388_Y, Q = \soc5.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2617 ($sdff) from module user_proj_example (D = \soc5.filt.X_maf, Q = \soc5.filt.X1_maf).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1745 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$394_Y, Q = \soc5.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2619 ($sdff) from module user_proj_example (D = \soc5.filt.Y1_iir, Q = \soc5.filt.Y2_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1744 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$400_Y, Q = \soc5.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2621 ($sdff) from module user_proj_example (D = \soc5.filt.Yt_iir, Q = \soc5.filt.Y1_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1743 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$412_Y, Q = \soc5.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2623 ($sdff) from module user_proj_example (D = \soc5.filt.result, Q = \soc5.filt.Yt_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1742 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$418_Y, Q = \soc5.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2631 ($sdff) from module user_proj_example (D = \soc5.filt.X1_iir, Q = \soc5.filt.X2_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1741 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$424_Y, Q = \soc5.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2633 ($sdff) from module user_proj_example (D = \soc5.pcm, Q = \soc5.filt.X1_iir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1740 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$433_Y, Q = \soc5.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2635 ($sdff) from module user_proj_example (D = \soc5.filt.result, Q = \soc5.filt.Yt_fir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1739 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$439_Y, Q = \soc5.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2641 ($sdff) from module user_proj_example (D = \soc5.filt.X2_fir, Q = \soc5.filt.X3_fir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1738 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$445_Y, Q = \soc5.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2643 ($sdff) from module user_proj_example (D = \soc5.filt.X1_fir, Q = \soc5.filt.X2_fir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1737 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$procmux$451_Y, Q = \soc5.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2645 ($sdff) from module user_proj_example (D = { \soc5.cicmodule.ff2out [11] \soc5.cicmodule.ff2out [11] \soc5.cicmodule.ff2out [11] \soc5.cicmodule.ff2out [11] \soc5.cicmodule.ff2out }, Q = \soc5.filt.X1_fir).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1736 ($dff) from module user_proj_example (D = \soc5.filt.next_phase, Q = \soc5.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc5.\filt.$procdff$1735 ($dff) from module user_proj_example (D = $flatten\soc5.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc5.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$466_Y, Q = \soc5.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2653 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[30], Q = \soc5.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$472_Y, Q = \soc5.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2655 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[29], Q = \soc5.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$478_Y, Q = \soc5.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2657 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[28], Q = \soc5.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$484_Y, Q = \soc5.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2659 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[27], Q = \soc5.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$490_Y, Q = \soc5.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2661 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[26], Q = \soc5.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$496_Y, Q = \soc5.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2663 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[25], Q = \soc5.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$502_Y, Q = \soc5.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2665 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[24], Q = \soc5.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$508_Y, Q = \soc5.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2667 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[23], Q = \soc5.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$514_Y, Q = \soc5.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2669 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[22], Q = \soc5.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$520_Y, Q = \soc5.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2671 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[21], Q = \soc5.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$526_Y, Q = \soc5.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2673 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[20], Q = \soc5.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$532_Y, Q = \soc5.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2675 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[19], Q = \soc5.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$538_Y, Q = \soc5.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2677 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[18], Q = \soc5.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$544_Y, Q = \soc5.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2679 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[17], Q = \soc5.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$550_Y, Q = \soc5.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2681 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[16], Q = \soc5.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$556_Y, Q = \soc5.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2683 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[15], Q = \soc5.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$562_Y, Q = \soc5.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2685 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[14], Q = \soc5.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$568_Y, Q = \soc5.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2687 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[13], Q = \soc5.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$574_Y, Q = \soc5.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2689 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[12], Q = \soc5.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$580_Y, Q = \soc5.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2691 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[11], Q = \soc5.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$586_Y, Q = \soc5.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2693 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[10], Q = \soc5.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$592_Y, Q = \soc5.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2695 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[9], Q = \soc5.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$598_Y, Q = \soc5.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2697 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[8], Q = \soc5.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$604_Y, Q = \soc5.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2699 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[7], Q = \soc5.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$610_Y, Q = \soc5.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2701 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[6], Q = \soc5.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1791 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$616_Y, Q = \soc5.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2703 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[5], Q = \soc5.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$622_Y, Q = \soc5.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2705 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[4], Q = \soc5.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$628_Y, Q = \soc5.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2707 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[3], Q = \soc5.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$634_Y, Q = \soc5.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2709 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[2], Q = \soc5.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$640_Y, Q = \soc5.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2711 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[1], Q = \soc5.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$646_Y, Q = \soc5.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2713 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff2[0], Q = \soc5.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$652_Y, Q = \soc5.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2715 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1out, Q = \soc5.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$658_Y, Q = \soc5.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2717 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[30], Q = \soc5.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$664_Y, Q = \soc5.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2719 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[29], Q = \soc5.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$670_Y, Q = \soc5.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2721 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[28], Q = \soc5.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$676_Y, Q = \soc5.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2723 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[27], Q = \soc5.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$682_Y, Q = \soc5.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2725 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[26], Q = \soc5.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$688_Y, Q = \soc5.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2727 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[25], Q = \soc5.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$694_Y, Q = \soc5.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2729 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[24], Q = \soc5.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1777 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$700_Y, Q = \soc5.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2731 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[23], Q = \soc5.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$706_Y, Q = \soc5.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2733 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[22], Q = \soc5.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1775 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$712_Y, Q = \soc5.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2735 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[21], Q = \soc5.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1774 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$718_Y, Q = \soc5.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2737 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[20], Q = \soc5.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1773 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$724_Y, Q = \soc5.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2739 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[19], Q = \soc5.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1772 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$730_Y, Q = \soc5.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2741 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[18], Q = \soc5.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1771 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$736_Y, Q = \soc5.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2743 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[17], Q = \soc5.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1770 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$742_Y, Q = \soc5.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2745 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[16], Q = \soc5.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1769 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$748_Y, Q = \soc5.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2747 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[15], Q = \soc5.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1768 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$754_Y, Q = \soc5.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2749 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[14], Q = \soc5.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1767 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$760_Y, Q = \soc5.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2751 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[13], Q = \soc5.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1766 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$766_Y, Q = \soc5.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2753 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[12], Q = \soc5.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1765 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$772_Y, Q = \soc5.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2755 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[11], Q = \soc5.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1764 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$778_Y, Q = \soc5.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2757 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[10], Q = \soc5.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1763 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$784_Y, Q = \soc5.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2759 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[9], Q = \soc5.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1762 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$790_Y, Q = \soc5.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2761 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[8], Q = \soc5.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1761 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$796_Y, Q = \soc5.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2763 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[7], Q = \soc5.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1760 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$802_Y, Q = \soc5.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2765 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[6], Q = \soc5.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1759 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$808_Y, Q = \soc5.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2767 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[5], Q = \soc5.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1758 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$814_Y, Q = \soc5.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2769 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[4], Q = \soc5.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1757 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$820_Y, Q = \soc5.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2771 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[3], Q = \soc5.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1756 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$826_Y, Q = \soc5.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2773 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[2], Q = \soc5.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1755 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$832_Y, Q = \soc5.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2775 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[1], Q = \soc5.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1754 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$838_Y, Q = \soc5.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2777 ($sdff) from module user_proj_example (D = \soc5.cicmodule.ff1[0], Q = \soc5.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1753 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$844_Y, Q = \soc5.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2779 ($sdff) from module user_proj_example (D = \soc5.cicmodule.data_1_in, Q = \soc5.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1752 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$850_Y, Q = \soc5.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2781 ($sdff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc5.cicmodule.ff2out).
Adding SRST signal on $flatten\soc5.\cicmodule.$procdff$1751 ($dff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$procmux$856_Y, Q = \soc5.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2783 ($sdff) from module user_proj_example (D = $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc5.cicmodule.ff1out).
Adding SRST signal on $flatten\soc5.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$914_Y, Q = \soc5.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2785 ($sdff) from module user_proj_example (D = $flatten\soc5.$procmux$900_Y, Q = \soc5.rdata).
Adding SRST signal on $flatten\soc5.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$924_Y, Q = \soc5.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2787 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.threshold).
Adding SRST signal on $flatten\soc5.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$939_Y, Q = \soc5.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$2791 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.fb1).
Adding SRST signal on $flatten\soc5.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$955_Y, Q = \soc5.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$2795 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.fb0).
Adding SRST signal on $flatten\soc5.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$972_Y, Q = \soc5.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2799 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.b2).
Adding SRST signal on $flatten\soc5.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$990_Y, Q = \soc5.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2803 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.b1).
Adding SRST signal on $flatten\soc5.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1009_Y, Q = \soc5.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2807 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.a2).
Adding SRST signal on $flatten\soc5.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1029_Y, Q = \soc5.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2811 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.a1).
Adding SRST signal on $flatten\soc5.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1050_Y, Q = \soc5.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2815 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.a0).
Adding SRST signal on $flatten\soc5.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1062_Y, Q = \soc5.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2819 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc5.pcm_load).
Adding SRST signal on $flatten\soc5.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1073_Y, Q = \soc5.amp, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2823 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc5.amp).
Adding SRST signal on $flatten\soc5.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$1095_Y, Q = \soc5.control, rval = 8'00000100).
Adding EN signal on $auto$opt_dff.cc:702:run$2827 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc5.control).
Adding SRST signal on $flatten\soc5.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$894_Y, Q = \soc5.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc5.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$886_Y, Q = \soc5.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2834 ($sdff) from module user_proj_example (D = $flatten\soc5.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc5.timer).
Adding SRST signal on $flatten\soc5.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc5.$procmux$881_Y, Q = \soc5.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2836 ($sdff) from module user_proj_example (D = \soc5.pcm_reg_i, Q = \soc5.pcm).
Adding SRST signal on $flatten\soc4.\sr.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc4.\sr.$procmux$866_Y, Q = \soc4.sr.qbar, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$2838 ($sdff) from module user_proj_example (D = $flatten\soc4.\sr.$procmux$866_Y, Q = \soc4.sr.qbar).
Adding SRST signal on $flatten\soc4.\sr.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc4.\sr.$procmux$876_Y, Q = \soc4.sr.q, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$2842 ($sdff) from module user_proj_example (D = $flatten\soc4.\sr.$procmux$876_Y, Q = \soc4.sr.q).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1749 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$370_Y, Q = \soc4.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2846 ($sdff) from module user_proj_example (D = \soc4.filt.result, Q = \soc4.filt.Yt_maf).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1748 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$376_Y, Q = \soc4.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2856 ($sdff) from module user_proj_example (D = \soc4.filt.X2_maf, Q = \soc4.filt.X3_maf).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1747 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$382_Y, Q = \soc4.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2858 ($sdff) from module user_proj_example (D = \soc4.filt.X1_maf, Q = \soc4.filt.X2_maf).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1746 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$388_Y, Q = \soc4.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2860 ($sdff) from module user_proj_example (D = \soc4.filt.X_maf, Q = \soc4.filt.X1_maf).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1745 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$394_Y, Q = \soc4.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2862 ($sdff) from module user_proj_example (D = \soc4.filt.Y1_iir, Q = \soc4.filt.Y2_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1744 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$400_Y, Q = \soc4.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2864 ($sdff) from module user_proj_example (D = \soc4.filt.Yt_iir, Q = \soc4.filt.Y1_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1743 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$412_Y, Q = \soc4.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2866 ($sdff) from module user_proj_example (D = \soc4.filt.result, Q = \soc4.filt.Yt_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1742 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$418_Y, Q = \soc4.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2874 ($sdff) from module user_proj_example (D = \soc4.filt.X1_iir, Q = \soc4.filt.X2_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1741 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$424_Y, Q = \soc4.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2876 ($sdff) from module user_proj_example (D = \soc4.pcm, Q = \soc4.filt.X1_iir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1740 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$433_Y, Q = \soc4.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2878 ($sdff) from module user_proj_example (D = \soc4.filt.result, Q = \soc4.filt.Yt_fir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1739 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$439_Y, Q = \soc4.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2884 ($sdff) from module user_proj_example (D = \soc4.filt.X2_fir, Q = \soc4.filt.X3_fir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1738 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$445_Y, Q = \soc4.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2886 ($sdff) from module user_proj_example (D = \soc4.filt.X1_fir, Q = \soc4.filt.X2_fir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1737 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$procmux$451_Y, Q = \soc4.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2888 ($sdff) from module user_proj_example (D = { \soc4.cicmodule.ff2out [11] \soc4.cicmodule.ff2out [11] \soc4.cicmodule.ff2out [11] \soc4.cicmodule.ff2out [11] \soc4.cicmodule.ff2out }, Q = \soc4.filt.X1_fir).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1736 ($dff) from module user_proj_example (D = \soc4.filt.next_phase, Q = \soc4.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc4.\filt.$procdff$1735 ($dff) from module user_proj_example (D = $flatten\soc4.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc4.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$466_Y, Q = \soc4.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2896 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[30], Q = \soc4.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$472_Y, Q = \soc4.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2898 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[29], Q = \soc4.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$478_Y, Q = \soc4.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2900 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[28], Q = \soc4.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$484_Y, Q = \soc4.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2902 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[27], Q = \soc4.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$490_Y, Q = \soc4.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2904 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[26], Q = \soc4.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$496_Y, Q = \soc4.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2906 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[25], Q = \soc4.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$502_Y, Q = \soc4.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2908 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[24], Q = \soc4.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$508_Y, Q = \soc4.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2910 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[23], Q = \soc4.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$514_Y, Q = \soc4.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2912 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[22], Q = \soc4.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$520_Y, Q = \soc4.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2914 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[21], Q = \soc4.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$526_Y, Q = \soc4.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2916 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[20], Q = \soc4.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$532_Y, Q = \soc4.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2918 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[19], Q = \soc4.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$538_Y, Q = \soc4.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2920 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[18], Q = \soc4.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$544_Y, Q = \soc4.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2922 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[17], Q = \soc4.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$550_Y, Q = \soc4.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2924 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[16], Q = \soc4.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$556_Y, Q = \soc4.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2926 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[15], Q = \soc4.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$562_Y, Q = \soc4.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2928 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[14], Q = \soc4.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$568_Y, Q = \soc4.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2930 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[13], Q = \soc4.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$574_Y, Q = \soc4.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2932 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[12], Q = \soc4.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$580_Y, Q = \soc4.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2934 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[11], Q = \soc4.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$586_Y, Q = \soc4.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2936 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[10], Q = \soc4.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$592_Y, Q = \soc4.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2938 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[9], Q = \soc4.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$598_Y, Q = \soc4.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2940 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[8], Q = \soc4.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$604_Y, Q = \soc4.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2942 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[7], Q = \soc4.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$610_Y, Q = \soc4.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2944 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[6], Q = \soc4.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1791 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$616_Y, Q = \soc4.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2946 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[5], Q = \soc4.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$622_Y, Q = \soc4.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2948 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[4], Q = \soc4.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$628_Y, Q = \soc4.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2950 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[3], Q = \soc4.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$634_Y, Q = \soc4.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2952 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[2], Q = \soc4.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$640_Y, Q = \soc4.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2954 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[1], Q = \soc4.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$646_Y, Q = \soc4.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2956 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff2[0], Q = \soc4.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$652_Y, Q = \soc4.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$2958 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1out, Q = \soc4.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$658_Y, Q = \soc4.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2960 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[30], Q = \soc4.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$664_Y, Q = \soc4.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2962 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[29], Q = \soc4.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$670_Y, Q = \soc4.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2964 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[28], Q = \soc4.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$676_Y, Q = \soc4.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2966 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[27], Q = \soc4.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$682_Y, Q = \soc4.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2968 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[26], Q = \soc4.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$688_Y, Q = \soc4.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2970 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[25], Q = \soc4.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$694_Y, Q = \soc4.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2972 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[24], Q = \soc4.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1777 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$700_Y, Q = \soc4.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2974 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[23], Q = \soc4.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$706_Y, Q = \soc4.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2976 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[22], Q = \soc4.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1775 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$712_Y, Q = \soc4.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2978 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[21], Q = \soc4.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1774 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$718_Y, Q = \soc4.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2980 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[20], Q = \soc4.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1773 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$724_Y, Q = \soc4.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2982 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[19], Q = \soc4.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1772 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$730_Y, Q = \soc4.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2984 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[18], Q = \soc4.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1771 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$736_Y, Q = \soc4.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2986 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[17], Q = \soc4.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1770 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$742_Y, Q = \soc4.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2988 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[16], Q = \soc4.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1769 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$748_Y, Q = \soc4.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2990 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[15], Q = \soc4.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1768 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$754_Y, Q = \soc4.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2992 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[14], Q = \soc4.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1767 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$760_Y, Q = \soc4.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2994 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[13], Q = \soc4.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1766 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$766_Y, Q = \soc4.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2996 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[12], Q = \soc4.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1765 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$772_Y, Q = \soc4.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$2998 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[11], Q = \soc4.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1764 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$778_Y, Q = \soc4.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3000 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[10], Q = \soc4.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1763 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$784_Y, Q = \soc4.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3002 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[9], Q = \soc4.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1762 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$790_Y, Q = \soc4.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3004 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[8], Q = \soc4.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1761 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$796_Y, Q = \soc4.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3006 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[7], Q = \soc4.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1760 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$802_Y, Q = \soc4.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3008 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[6], Q = \soc4.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1759 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$808_Y, Q = \soc4.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3010 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[5], Q = \soc4.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1758 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$814_Y, Q = \soc4.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3012 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[4], Q = \soc4.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1757 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$820_Y, Q = \soc4.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3014 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[3], Q = \soc4.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1756 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$826_Y, Q = \soc4.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3016 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[2], Q = \soc4.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1755 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$832_Y, Q = \soc4.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3018 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[1], Q = \soc4.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1754 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$838_Y, Q = \soc4.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3020 ($sdff) from module user_proj_example (D = \soc4.cicmodule.ff1[0], Q = \soc4.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1753 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$844_Y, Q = \soc4.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3022 ($sdff) from module user_proj_example (D = \soc4.cicmodule.data_1_in, Q = \soc4.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1752 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$850_Y, Q = \soc4.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3024 ($sdff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc4.cicmodule.ff2out).
Adding SRST signal on $flatten\soc4.\cicmodule.$procdff$1751 ($dff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$procmux$856_Y, Q = \soc4.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3026 ($sdff) from module user_proj_example (D = $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc4.cicmodule.ff1out).
Adding SRST signal on $flatten\soc4.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$914_Y, Q = \soc4.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3028 ($sdff) from module user_proj_example (D = $flatten\soc4.$procmux$900_Y, Q = \soc4.rdata).
Adding SRST signal on $flatten\soc4.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$924_Y, Q = \soc4.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3030 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.threshold).
Adding SRST signal on $flatten\soc4.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$939_Y, Q = \soc4.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$3034 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.fb1).
Adding SRST signal on $flatten\soc4.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$955_Y, Q = \soc4.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$3038 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.fb0).
Adding SRST signal on $flatten\soc4.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$972_Y, Q = \soc4.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3042 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.b2).
Adding SRST signal on $flatten\soc4.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$990_Y, Q = \soc4.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3046 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.b1).
Adding SRST signal on $flatten\soc4.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1009_Y, Q = \soc4.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3050 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.a2).
Adding SRST signal on $flatten\soc4.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1029_Y, Q = \soc4.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3054 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.a1).
Adding SRST signal on $flatten\soc4.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1050_Y, Q = \soc4.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3058 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.a0).
Adding SRST signal on $flatten\soc4.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1062_Y, Q = \soc4.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3062 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc4.pcm_load).
Adding SRST signal on $flatten\soc4.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1073_Y, Q = \soc4.amp, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3066 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc4.amp).
Adding SRST signal on $flatten\soc4.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$1095_Y, Q = \soc4.control, rval = 8'00000100).
Adding EN signal on $auto$opt_dff.cc:702:run$3070 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc4.control).
Adding SRST signal on $flatten\soc4.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$894_Y, Q = \soc4.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc4.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$886_Y, Q = \soc4.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3077 ($sdff) from module user_proj_example (D = $flatten\soc4.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc4.timer).
Adding SRST signal on $flatten\soc4.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc4.$procmux$881_Y, Q = \soc4.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3079 ($sdff) from module user_proj_example (D = \soc4.pcm_reg_i, Q = \soc4.pcm).
Adding SRST signal on $flatten\soc3.\sr.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc3.\sr.$procmux$866_Y, Q = \soc3.sr.qbar, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$3081 ($sdff) from module user_proj_example (D = $flatten\soc3.\sr.$procmux$866_Y, Q = \soc3.sr.qbar).
Adding SRST signal on $flatten\soc3.\sr.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc3.\sr.$procmux$876_Y, Q = \soc3.sr.q, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3085 ($sdff) from module user_proj_example (D = $flatten\soc3.\sr.$procmux$876_Y, Q = \soc3.sr.q).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1749 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$370_Y, Q = \soc3.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3089 ($sdff) from module user_proj_example (D = \soc3.filt.result, Q = \soc3.filt.Yt_maf).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1748 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$376_Y, Q = \soc3.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3099 ($sdff) from module user_proj_example (D = \soc3.filt.X2_maf, Q = \soc3.filt.X3_maf).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1747 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$382_Y, Q = \soc3.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3101 ($sdff) from module user_proj_example (D = \soc3.filt.X1_maf, Q = \soc3.filt.X2_maf).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1746 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$388_Y, Q = \soc3.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3103 ($sdff) from module user_proj_example (D = \soc3.filt.X_maf, Q = \soc3.filt.X1_maf).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1745 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$394_Y, Q = \soc3.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3105 ($sdff) from module user_proj_example (D = \soc3.filt.Y1_iir, Q = \soc3.filt.Y2_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1744 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$400_Y, Q = \soc3.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3107 ($sdff) from module user_proj_example (D = \soc3.filt.Yt_iir, Q = \soc3.filt.Y1_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1743 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$412_Y, Q = \soc3.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3109 ($sdff) from module user_proj_example (D = \soc3.filt.result, Q = \soc3.filt.Yt_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1742 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$418_Y, Q = \soc3.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3117 ($sdff) from module user_proj_example (D = \soc3.filt.X1_iir, Q = \soc3.filt.X2_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1741 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$424_Y, Q = \soc3.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3119 ($sdff) from module user_proj_example (D = \soc3.pcm, Q = \soc3.filt.X1_iir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1740 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$433_Y, Q = \soc3.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3121 ($sdff) from module user_proj_example (D = \soc3.filt.result, Q = \soc3.filt.Yt_fir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1739 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$439_Y, Q = \soc3.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3127 ($sdff) from module user_proj_example (D = \soc3.filt.X2_fir, Q = \soc3.filt.X3_fir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1738 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$445_Y, Q = \soc3.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3129 ($sdff) from module user_proj_example (D = \soc3.filt.X1_fir, Q = \soc3.filt.X2_fir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1737 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$procmux$451_Y, Q = \soc3.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3131 ($sdff) from module user_proj_example (D = { \soc3.cicmodule.ff2out [11] \soc3.cicmodule.ff2out [11] \soc3.cicmodule.ff2out [11] \soc3.cicmodule.ff2out [11] \soc3.cicmodule.ff2out }, Q = \soc3.filt.X1_fir).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1736 ($dff) from module user_proj_example (D = \soc3.filt.next_phase, Q = \soc3.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc3.\filt.$procdff$1735 ($dff) from module user_proj_example (D = $flatten\soc3.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc3.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$466_Y, Q = \soc3.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3139 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[30], Q = \soc3.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$472_Y, Q = \soc3.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3141 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[29], Q = \soc3.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$478_Y, Q = \soc3.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3143 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[28], Q = \soc3.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$484_Y, Q = \soc3.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3145 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[27], Q = \soc3.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$490_Y, Q = \soc3.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3147 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[26], Q = \soc3.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$496_Y, Q = \soc3.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3149 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[25], Q = \soc3.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$502_Y, Q = \soc3.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3151 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[24], Q = \soc3.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$508_Y, Q = \soc3.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3153 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[23], Q = \soc3.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$514_Y, Q = \soc3.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3155 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[22], Q = \soc3.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$520_Y, Q = \soc3.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3157 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[21], Q = \soc3.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$526_Y, Q = \soc3.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3159 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[20], Q = \soc3.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$532_Y, Q = \soc3.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3161 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[19], Q = \soc3.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$538_Y, Q = \soc3.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3163 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[18], Q = \soc3.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$544_Y, Q = \soc3.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3165 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[17], Q = \soc3.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$550_Y, Q = \soc3.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3167 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[16], Q = \soc3.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$556_Y, Q = \soc3.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3169 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[15], Q = \soc3.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$562_Y, Q = \soc3.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3171 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[14], Q = \soc3.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$568_Y, Q = \soc3.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3173 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[13], Q = \soc3.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$574_Y, Q = \soc3.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3175 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[12], Q = \soc3.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$580_Y, Q = \soc3.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3177 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[11], Q = \soc3.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$586_Y, Q = \soc3.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3179 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[10], Q = \soc3.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$592_Y, Q = \soc3.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3181 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[9], Q = \soc3.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$598_Y, Q = \soc3.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3183 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[8], Q = \soc3.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$604_Y, Q = \soc3.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3185 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[7], Q = \soc3.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$610_Y, Q = \soc3.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3187 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[6], Q = \soc3.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1791 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$616_Y, Q = \soc3.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3189 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[5], Q = \soc3.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$622_Y, Q = \soc3.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3191 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[4], Q = \soc3.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$628_Y, Q = \soc3.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3193 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[3], Q = \soc3.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$634_Y, Q = \soc3.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3195 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[2], Q = \soc3.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$640_Y, Q = \soc3.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3197 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[1], Q = \soc3.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$646_Y, Q = \soc3.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3199 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff2[0], Q = \soc3.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$652_Y, Q = \soc3.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3201 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1out, Q = \soc3.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$658_Y, Q = \soc3.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3203 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[30], Q = \soc3.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$664_Y, Q = \soc3.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3205 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[29], Q = \soc3.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$670_Y, Q = \soc3.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3207 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[28], Q = \soc3.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$676_Y, Q = \soc3.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3209 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[27], Q = \soc3.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$682_Y, Q = \soc3.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3211 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[26], Q = \soc3.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$688_Y, Q = \soc3.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3213 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[25], Q = \soc3.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$694_Y, Q = \soc3.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3215 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[24], Q = \soc3.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1777 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$700_Y, Q = \soc3.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3217 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[23], Q = \soc3.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$706_Y, Q = \soc3.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3219 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[22], Q = \soc3.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1775 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$712_Y, Q = \soc3.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3221 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[21], Q = \soc3.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1774 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$718_Y, Q = \soc3.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3223 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[20], Q = \soc3.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1773 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$724_Y, Q = \soc3.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3225 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[19], Q = \soc3.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1772 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$730_Y, Q = \soc3.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3227 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[18], Q = \soc3.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1771 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$736_Y, Q = \soc3.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3229 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[17], Q = \soc3.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1770 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$742_Y, Q = \soc3.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3231 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[16], Q = \soc3.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1769 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$748_Y, Q = \soc3.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3233 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[15], Q = \soc3.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1768 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$754_Y, Q = \soc3.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3235 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[14], Q = \soc3.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1767 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$760_Y, Q = \soc3.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3237 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[13], Q = \soc3.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1766 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$766_Y, Q = \soc3.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3239 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[12], Q = \soc3.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1765 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$772_Y, Q = \soc3.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3241 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[11], Q = \soc3.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1764 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$778_Y, Q = \soc3.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3243 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[10], Q = \soc3.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1763 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$784_Y, Q = \soc3.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3245 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[9], Q = \soc3.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1762 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$790_Y, Q = \soc3.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3247 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[8], Q = \soc3.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1761 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$796_Y, Q = \soc3.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3249 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[7], Q = \soc3.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1760 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$802_Y, Q = \soc3.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3251 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[6], Q = \soc3.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1759 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$808_Y, Q = \soc3.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3253 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[5], Q = \soc3.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1758 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$814_Y, Q = \soc3.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3255 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[4], Q = \soc3.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1757 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$820_Y, Q = \soc3.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3257 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[3], Q = \soc3.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1756 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$826_Y, Q = \soc3.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3259 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[2], Q = \soc3.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1755 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$832_Y, Q = \soc3.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3261 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[1], Q = \soc3.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1754 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$838_Y, Q = \soc3.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3263 ($sdff) from module user_proj_example (D = \soc3.cicmodule.ff1[0], Q = \soc3.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1753 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$844_Y, Q = \soc3.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3265 ($sdff) from module user_proj_example (D = \soc3.cicmodule.data_1_in, Q = \soc3.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1752 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$850_Y, Q = \soc3.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3267 ($sdff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc3.cicmodule.ff2out).
Adding SRST signal on $flatten\soc3.\cicmodule.$procdff$1751 ($dff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$procmux$856_Y, Q = \soc3.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3269 ($sdff) from module user_proj_example (D = $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc3.cicmodule.ff1out).
Adding SRST signal on $flatten\soc3.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$914_Y, Q = \soc3.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3271 ($sdff) from module user_proj_example (D = $flatten\soc3.$procmux$900_Y, Q = \soc3.rdata).
Adding SRST signal on $flatten\soc3.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$924_Y, Q = \soc3.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3273 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.threshold).
Adding SRST signal on $flatten\soc3.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$939_Y, Q = \soc3.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$3277 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.fb1).
Adding SRST signal on $flatten\soc3.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$955_Y, Q = \soc3.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$3281 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.fb0).
Adding SRST signal on $flatten\soc3.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$972_Y, Q = \soc3.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3285 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.b2).
Adding SRST signal on $flatten\soc3.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$990_Y, Q = \soc3.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3289 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.b1).
Adding SRST signal on $flatten\soc3.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1009_Y, Q = \soc3.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3293 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.a2).
Adding SRST signal on $flatten\soc3.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1029_Y, Q = \soc3.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3297 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.a1).
Adding SRST signal on $flatten\soc3.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1050_Y, Q = \soc3.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3301 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.a0).
Adding SRST signal on $flatten\soc3.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1062_Y, Q = \soc3.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3305 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc3.pcm_load).
Adding SRST signal on $flatten\soc3.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1073_Y, Q = \soc3.amp, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3309 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc3.amp).
Adding SRST signal on $flatten\soc3.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$1095_Y, Q = \soc3.control, rval = 8'00000100).
Adding EN signal on $auto$opt_dff.cc:702:run$3313 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc3.control).
Adding SRST signal on $flatten\soc3.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$894_Y, Q = \soc3.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc3.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$886_Y, Q = \soc3.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3320 ($sdff) from module user_proj_example (D = $flatten\soc3.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc3.timer).
Adding SRST signal on $flatten\soc3.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc3.$procmux$881_Y, Q = \soc3.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3322 ($sdff) from module user_proj_example (D = \soc3.pcm_reg_i, Q = \soc3.pcm).
Adding SRST signal on $flatten\soc2.\sr.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc2.\sr.$procmux$866_Y, Q = \soc2.sr.qbar, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$3324 ($sdff) from module user_proj_example (D = $flatten\soc2.\sr.$procmux$866_Y, Q = \soc2.sr.qbar).
Adding SRST signal on $flatten\soc2.\sr.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc2.\sr.$procmux$876_Y, Q = \soc2.sr.q, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3328 ($sdff) from module user_proj_example (D = $flatten\soc2.\sr.$procmux$876_Y, Q = \soc2.sr.q).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1749 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$370_Y, Q = \soc2.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3332 ($sdff) from module user_proj_example (D = \soc2.filt.result, Q = \soc2.filt.Yt_maf).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1748 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$376_Y, Q = \soc2.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3342 ($sdff) from module user_proj_example (D = \soc2.filt.X2_maf, Q = \soc2.filt.X3_maf).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1747 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$382_Y, Q = \soc2.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3344 ($sdff) from module user_proj_example (D = \soc2.filt.X1_maf, Q = \soc2.filt.X2_maf).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1746 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$388_Y, Q = \soc2.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3346 ($sdff) from module user_proj_example (D = \soc2.filt.X_maf, Q = \soc2.filt.X1_maf).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1745 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$394_Y, Q = \soc2.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3348 ($sdff) from module user_proj_example (D = \soc2.filt.Y1_iir, Q = \soc2.filt.Y2_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1744 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$400_Y, Q = \soc2.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3350 ($sdff) from module user_proj_example (D = \soc2.filt.Yt_iir, Q = \soc2.filt.Y1_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1743 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$412_Y, Q = \soc2.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3352 ($sdff) from module user_proj_example (D = \soc2.filt.result, Q = \soc2.filt.Yt_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1742 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$418_Y, Q = \soc2.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3360 ($sdff) from module user_proj_example (D = \soc2.filt.X1_iir, Q = \soc2.filt.X2_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1741 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$424_Y, Q = \soc2.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3362 ($sdff) from module user_proj_example (D = \soc2.pcm, Q = \soc2.filt.X1_iir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1740 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$433_Y, Q = \soc2.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3364 ($sdff) from module user_proj_example (D = \soc2.filt.result, Q = \soc2.filt.Yt_fir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1739 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$439_Y, Q = \soc2.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3370 ($sdff) from module user_proj_example (D = \soc2.filt.X2_fir, Q = \soc2.filt.X3_fir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1738 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$445_Y, Q = \soc2.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3372 ($sdff) from module user_proj_example (D = \soc2.filt.X1_fir, Q = \soc2.filt.X2_fir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1737 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$procmux$451_Y, Q = \soc2.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3374 ($sdff) from module user_proj_example (D = { \soc2.cicmodule.ff2out [11] \soc2.cicmodule.ff2out [11] \soc2.cicmodule.ff2out [11] \soc2.cicmodule.ff2out [11] \soc2.cicmodule.ff2out }, Q = \soc2.filt.X1_fir).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1736 ($dff) from module user_proj_example (D = \soc2.filt.next_phase, Q = \soc2.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc2.\filt.$procdff$1735 ($dff) from module user_proj_example (D = $flatten\soc2.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc2.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$466_Y, Q = \soc2.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3382 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[30], Q = \soc2.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$472_Y, Q = \soc2.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3384 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[29], Q = \soc2.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$478_Y, Q = \soc2.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3386 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[28], Q = \soc2.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$484_Y, Q = \soc2.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3388 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[27], Q = \soc2.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$490_Y, Q = \soc2.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3390 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[26], Q = \soc2.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$496_Y, Q = \soc2.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3392 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[25], Q = \soc2.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$502_Y, Q = \soc2.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3394 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[24], Q = \soc2.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$508_Y, Q = \soc2.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3396 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[23], Q = \soc2.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$514_Y, Q = \soc2.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3398 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[22], Q = \soc2.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$520_Y, Q = \soc2.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3400 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[21], Q = \soc2.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$526_Y, Q = \soc2.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3402 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[20], Q = \soc2.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$532_Y, Q = \soc2.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3404 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[19], Q = \soc2.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$538_Y, Q = \soc2.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3406 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[18], Q = \soc2.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$544_Y, Q = \soc2.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3408 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[17], Q = \soc2.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$550_Y, Q = \soc2.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3410 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[16], Q = \soc2.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$556_Y, Q = \soc2.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3412 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[15], Q = \soc2.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$562_Y, Q = \soc2.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3414 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[14], Q = \soc2.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$568_Y, Q = \soc2.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3416 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[13], Q = \soc2.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$574_Y, Q = \soc2.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3418 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[12], Q = \soc2.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$580_Y, Q = \soc2.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3420 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[11], Q = \soc2.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$586_Y, Q = \soc2.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3422 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[10], Q = \soc2.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$592_Y, Q = \soc2.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3424 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[9], Q = \soc2.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$598_Y, Q = \soc2.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3426 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[8], Q = \soc2.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$604_Y, Q = \soc2.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3428 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[7], Q = \soc2.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$610_Y, Q = \soc2.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3430 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[6], Q = \soc2.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1791 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$616_Y, Q = \soc2.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3432 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[5], Q = \soc2.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$622_Y, Q = \soc2.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3434 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[4], Q = \soc2.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$628_Y, Q = \soc2.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3436 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[3], Q = \soc2.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$634_Y, Q = \soc2.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3438 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[2], Q = \soc2.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$640_Y, Q = \soc2.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3440 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[1], Q = \soc2.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$646_Y, Q = \soc2.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3442 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff2[0], Q = \soc2.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$652_Y, Q = \soc2.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3444 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1out, Q = \soc2.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$658_Y, Q = \soc2.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3446 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[30], Q = \soc2.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$664_Y, Q = \soc2.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3448 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[29], Q = \soc2.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$670_Y, Q = \soc2.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3450 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[28], Q = \soc2.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$676_Y, Q = \soc2.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3452 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[27], Q = \soc2.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$682_Y, Q = \soc2.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3454 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[26], Q = \soc2.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$688_Y, Q = \soc2.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3456 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[25], Q = \soc2.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$694_Y, Q = \soc2.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3458 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[24], Q = \soc2.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1777 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$700_Y, Q = \soc2.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3460 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[23], Q = \soc2.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$706_Y, Q = \soc2.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3462 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[22], Q = \soc2.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1775 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$712_Y, Q = \soc2.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3464 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[21], Q = \soc2.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1774 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$718_Y, Q = \soc2.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3466 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[20], Q = \soc2.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1773 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$724_Y, Q = \soc2.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3468 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[19], Q = \soc2.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1772 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$730_Y, Q = \soc2.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3470 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[18], Q = \soc2.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1771 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$736_Y, Q = \soc2.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3472 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[17], Q = \soc2.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1770 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$742_Y, Q = \soc2.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3474 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[16], Q = \soc2.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1769 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$748_Y, Q = \soc2.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3476 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[15], Q = \soc2.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1768 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$754_Y, Q = \soc2.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3478 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[14], Q = \soc2.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1767 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$760_Y, Q = \soc2.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3480 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[13], Q = \soc2.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1766 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$766_Y, Q = \soc2.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3482 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[12], Q = \soc2.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1765 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$772_Y, Q = \soc2.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3484 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[11], Q = \soc2.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1764 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$778_Y, Q = \soc2.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3486 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[10], Q = \soc2.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1763 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$784_Y, Q = \soc2.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3488 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[9], Q = \soc2.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1762 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$790_Y, Q = \soc2.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3490 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[8], Q = \soc2.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1761 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$796_Y, Q = \soc2.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3492 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[7], Q = \soc2.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1760 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$802_Y, Q = \soc2.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3494 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[6], Q = \soc2.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1759 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$808_Y, Q = \soc2.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3496 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[5], Q = \soc2.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1758 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$814_Y, Q = \soc2.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3498 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[4], Q = \soc2.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1757 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$820_Y, Q = \soc2.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3500 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[3], Q = \soc2.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1756 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$826_Y, Q = \soc2.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3502 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[2], Q = \soc2.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1755 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$832_Y, Q = \soc2.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3504 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[1], Q = \soc2.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1754 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$838_Y, Q = \soc2.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3506 ($sdff) from module user_proj_example (D = \soc2.cicmodule.ff1[0], Q = \soc2.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1753 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$844_Y, Q = \soc2.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3508 ($sdff) from module user_proj_example (D = \soc2.cicmodule.data_1_in, Q = \soc2.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1752 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$850_Y, Q = \soc2.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3510 ($sdff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc2.cicmodule.ff2out).
Adding SRST signal on $flatten\soc2.\cicmodule.$procdff$1751 ($dff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$procmux$856_Y, Q = \soc2.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3512 ($sdff) from module user_proj_example (D = $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc2.cicmodule.ff1out).
Adding SRST signal on $flatten\soc2.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$914_Y, Q = \soc2.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3514 ($sdff) from module user_proj_example (D = $flatten\soc2.$procmux$900_Y, Q = \soc2.rdata).
Adding SRST signal on $flatten\soc2.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$924_Y, Q = \soc2.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3516 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.threshold).
Adding SRST signal on $flatten\soc2.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$939_Y, Q = \soc2.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$3520 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.fb1).
Adding SRST signal on $flatten\soc2.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$955_Y, Q = \soc2.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$3524 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.fb0).
Adding SRST signal on $flatten\soc2.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$972_Y, Q = \soc2.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3528 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.b2).
Adding SRST signal on $flatten\soc2.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$990_Y, Q = \soc2.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3532 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.b1).
Adding SRST signal on $flatten\soc2.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1009_Y, Q = \soc2.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3536 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.a2).
Adding SRST signal on $flatten\soc2.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1029_Y, Q = \soc2.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3540 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.a1).
Adding SRST signal on $flatten\soc2.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1050_Y, Q = \soc2.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3544 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.a0).
Adding SRST signal on $flatten\soc2.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1062_Y, Q = \soc2.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3548 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc2.pcm_load).
Adding SRST signal on $flatten\soc2.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1073_Y, Q = \soc2.amp, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3552 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc2.amp).
Adding SRST signal on $flatten\soc2.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$1095_Y, Q = \soc2.control, rval = 8'00000100).
Adding EN signal on $auto$opt_dff.cc:702:run$3556 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc2.control).
Adding SRST signal on $flatten\soc2.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$894_Y, Q = \soc2.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc2.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$886_Y, Q = \soc2.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3563 ($sdff) from module user_proj_example (D = $flatten\soc2.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc2.timer).
Adding SRST signal on $flatten\soc2.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc2.$procmux$881_Y, Q = \soc2.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3565 ($sdff) from module user_proj_example (D = \soc2.pcm_reg_i, Q = \soc2.pcm).
Adding SRST signal on $flatten\soc1.\sr.$procdff$1818 ($dff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$866_Y, Q = \soc1.sr.qbar, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$3567 ($sdff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$866_Y, Q = \soc1.sr.qbar).
Adding SRST signal on $flatten\soc1.\sr.$procdff$1817 ($dff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$876_Y, Q = \soc1.sr.q, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3571 ($sdff) from module user_proj_example (D = $flatten\soc1.\sr.$procmux$876_Y, Q = \soc1.sr.q).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1749 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$370_Y, Q = \soc1.filt.Yt_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3575 ($sdff) from module user_proj_example (D = \soc1.filt.result, Q = \soc1.filt.Yt_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1748 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$376_Y, Q = \soc1.filt.X3_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3585 ($sdff) from module user_proj_example (D = \soc1.filt.X2_maf, Q = \soc1.filt.X3_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1747 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$382_Y, Q = \soc1.filt.X2_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3587 ($sdff) from module user_proj_example (D = \soc1.filt.X1_maf, Q = \soc1.filt.X2_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1746 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$388_Y, Q = \soc1.filt.X1_maf, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3589 ($sdff) from module user_proj_example (D = \soc1.filt.X_maf, Q = \soc1.filt.X1_maf).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1745 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$394_Y, Q = \soc1.filt.Y2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3591 ($sdff) from module user_proj_example (D = \soc1.filt.Y1_iir, Q = \soc1.filt.Y2_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1744 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$400_Y, Q = \soc1.filt.Y1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3593 ($sdff) from module user_proj_example (D = \soc1.filt.Yt_iir, Q = \soc1.filt.Y1_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1743 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$412_Y, Q = \soc1.filt.Yt_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3595 ($sdff) from module user_proj_example (D = \soc1.filt.result, Q = \soc1.filt.Yt_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1742 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$418_Y, Q = \soc1.filt.X2_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3603 ($sdff) from module user_proj_example (D = \soc1.filt.X1_iir, Q = \soc1.filt.X2_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1741 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$424_Y, Q = \soc1.filt.X1_iir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3605 ($sdff) from module user_proj_example (D = \soc1.pcm, Q = \soc1.filt.X1_iir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1740 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$433_Y, Q = \soc1.filt.Yt_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3607 ($sdff) from module user_proj_example (D = \soc1.filt.result, Q = \soc1.filt.Yt_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1739 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$439_Y, Q = \soc1.filt.X3_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3613 ($sdff) from module user_proj_example (D = \soc1.filt.X2_fir, Q = \soc1.filt.X3_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1738 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$445_Y, Q = \soc1.filt.X2_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3615 ($sdff) from module user_proj_example (D = \soc1.filt.X1_fir, Q = \soc1.filt.X2_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1737 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$procmux$451_Y, Q = \soc1.filt.X1_fir, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3617 ($sdff) from module user_proj_example (D = { \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out [11] \soc1.cicmodule.ff2out }, Q = \soc1.filt.X1_fir).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1736 ($dff) from module user_proj_example (D = \soc1.filt.next_phase, Q = \soc1.filt.phase, rval = 5'00000).
Adding SRST signal on $flatten\soc1.\filt.$procdff$1735 ($dff) from module user_proj_example (D = $flatten\soc1.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45_Y, Q = \soc1.filt.result, rval = 16'0000000000000000).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1816 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$466_Y, Q = \soc1.cicmodule.ff2[31], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3625 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[30], Q = \soc1.cicmodule.ff2[31]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1815 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$472_Y, Q = \soc1.cicmodule.ff2[30], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3627 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[29], Q = \soc1.cicmodule.ff2[30]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1814 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$478_Y, Q = \soc1.cicmodule.ff2[29], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3629 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[28], Q = \soc1.cicmodule.ff2[29]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1813 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$484_Y, Q = \soc1.cicmodule.ff2[28], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3631 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[27], Q = \soc1.cicmodule.ff2[28]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1812 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$490_Y, Q = \soc1.cicmodule.ff2[27], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3633 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[26], Q = \soc1.cicmodule.ff2[27]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1811 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$496_Y, Q = \soc1.cicmodule.ff2[26], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3635 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[25], Q = \soc1.cicmodule.ff2[26]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1810 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$502_Y, Q = \soc1.cicmodule.ff2[25], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3637 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[24], Q = \soc1.cicmodule.ff2[25]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1809 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$508_Y, Q = \soc1.cicmodule.ff2[24], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3639 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[23], Q = \soc1.cicmodule.ff2[24]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1808 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$514_Y, Q = \soc1.cicmodule.ff2[23], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3641 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[22], Q = \soc1.cicmodule.ff2[23]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1807 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$520_Y, Q = \soc1.cicmodule.ff2[22], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3643 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[21], Q = \soc1.cicmodule.ff2[22]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1806 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$526_Y, Q = \soc1.cicmodule.ff2[21], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3645 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[20], Q = \soc1.cicmodule.ff2[21]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1805 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$532_Y, Q = \soc1.cicmodule.ff2[20], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3647 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[19], Q = \soc1.cicmodule.ff2[20]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1804 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$538_Y, Q = \soc1.cicmodule.ff2[19], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3649 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[18], Q = \soc1.cicmodule.ff2[19]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1803 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$544_Y, Q = \soc1.cicmodule.ff2[18], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3651 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[17], Q = \soc1.cicmodule.ff2[18]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1802 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$550_Y, Q = \soc1.cicmodule.ff2[17], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3653 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[16], Q = \soc1.cicmodule.ff2[17]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1801 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$556_Y, Q = \soc1.cicmodule.ff2[16], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3655 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[15], Q = \soc1.cicmodule.ff2[16]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1800 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$562_Y, Q = \soc1.cicmodule.ff2[15], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3657 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[14], Q = \soc1.cicmodule.ff2[15]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1799 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$568_Y, Q = \soc1.cicmodule.ff2[14], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3659 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[13], Q = \soc1.cicmodule.ff2[14]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1798 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$574_Y, Q = \soc1.cicmodule.ff2[13], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3661 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[12], Q = \soc1.cicmodule.ff2[13]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1797 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$580_Y, Q = \soc1.cicmodule.ff2[12], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3663 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[11], Q = \soc1.cicmodule.ff2[12]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1796 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$586_Y, Q = \soc1.cicmodule.ff2[11], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3665 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[10], Q = \soc1.cicmodule.ff2[11]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1795 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$592_Y, Q = \soc1.cicmodule.ff2[10], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3667 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[9], Q = \soc1.cicmodule.ff2[10]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1794 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$598_Y, Q = \soc1.cicmodule.ff2[9], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3669 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[8], Q = \soc1.cicmodule.ff2[9]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1793 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$604_Y, Q = \soc1.cicmodule.ff2[8], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3671 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[7], Q = \soc1.cicmodule.ff2[8]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1792 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$610_Y, Q = \soc1.cicmodule.ff2[7], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3673 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[6], Q = \soc1.cicmodule.ff2[7]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1791 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$616_Y, Q = \soc1.cicmodule.ff2[6], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3675 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[5], Q = \soc1.cicmodule.ff2[6]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1790 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$622_Y, Q = \soc1.cicmodule.ff2[5], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3677 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[4], Q = \soc1.cicmodule.ff2[5]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1789 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$628_Y, Q = \soc1.cicmodule.ff2[4], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3679 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[3], Q = \soc1.cicmodule.ff2[4]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1788 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$634_Y, Q = \soc1.cicmodule.ff2[3], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3681 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[2], Q = \soc1.cicmodule.ff2[3]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1787 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$640_Y, Q = \soc1.cicmodule.ff2[2], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3683 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[1], Q = \soc1.cicmodule.ff2[2]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1786 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$646_Y, Q = \soc1.cicmodule.ff2[1], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3685 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff2[0], Q = \soc1.cicmodule.ff2[1]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1785 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$652_Y, Q = \soc1.cicmodule.ff2[0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3687 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1out, Q = \soc1.cicmodule.ff2[0]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1784 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$658_Y, Q = \soc1.cicmodule.ff1[31], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3689 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[30], Q = \soc1.cicmodule.ff1[31]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1783 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$664_Y, Q = \soc1.cicmodule.ff1[30], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3691 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[29], Q = \soc1.cicmodule.ff1[30]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1782 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$670_Y, Q = \soc1.cicmodule.ff1[29], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3693 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[28], Q = \soc1.cicmodule.ff1[29]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1781 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$676_Y, Q = \soc1.cicmodule.ff1[28], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3695 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[27], Q = \soc1.cicmodule.ff1[28]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1780 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$682_Y, Q = \soc1.cicmodule.ff1[27], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3697 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[26], Q = \soc1.cicmodule.ff1[27]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1779 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$688_Y, Q = \soc1.cicmodule.ff1[26], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3699 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[25], Q = \soc1.cicmodule.ff1[26]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1778 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$694_Y, Q = \soc1.cicmodule.ff1[25], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3701 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[24], Q = \soc1.cicmodule.ff1[25]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1777 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$700_Y, Q = \soc1.cicmodule.ff1[24], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3703 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[23], Q = \soc1.cicmodule.ff1[24]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1776 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$706_Y, Q = \soc1.cicmodule.ff1[23], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3705 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[22], Q = \soc1.cicmodule.ff1[23]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1775 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$712_Y, Q = \soc1.cicmodule.ff1[22], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3707 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[21], Q = \soc1.cicmodule.ff1[22]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1774 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$718_Y, Q = \soc1.cicmodule.ff1[21], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3709 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[20], Q = \soc1.cicmodule.ff1[21]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1773 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$724_Y, Q = \soc1.cicmodule.ff1[20], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3711 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[19], Q = \soc1.cicmodule.ff1[20]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1772 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$730_Y, Q = \soc1.cicmodule.ff1[19], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3713 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[18], Q = \soc1.cicmodule.ff1[19]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1771 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$736_Y, Q = \soc1.cicmodule.ff1[18], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3715 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[17], Q = \soc1.cicmodule.ff1[18]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1770 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$742_Y, Q = \soc1.cicmodule.ff1[17], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3717 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[16], Q = \soc1.cicmodule.ff1[17]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1769 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$748_Y, Q = \soc1.cicmodule.ff1[16], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3719 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[15], Q = \soc1.cicmodule.ff1[16]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1768 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$754_Y, Q = \soc1.cicmodule.ff1[15], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3721 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[14], Q = \soc1.cicmodule.ff1[15]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1767 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$760_Y, Q = \soc1.cicmodule.ff1[14], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3723 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[13], Q = \soc1.cicmodule.ff1[14]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1766 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$766_Y, Q = \soc1.cicmodule.ff1[13], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3725 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[12], Q = \soc1.cicmodule.ff1[13]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1765 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$772_Y, Q = \soc1.cicmodule.ff1[12], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3727 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[11], Q = \soc1.cicmodule.ff1[12]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1764 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$778_Y, Q = \soc1.cicmodule.ff1[11], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3729 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[10], Q = \soc1.cicmodule.ff1[11]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1763 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$784_Y, Q = \soc1.cicmodule.ff1[10], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3731 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[9], Q = \soc1.cicmodule.ff1[10]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1762 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$790_Y, Q = \soc1.cicmodule.ff1[9], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3733 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[8], Q = \soc1.cicmodule.ff1[9]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1761 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$796_Y, Q = \soc1.cicmodule.ff1[8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3735 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[7], Q = \soc1.cicmodule.ff1[8]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1760 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$802_Y, Q = \soc1.cicmodule.ff1[7], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3737 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[6], Q = \soc1.cicmodule.ff1[7]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1759 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$808_Y, Q = \soc1.cicmodule.ff1[6], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3739 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[5], Q = \soc1.cicmodule.ff1[6]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1758 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$814_Y, Q = \soc1.cicmodule.ff1[5], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3741 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[4], Q = \soc1.cicmodule.ff1[5]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1757 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$820_Y, Q = \soc1.cicmodule.ff1[4], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3743 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[3], Q = \soc1.cicmodule.ff1[4]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1756 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$826_Y, Q = \soc1.cicmodule.ff1[3], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3745 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[2], Q = \soc1.cicmodule.ff1[3]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1755 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$832_Y, Q = \soc1.cicmodule.ff1[2], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3747 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[1], Q = \soc1.cicmodule.ff1[2]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1754 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$838_Y, Q = \soc1.cicmodule.ff1[1], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3749 ($sdff) from module user_proj_example (D = \soc1.cicmodule.ff1[0], Q = \soc1.cicmodule.ff1[1]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1753 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$844_Y, Q = \soc1.cicmodule.ff1[0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$3751 ($sdff) from module user_proj_example (D = \soc1.cicmodule.data_1_in, Q = \soc1.cicmodule.ff1[0]).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1752 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$850_Y, Q = \soc1.cicmodule.ff2out, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3753 ($sdff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26_Y, Q = \soc1.cicmodule.ff2out).
Adding SRST signal on $flatten\soc1.\cicmodule.$procdff$1751 ($dff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$procmux$856_Y, Q = \soc1.cicmodule.ff1out, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3755 ($sdff) from module user_proj_example (D = $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25_Y, Q = \soc1.cicmodule.ff1out).
Adding SRST signal on $flatten\soc1.$procdff$1833 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$914_Y, Q = \soc1.rdata, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3757 ($sdff) from module user_proj_example (D = $flatten\soc1.$procmux$900_Y, Q = \soc1.rdata).
Adding SRST signal on $flatten\soc1.$procdff$1832 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$924_Y, Q = \soc1.threshold, rval = 16'0000010000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3759 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.threshold).
Adding SRST signal on $flatten\soc1.$procdff$1831 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$939_Y, Q = \soc1.fb1, rval = 16'0111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$3763 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.fb1).
Adding SRST signal on $flatten\soc1.$procdff$1830 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$955_Y, Q = \soc1.fb0, rval = 16'0000111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$3767 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.fb0).
Adding SRST signal on $flatten\soc1.$procdff$1829 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$972_Y, Q = \soc1.b2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3771 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.b2).
Adding SRST signal on $flatten\soc1.$procdff$1828 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$990_Y, Q = \soc1.b1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3775 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.b1).
Adding SRST signal on $flatten\soc1.$procdff$1827 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1009_Y, Q = \soc1.a2, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3779 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.a2).
Adding SRST signal on $flatten\soc1.$procdff$1826 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1029_Y, Q = \soc1.a1, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3783 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.a1).
Adding SRST signal on $flatten\soc1.$procdff$1825 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1050_Y, Q = \soc1.a0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3787 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.a0).
Adding SRST signal on $flatten\soc1.$procdff$1824 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1062_Y, Q = \soc1.pcm_load, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3791 ($sdff) from module user_proj_example (D = { \wbs_dat_i [31] \wbs_dat_i [14:0] }, Q = \soc1.pcm_load).
Adding SRST signal on $flatten\soc1.$procdff$1823 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1073_Y, Q = \soc1.amp, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3795 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc1.amp).
Adding SRST signal on $flatten\soc1.$procdff$1822 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$1095_Y, Q = \soc1.control, rval = 8'00000100).
Adding EN signal on $auto$opt_dff.cc:702:run$3799 ($sdff) from module user_proj_example (D = \wbs_dat_i [7:0], Q = \soc1.control).
Adding SRST signal on $flatten\soc1.$procdff$1821 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$894_Y, Q = \soc1.wbs_done, rval = 1'0).
Adding SRST signal on $flatten\soc1.$procdff$1820 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$886_Y, Q = \soc1.timer, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3806 ($sdff) from module user_proj_example (D = $flatten\soc1.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5_Y, Q = \soc1.timer).
Adding SRST signal on $flatten\soc1.$procdff$1819 ($dff) from module user_proj_example (D = $flatten\soc1.$procmux$881_Y, Q = \soc1.pcm, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$3808 ($sdff) from module user_proj_example (D = \soc1.pcm_reg_i, Q = \soc1.pcm).
Adding SRST signal on $flatten\pcmclk.$procdff$1725 ($dff) from module user_proj_example (D = $flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$79_Y [9:0], Q = \pcmclk.count, rval = 10'0000000000).
Adding SRST signal on $flatten\pcmclk.$procdff$1724 ($dff) from module user_proj_example (D = $flatten\pcmclk.$procmux$87_Y, Q = \pcmclk.ce_pcm, rval = 1'0).
Adding SRST signal on $flatten\mic.$procdff$1729 ($dff) from module user_proj_example (D = $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$70_Y [3:0], Q = \mic.cnt1, rval = 4'0000).
Adding SRST signal on $flatten\mic.$procdff$1728 ($dff) from module user_proj_example (D = $flatten\mic.$procmux$112_Y, Q = \mic.tmp1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3817 ($sdff) from module user_proj_example (D = $flatten\mic.$procmux$112_Y, Q = \mic.tmp1).
Adding SRST signal on $flatten\mic.$procdff$1727 ($dff) from module user_proj_example (D = $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$74_Y [3:0], Q = \mic.cnt2, rval = 4'0000).
Adding SRST signal on $flatten\mic.$procdff$1726 ($dff) from module user_proj_example (D = $flatten\mic.$procmux$100_Y, Q = \mic.tmp2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$3824 ($sdff) from module user_proj_example (D = $flatten\mic.$procmux$100_Y, Q = \mic.tmp2).

7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Warning: Driver-driver conflict for \status [7] between cell $auto$opt_dff.cc:702:run$1865.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [6] between cell $auto$opt_dff.cc:702:run$1865.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [5] between cell $auto$opt_dff.cc:702:run$1865.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [4] between cell $auto$opt_dff.cc:702:run$1865.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [3] between cell $auto$opt_dff.cc:702:run$1865.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [2] between cell $auto$opt_dff.cc:702:run$1865.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [1] between cell $auto$opt_dff.cc:702:run$1865.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [0] between cell $auto$opt_dff.cc:702:run$1865.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [31] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [30] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [29] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [28] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [27] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [26] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [25] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [24] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [23] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [22] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [21] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [20] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [19] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [18] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [17] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [16] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [15] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [14] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [13] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [12] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [11] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [10] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [9] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Warning: Driver-driver conflict for \status [8] between cell $procdff$1730.Q and constant 1'0 in user_proj_example: Resolved using constant.
Removed 1845 unused cells and 1834 unused wires.
<suppressed ~1846 debug messages>

7.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~14 debug messages>

7.9.9. Rerunning OPT passes. (Maybe there is more to do..)

7.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

7.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~207 debug messages>
Removed a total of 69 cells.

7.9.13. Executing OPT_DFF pass (perform DFF optimizations).

7.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 71 unused wires.
<suppressed ~1 debug messages>

7.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.9.16. Rerunning OPT passes. (Maybe there is more to do..)

7.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

7.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.9.20. Executing OPT_DFF pass (perform DFF optimizations).

7.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.9.23. Finished OPT passes. (There is nothing left to do.)

7.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 12) from port A of cell user_proj_example.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$47 ($sub).
Removed top 9 bits (of 11) from port B of cell user_proj_example.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$47 ($sub).
Removed top 1 bits (of 12) from port Y of cell user_proj_example.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$47 ($sub).
Removed top 3 bits (of 4) from port Y of cell user_proj_example.$and$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:114$49 ($and).
Removed top 3 bits (of 4) from port A of cell user_proj_example.$and$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:114$49 ($and).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$and$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:114$49 ($and).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:115$50 ($eq).
Removed top 31 bits (of 32) from mux cell user_proj_example.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:115$51 ($mux).
Removed top 5 bits (of 6) from port B of cell user_proj_example.$procmux$125_CMP0 ($eq).
Removed top 22 bits (of 32) from mux cell user_proj_example.$procmux$139 ($pmux).
Removed top 1 bits (of 8) from port B of cell user_proj_example.$procmux$150_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_proj_example.$procmux$151_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell user_proj_example.$procmux$152_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell user_proj_example.$procmux$153_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell user_proj_example.$procmux$154_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell user_proj_example.$procmux$155_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell user_proj_example.$procmux$156_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell user_proj_example.$procmux$170_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell user_proj_example.$procmux$171_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell user_proj_example.$procmux$172_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell user_proj_example.$procmux$173_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell user_proj_example.$procmux$174_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell user_proj_example.$procmux$175_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell user_proj_example.$procmux$176_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell user_proj_example.$procmux$177_CMP0 ($eq).
Removed top 22 bits (of 32) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$1863 ($sdffe).
Removed cell user_proj_example.$flatten\mic.$procmux$110 ($mux).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\mic.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:460$76 ($eq).
Removed top 30 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:458$75 ($ge).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$74 ($add).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$74 ($add).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\mic.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:444$72 ($eq).
Removed top 30 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:442$71 ($ge).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$70 ($add).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$70 ($add).
Removed top 31 bits (of 32) from mux cell user_proj_example.$flatten\mic.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:432$68 ($mux).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\mic.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:432$67 ($eq).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$79 ($add).
Removed top 22 bits (of 32) from port Y of cell user_proj_example.$flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$79 ($add).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc1.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$297_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$298_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$299_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$302_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$303_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$304_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$305_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$306_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$308_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$309_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc1.\filt.$procmux$310_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$3618 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$3616 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$3614 ($sdffe).
Removed cell user_proj_example.$flatten\soc1.\sr.$procmux$863 ($mux).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1072_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1049_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1028_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$1008_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$909_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$908_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\soc1.$procmux$901_CMP0 ($eq).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc1.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc2.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$297_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$298_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$299_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$302_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$303_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$304_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$305_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$306_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$308_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$309_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc2.\filt.$procmux$310_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$3375 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$3373 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$3371 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc2.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc3.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$297_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$298_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$299_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$302_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$303_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$304_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$305_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$306_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$308_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$309_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc3.\filt.$procmux$310_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$3132 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$3130 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$3128 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc3.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc4.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$297_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$298_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$299_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$302_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$303_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$304_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$305_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$306_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$308_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$309_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc4.\filt.$procmux$310_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2889 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2887 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2885 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc4.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc5.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$297_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$298_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$299_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$302_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$303_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$304_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$305_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$306_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$308_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$309_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc5.\filt.$procmux$310_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2646 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2644 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2642 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc5.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc6.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$297_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$298_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$299_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$302_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$303_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$304_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$305_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$306_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$308_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$309_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc6.\filt.$procmux$310_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2403 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2401 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2399 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc6.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc7.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$297_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$298_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$299_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$302_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$303_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$304_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$305_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$306_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$308_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$309_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc7.\filt.$procmux$310_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2160 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2158 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$2156 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc7.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:589$30 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:591$31 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$eq$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:593$32 ($eq).
Removed top 1 bits (of 32) from port Y of cell user_proj_example.$flatten\soc8.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$297_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$298_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$299_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$300_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$302_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$303_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$304_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$305_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$306_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$308_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$309_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell user_proj_example.$flatten\soc8.\filt.$procmux$310_CMP0 ($eq).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$1917 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$1915 ($sdffe).
Removed top 4 bits (of 16) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$1913 ($sdffe).
Removed top 2 bits (of 16) from port A of cell user_proj_example.$flatten\soc8.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt).
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$70_Y.
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$74_Y.
Removed top 22 bits (of 32) from wire user_proj_example.$procmux$139_Y.
Removed top 22 bits (of 32) from wire user_proj_example.rdata.

7.11. Executing PEEPOPT pass (run peephole optimizers).

7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

7.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  creating $macc model for $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$70 ($add).
  creating $macc model for $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$74 ($add).
  creating $macc model for $flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$79 ($add).
  creating $macc model for $flatten\soc1.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc1.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc1.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc1.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc1.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc2.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc2.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc2.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc2.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc2.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc3.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc3.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc3.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc3.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc3.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc4.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc4.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc4.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc4.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc4.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc5.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc5.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc5.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc5.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc5.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc6.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc6.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc6.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc6.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc6.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc7.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc7.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc7.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc7.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc7.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $flatten\soc8.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5 ($add).
  creating $macc model for $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25 ($add).
  creating $macc model for $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26 ($add).
  creating $macc model for $flatten\soc8.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 ($sub).
  creating $macc model for $flatten\soc8.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 ($sub).
  creating $macc model for $flatten\soc8.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45 ($add).
  creating $macc model for $flatten\soc8.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38 ($mul).
  creating $macc model for $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36 ($neg).
  creating $macc model for $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37 ($neg).
  creating $macc model for $sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$47 ($sub).
  merging $macc model for $flatten\soc8.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc8.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc7.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc7.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc6.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc6.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc5.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc5.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc4.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc4.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc3.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc3.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc2.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc2.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  merging $macc model for $flatten\soc1.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:452$23 into $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26.
  merging $macc model for $flatten\soc1.\cicmodule.$sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:446$22 into $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25.
  creating $alu model for $macc $flatten\soc7.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc6.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc6.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc5.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc8.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc5.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc4.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc7.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc4.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc3.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc8.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc3.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc2.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc2.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36.
  creating $alu model for $macc $flatten\soc1.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45.
  creating $alu model for $macc $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37.
  creating $alu model for $macc $sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$47.
  creating $alu model for $macc $flatten\soc1.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5.
  creating $alu model for $macc $flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$79.
  creating $alu model for $macc $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$74.
  creating $alu model for $macc $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$70.
  creating $macc cell for $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3832
  creating $macc cell for $flatten\soc3.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3833
  creating $macc cell for $flatten\soc5.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3834
  creating $macc cell for $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3835
  creating $macc cell for $flatten\soc4.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3836
  creating $macc cell for $flatten\soc2.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3837
  creating $macc cell for $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3838
  creating $macc cell for $flatten\soc8.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3839
  creating $macc cell for $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3840
  creating $macc cell for $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3841
  creating $macc cell for $flatten\soc2.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3842
  creating $macc cell for $flatten\soc6.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3843
  creating $macc cell for $flatten\soc5.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3844
  creating $macc cell for $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3845
  creating $macc cell for $flatten\soc1.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3846
  creating $macc cell for $flatten\soc3.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3847
  creating $macc cell for $flatten\soc6.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3848
  creating $macc cell for $flatten\soc8.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3849
  creating $macc cell for $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3850
  creating $macc cell for $flatten\soc1.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3851
  creating $macc cell for $flatten\soc7.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3852
  creating $macc cell for $flatten\soc4.\filt.$mul$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:748$38: $auto$alumacc.cc:365:replace_macc$3853
  creating $macc cell for $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:472$25: $auto$alumacc.cc:365:replace_macc$3854
  creating $macc cell for $flatten\soc7.\cicmodule.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:473$26: $auto$alumacc.cc:365:replace_macc$3855
  creating $alu model for $flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:442$71 ($ge): new $alu
  creating $alu model for $flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:458$75 ($ge): new $alu
  creating $alu model for $flatten\soc1.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc2.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc3.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc4.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc5.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc6.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc7.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu model for $flatten\soc8.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13 ($gt): new $alu
  creating $alu cell for $flatten\soc8.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3866
  creating $alu cell for $flatten\soc7.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3877
  creating $alu cell for $flatten\soc6.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3888
  creating $alu cell for $flatten\soc5.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3899
  creating $alu cell for $flatten\soc4.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3910
  creating $alu cell for $flatten\soc3.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3921
  creating $alu cell for $flatten\soc2.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3932
  creating $alu cell for $flatten\soc1.\comp.$gt$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:352$13: $auto$alumacc.cc:485:replace_alu$3943
  creating $alu cell for $flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:458$75: $auto$alumacc.cc:485:replace_alu$3954
  creating $alu cell for $flatten\mic.$ge$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:442$71: $auto$alumacc.cc:485:replace_alu$3963
  creating $alu cell for $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:441$70: $auto$alumacc.cc:485:replace_alu$3972
  creating $alu cell for $flatten\mic.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:457$74: $auto$alumacc.cc:485:replace_alu$3975
  creating $alu cell for $flatten\pcmclk.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:486$79: $auto$alumacc.cc:485:replace_alu$3978
  creating $alu cell for $flatten\soc1.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$3981
  creating $alu cell for $sub$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:108$47: $auto$alumacc.cc:485:replace_alu$3984
  creating $alu cell for $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$3987
  creating $alu cell for $flatten\soc1.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$3990
  creating $alu cell for $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$3993
  creating $alu cell for $flatten\soc1.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$3996
  creating $alu cell for $flatten\soc2.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$3999
  creating $alu cell for $flatten\soc8.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4002
  creating $alu cell for $flatten\soc2.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4005
  creating $alu cell for $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4008
  creating $alu cell for $flatten\soc2.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4011
  creating $alu cell for $flatten\soc3.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4014
  creating $alu cell for $flatten\soc8.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4017
  creating $alu cell for $flatten\soc3.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4020
  creating $alu cell for $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4023
  creating $alu cell for $flatten\soc3.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4026
  creating $alu cell for $flatten\soc4.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4029
  creating $alu cell for $flatten\soc7.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4032
  creating $alu cell for $flatten\soc4.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4035
  creating $alu cell for $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4038
  creating $alu cell for $flatten\soc4.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4041
  creating $alu cell for $flatten\soc5.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4044
  creating $alu cell for $flatten\soc8.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4047
  creating $alu cell for $flatten\soc5.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4050
  creating $alu cell for $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4053
  creating $alu cell for $flatten\soc5.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4056
  creating $alu cell for $flatten\soc6.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4059
  creating $alu cell for $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4062
  creating $alu cell for $flatten\soc7.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4065
  creating $alu cell for $flatten\soc6.\filt.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:768$45: $auto$alumacc.cc:485:replace_alu$4068
  creating $alu cell for $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:694$36: $auto$alumacc.cc:485:replace_alu$4071
  creating $alu cell for $flatten\soc6.\filt.$neg$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:701$37: $auto$alumacc.cc:485:replace_alu$4074
  creating $alu cell for $flatten\soc7.$add$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:233$5: $auto$alumacc.cc:485:replace_alu$4077
  created 46 $alu and 24 $macc cells.

7.14. Executing SHARE pass (SAT-based resource sharing).

7.15. Executing OPT pass (performing simple optimizations).

7.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~16 debug messages>

7.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

7.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.15.6. Executing OPT_DFF pass (perform DFF optimizations).

7.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 24 unused cells and 34 unused wires.
<suppressed ~41 debug messages>

7.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.15.9. Rerunning OPT passes. (Maybe there is more to do..)

7.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

7.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.15.13. Executing OPT_DFF pass (perform DFF optimizations).

7.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.15.16. Finished OPT passes. (There is nothing left to do.)

7.16. Executing MEMORY pass.

7.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

7.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.18. Executing OPT pass (performing simple optimizations).

7.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~208 debug messages>

7.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.18.3. Executing OPT_DFF pass (perform DFF optimizations).

7.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 1 unused cells and 31 unused wires.
<suppressed ~2 debug messages>

7.18.5. Finished fast OPT passes.

7.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.20. Executing OPT pass (performing simple optimizations).

7.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

7.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    Consolidated identical input bits for $mux cell $flatten\soc1.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc1.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc1.cicmodule.data_1_in [1]
      New connections: \soc1.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc2.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc2.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc2.cicmodule.data_1_in [1]
      New connections: \soc2.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc3.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc3.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc3.cicmodule.data_1_in [1]
      New connections: \soc3.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc4.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc4.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc4.cicmodule.data_1_in [1]
      New connections: \soc4.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc5.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc5.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc5.cicmodule.data_1_in [1]
      New connections: \soc5.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc6.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc6.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc6.cicmodule.data_1_in [1]
      New connections: \soc6.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc7.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc7.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc7.cicmodule.data_1_in [1]
      New connections: \soc7.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\soc8.\cicmodule.$ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/SonarOnChip.v:442$21:
      Old ports: A=2'11, B=2'01, Y=\soc8.cicmodule.data_1_in
      New ports: A=1'1, B=1'0, Y=\soc8.cicmodule.data_1_in [1]
      New connections: \soc8.cicmodule.data_1_in [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:201$59:
      Old ports: A={ 22'0000000000000000000000 \rdata }, B={ \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat [15] \wbs_dat }, Y=\wbs_dat_o
      New ports: A={ 6'000000 \rdata }, B=\wbs_dat, Y=\wbs_dat_o [15:0]
      New connections: \wbs_dat_o [31:16] = { \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] \wbs_dat_o [15] }
  Optimizing cells in module \user_proj_example.
Performed a total of 9 changes.

7.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.20.6. Executing OPT_SHARE pass.

7.20.7. Executing OPT_DFF pass (perform DFF optimizations).

7.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~8 debug messages>

7.20.10. Rerunning OPT passes. (Maybe there is more to do..)

7.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

7.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.20.14. Executing OPT_SHARE pass.

7.20.15. Executing OPT_DFF pass (perform DFF optimizations).

7.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.20.18. Finished OPT passes. (There is nothing left to do.)

7.21. Executing TECHMAP pass (map to technology primitives).

7.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.21.2. Continuing TECHMAP pass.
Using template $paramod$02488ff6fa51b28bbfa470bdd9b0e548b3357746\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$aa21a8cfcdb2d038c61c16c25c37cdf209d597be\_90_pmux for cells of type $pmux.
Using template $paramod$0b42e0ef0120c44ea9490666611378bfd171ba8c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \soc3.filt.mux_coeff * \soc3.filt.mux_xy (16x16 bits, signed)
Using template $paramod$82ac157a7de5db3ecfecd2a01ea425d7a39bb05e\_90_pmux for cells of type $pmux.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$fb2ccc7567b9f572f99303d62bd705e69acf8cd5\_90_pmux for cells of type $pmux.
  add \soc7.filt.mux_coeff * \soc7.filt.mux_xy (16x16 bits, signed)
  add \soc1.cicmodule.ff1out (7 bits, unsigned)
  add { \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] \soc1.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] [1] \soc1.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$d6bda349df5337d6c5b209ac911db21df19d73bb\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:0091cad03fa4f6b64ad167264575241f014dbcbf$paramod$a1651e8edb51785f330d5d35f632c7f41af93c38\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$8d7f98f10ed0231647041eea72c2a8a293a33560\_90_alu for cells of type $alu.
  add \soc5.cicmodule.ff1out (7 bits, unsigned)
  add { \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] \soc5.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] [1] \soc5.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc6.cicmodule.ff2out (12 bits, unsigned)
  add { \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out [6] \soc6.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] [6] \soc6.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc2.cicmodule.ff1out (7 bits, unsigned)
  add { \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] \soc2.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] [1] \soc2.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$2ed8280b262e219c036a1de1b95189a8901efa7b\_90_alu for cells of type $alu.
  add \soc6.filt.mux_coeff * \soc6.filt.mux_xy (16x16 bits, signed)
  add \soc5.filt.mux_coeff * \soc5.filt.mux_xy (16x16 bits, signed)
  add \soc3.cicmodule.ff1out (7 bits, unsigned)
  add { \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] \soc3.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] [1] \soc3.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$d4c0c20b0ee59f495e14575c4397dc0a6dd9e8e6\_90_alu for cells of type $alu.
  add \soc7.cicmodule.ff1out (7 bits, unsigned)
  add { \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] \soc7.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] [1] \soc7.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc2.filt.mux_coeff * \soc2.filt.mux_xy (16x16 bits, signed)
  add \soc4.cicmodule.ff1out (7 bits, unsigned)
  add { \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] \soc4.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] [1] \soc4.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc4.cicmodule.ff2out (12 bits, unsigned)
  add { \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out [6] \soc4.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] [6] \soc4.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc8.filt.mux_coeff * \soc8.filt.mux_xy (16x16 bits, signed)
  add \soc8.cicmodule.ff1out (7 bits, unsigned)
  add { \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] \soc8.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] [1] \soc8.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc8.cicmodule.ff2out (12 bits, unsigned)
  add { \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out [6] \soc8.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] [6] \soc8.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc2.cicmodule.ff2out (12 bits, unsigned)
  add { \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out [6] \soc2.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] [6] \soc2.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc5.cicmodule.ff2out (12 bits, unsigned)
  add { \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out [6] \soc5.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] [6] \soc5.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc4.filt.mux_coeff * \soc4.filt.mux_xy (16x16 bits, signed)
  add \soc7.cicmodule.ff2out (12 bits, unsigned)
  add { \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out [6] \soc7.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] [6] \soc7.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc3.cicmodule.ff2out (12 bits, unsigned)
  add { \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out [6] \soc3.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] [6] \soc3.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \soc6.cicmodule.ff1out (7 bits, unsigned)
  add { \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] \soc6.cicmodule.data_1_in [1] 1'1 } (7 bits, unsigned)
  sub { \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] [1] \soc6.cicmodule.ff1[31] } (7 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \soc1.filt.mux_coeff * \soc1.filt.mux_xy (16x16 bits, signed)
  add \soc1.cicmodule.ff2out (12 bits, unsigned)
  add { \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out [6] \soc1.cicmodule.ff1out } (12 bits, unsigned)
  sub { \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] [6] \soc1.cicmodule.ff2[31] } (12 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011111 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
No more expansions possible.
<suppressed ~9779 debug messages>

7.22. Executing OPT pass (performing simple optimizations).

7.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~14552 debug messages>

7.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~12864 debug messages>
Removed a total of 4288 cells.

7.22.3. Executing OPT_DFF pass (perform DFF optimizations).

7.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 1690 unused cells and 8316 unused wires.
<suppressed ~1691 debug messages>

7.22.5. Finished fast OPT passes.

7.23. Executing ABC pass (technology mapping using ABC).

7.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 29460 gates and 33541 wires to a netlist network with 4079 inputs and 1470 outputs.

7.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:     2662
ABC RESULTS:            ANDNOT cells:     9746
ABC RESULTS:               MUX cells:     1047
ABC RESULTS:              NAND cells:      856
ABC RESULTS:               NOR cells:     1223
ABC RESULTS:               NOT cells:      361
ABC RESULTS:                OR cells:     5455
ABC RESULTS:             ORNOT cells:     1151
ABC RESULTS:              XNOR cells:     1873
ABC RESULTS:               XOR cells:     4386
ABC RESULTS:              ZERO cells:        8
ABC RESULTS:        internal signals:    27992
ABC RESULTS:           input signals:     4079
ABC RESULTS:          output signals:     1470
Removing temp directory.

7.24. Executing OPT pass (performing simple optimizations).

7.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~194 debug messages>

7.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

7.24.3. Executing OPT_DFF pass (perform DFF optimizations).

7.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 26 unused cells and 10471 unused wires.
<suppressed ~112 debug messages>

7.24.5. Finished fast OPT passes.

7.25. Executing HIERARCHY pass (managing design hierarchy).

7.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

7.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

7.26. Printing statistics.

=== user_proj_example ===

   Number of wires:              28932
   Number of wire bits:          40339
   Number of public wires:        1366
   Number of public wire bits:   11520
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              34816
     $_ANDNOT_                    9746
     $_AND_                       2660
     $_DLATCH_N_                   432
     $_MUX_                       1047
     $_NAND_                       856
     $_NOR_                       1223
     $_NOT_                        335
     $_ORNOT_                     1151
     $_OR_                        5454
     $_SDFFE_NP0P_                   1
     $_SDFFE_PP0N_                2232
     $_SDFFE_PP0P_                2981
     $_SDFFE_PP1P_                 243
     $_SDFF_NP0_                     4
     $_SDFF_PP0_                   192
     $_XNOR_                      1873
     $_XOR_                       4386

7.27. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Found and reported 0 problems.

8. Generating Graphviz representation of design.
Writing dot description to `/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/post_techmap.dot'.
Dumping module user_proj_example to page 1.

9. Executing SHARE pass (SAT-based resource sharing).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$8256 ($_SDFFE_PP0P_) from module user_proj_example.

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$8272 ($_SDFFE_PP0P_) from module user_proj_example.

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

10.16. Rerunning OPT passes. (Maybe there is more to do..)

10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

10.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$8288 ($_SDFFE_PP0P_) from module user_proj_example.

10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

10.23. Rerunning OPT passes. (Maybe there is more to do..)

10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

10.27. Executing OPT_DFF pass (perform DFF optimizations).

10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

10.30. Finished OPT passes. (There is nothing left to do.)

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 489 unused wires.
<suppressed ~489 debug messages>

12. Printing statistics.

=== user_proj_example ===

   Number of wires:              28443
   Number of wire bits:          36191
   Number of public wires:         877
   Number of public wire bits:    7372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              34813
     $_ANDNOT_                    9746
     $_AND_                       2660
     $_DLATCH_N_                   432
     $_MUX_                       1047
     $_NAND_                       856
     $_NOR_                       1223
     $_NOT_                        335
     $_ORNOT_                     1151
     $_OR_                        5454
     $_SDFFE_NP0P_                   1
     $_SDFFE_PP0N_                2232
     $_SDFFE_PP0P_                2978
     $_SDFFE_PP1P_                 243
     $_SDFF_NP0_                     4
     $_SDFF_PP0_                   192
     $_XNOR_                      1873
     $_XOR_                       4386

mapping tbuf

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing TECHMAP pass (map to technology primitives).

15.1. Executing Verilog-2005 frontend: /home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

15.2. Continuing TECHMAP pass.
Using template \$_DLATCH_N_ for cells of type $_DLATCH_N_.
No more expansions possible.
<suppressed ~436 debug messages>

16. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

17.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':
  mapped 5650 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

18. Printing statistics.

=== user_proj_example ===

   Number of wires:              40848
   Number of wire bits:          48596
   Number of public wires:         877
   Number of public wire bits:    7372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              45922
     $_ANDNOT_                    9746
     $_AND_                       2660
     $_MUX_                      12151
     $_NAND_                       856
     $_NOR_                       1223
     $_NOT_                        340
     $_ORNOT_                     1151
     $_OR_                        5454
     $_XNOR_                      1873
     $_XOR_                       4386
     sky130_fd_sc_hd__dfxtp_2     5650
     sky130_fd_sc_hd__dlxtn_1      432

[INFO]: ABC: WireLoad : S_4

19. Executing ABC pass (technology mapping using ABC).

19.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-dT2Kbd/input.blif'..
Extracted 39840 gates and 45969 wires to a netlist network with 6127 inputs and 6137 outputs.

19.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-dT2Kbd/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-dT2Kbd/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-dT2Kbd/input.blif 
ABC: + read_lib -w /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    7.77 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 40000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 40000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 40000 
ABC: Current delay (6786.62 ps) does not exceed the target delay (40000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 40000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  36600 ( 21.7 %)   Cap = 11.1 ff (  5.4 %)   Area =   297409.00 ( 78.2 %)   Delay =  7157.25 ps  (  0.4 %)               
ABC: Path  0 --    5758 : 0    2 pi                        A =   0.00  Df =  15.8   -9.3 ps  S =  27.6 ps  Cin =  0.0 ff  Cout =   4.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   34352 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 164.5  -46.5 ps  S = 152.4 ps  Cin =  2.1 ff  Cout =  12.1 ff  Cmax = 130.0 ff  G =  556  
ABC: Path  2 --   34353 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 353.4  -93.7 ps  S = 164.1 ps  Cin =  2.1 ff  Cout =  13.1 ff  Cmax = 130.0 ff  G =  602  
ABC: Path  3 --   34378 : 4    3 sky130_fd_sc_hd__a22o_2   A =  10.01  Df = 536.0  -22.7 ps  S =  68.1 ps  Cin =  2.3 ff  Cout =   9.6 ff  Cmax = 301.2 ff  G =  391  
ABC: Path  4 --   34406 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df = 734.6  -63.3 ps  S =  50.5 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  289  
ABC: Path  5 --   34410 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df = 957.3 -148.7 ps  S =  59.1 ps  Cin =  2.4 ff  Cout =   9.1 ff  Cmax = 309.5 ff  G =  371  
ABC: Path  6 --   34461 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =1171.9 -120.3 ps  S =  80.0 ps  Cin =  1.5 ff  Cout =  10.8 ff  Cmax = 309.5 ff  G =  692  
ABC: Path  7 --   34471 : 4    3 sky130_fd_sc_hd__or4_2    A =   8.76  Df =1858.3 -552.4 ps  S = 119.4 ps  Cin =  1.5 ff  Cout =   7.5 ff  Cmax = 310.4 ff  G =  485  
ABC: Path  8 --   34473 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2090.9 -376.2 ps  S =  61.6 ps  Cin =  1.5 ff  Cout =   6.4 ff  Cmax = 309.5 ff  G =  409  
ABC: Path  9 --   34476 : 4    4 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2791.7 -601.4 ps  S = 141.6 ps  Cin =  1.5 ff  Cout =  13.3 ff  Cmax = 310.4 ff  G =  852  
ABC: Path 10 --   34478 : 3    5 sky130_fd_sc_hd__or3_2    A =   7.51  Df =3327.8 -980.1 ps  S = 117.2 ps  Cin =  1.5 ff  Cout =  15.4 ff  Cmax = 310.4 ff  G =  981  
ABC: Path 11 --   34481 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =3530.5 -412.9 ps  S =  50.2 ps  Cin =  1.5 ff  Cout =   4.1 ff  Cmax = 309.5 ff  G =  261  
ABC: Path 12 --   34632 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =3989.2 -398.5 ps  S =  73.8 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 310.4 ff  G =  156  
ABC: Path 13 --   34633 : 4    1 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =4110.7 -358.9 ps  S =  40.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 268.3 ff  G =   99  
ABC: Path 14 --   34762 : 5    1 sky130_fd_sc_hd__o311a_2  A =  11.26  Df =4485.9 -571.4 ps  S =  53.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 293.9 ff  G =   99  
ABC: Path 15 --   34994 : 5    4 sky130_fd_sc_hd__o311a_2  A =  11.26  Df =4916.8 -786.8 ps  S =  94.8 ps  Cin =  2.4 ff  Cout =  14.0 ff  Cmax = 293.9 ff  G =  573  
ABC: Path 16 --   35505 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =5394.5-1118.0 ps  S =  68.6 ps  Cin =  2.4 ff  Cout =   5.0 ff  Cmax = 324.1 ff  G =  193  
ABC: Path 17 --   35657 : 5    4 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =5798.0-1344.2 ps  S =  90.4 ps  Cin =  2.3 ff  Cout =  14.1 ff  Cmax = 299.4 ff  G =  585  
ABC: Path 18 --   35915 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =6102.6-1517.7 ps  S =  51.0 ps  Cin =  2.4 ff  Cout =   3.9 ff  Cmax = 325.0 ff  G =  161  
ABC: Path 19 --   36029 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =6309.4-1592.3 ps  S =  64.5 ps  Cin =  2.4 ff  Cout =  10.3 ff  Cmax = 309.5 ff  G =  423  
ABC: Path 20 --   36030 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =6436.1-1586.3 ps  S = 122.8 ps  Cin =  8.5 ff  Cout =   4.7 ff  Cmax = 121.8 ff  G =   52  
ABC: Path 21 --   36031 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =6471.5-1557.2 ps  S =  51.7 ps  Cin =  4.4 ff  Cout =   1.6 ff  Cmax = 141.9 ff  G =   35  
ABC: Path 22 --   36034 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =6926.6-1911.9 ps  S =  72.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  138  
ABC: Path 23 --   36035 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =7157.3-1826.5 ps  S = 395.7 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi5757 (\soc5.filt.mux_coeff [1]).  End-point = po5770 ($flatten\soc5.\filt.$procmux$313.Y [13]).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 6127/ 6137  lat =    0  nd = 36600  edge =  93755  area =297435.02  delay =28.00  lev = 28
ABC: + write_blif /tmp/yosys-abc-dT2Kbd/output.blif 

19.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      502
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:      162
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      354
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:     1225
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      838
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      742
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:     2535
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      335
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      653
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      173
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      827
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      438
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      756
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       90
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      384
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     7544
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      387
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      358
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     1867
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      676
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       50
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:      282
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     1424
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      138
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:     3702
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      155
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      378
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      570
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      183
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:      104
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      150
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     4619
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      400
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      402
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     1747
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      651
ABC RESULTS:        internal signals:    33705
ABC RESULTS:           input signals:     6127
ABC RESULTS:          output signals:     6137
Removing temp directory.

20. Executing SETUNDEF pass (replace undef values with defined constants).

21. Executing HILOMAP pass (mapping to constant drivers).

22. Executing SPLITNETS pass (splitting up multi-bit signals).

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 56 unused cells and 48312 unused wires.
<suppressed ~738 debug messages>

24. Executing INSBUF pass (insert buffer cells for connected wires).
Added user_proj_example.$auto$insbuf.cc:79:execute$150566: \wbs_dat_o [31] -> \wbs_dat_o [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$150567: \wbs_dat_o [31] -> \wbs_dat_o [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$150568: \wbs_dat_o [31] -> \wbs_dat_o [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$150569: \wbs_dat_o [31] -> \wbs_dat_o [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$150570: \wbs_dat_o [31] -> \wbs_dat_o [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$150571: \wbs_dat_o [31] -> \wbs_dat_o [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$150572: \wbs_dat_o [31] -> \wbs_dat_o [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$150573: \wbs_dat_o [31] -> \wbs_dat_o [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$150574: \wbs_dat_o [31] -> \wbs_dat_o [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$150575: \wbs_dat_o [31] -> \wbs_dat_o [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$150576: \wbs_dat_o [31] -> \wbs_dat_o [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$150577: \wbs_dat_o [31] -> \wbs_dat_o [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$150578: \wbs_dat_o [31] -> \wbs_dat_o [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$150579: \wbs_dat_o [31] -> \wbs_dat_o [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$150580: \wbs_dat_o [31] -> \wbs_dat_o [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$150581: \wbs_dat_o [31] -> \wbs_dat_o [30]

25. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\irq [2] is used but has no driver.
Warning: Wire user_proj_example.\irq [1] is used but has no driver.
Warning: Wire user_proj_example.\irq [0] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [0] is used but has no driver.
Found and reported 240 problems.

26. Printing statistics.

=== user_proj_example ===

   Number of wires:              42683
   Number of wire bits:          43273
   Number of public wires:        6101
   Number of public wire bits:    6691
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              42904
     sky130_fd_sc_hd__a2111o_2      69
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2      502
     sky130_fd_sc_hd__a211oi_2     162
     sky130_fd_sc_hd__a21bo_2      354
     sky130_fd_sc_hd__a21boi_2      82
     sky130_fd_sc_hd__a21o_2      1225
     sky130_fd_sc_hd__a21oi_2      838
     sky130_fd_sc_hd__a221o_2      742
     sky130_fd_sc_hd__a221oi_2       8
     sky130_fd_sc_hd__a22o_2      2535
     sky130_fd_sc_hd__a22oi_2      335
     sky130_fd_sc_hd__a2bb2o_2      32
     sky130_fd_sc_hd__a2bb2oi_2      7
     sky130_fd_sc_hd__a311o_2       38
     sky130_fd_sc_hd__a311oi_2      22
     sky130_fd_sc_hd__a31o_2       653
     sky130_fd_sc_hd__a31oi_2        7
     sky130_fd_sc_hd__a32o_2       173
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2         6
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2       827
     sky130_fd_sc_hd__and2b_2      438
     sky130_fd_sc_hd__and3_2       756
     sky130_fd_sc_hd__and3b_2       90
     sky130_fd_sc_hd__and4_2       384
     sky130_fd_sc_hd__and4b_2       20
     sky130_fd_sc_hd__and4bb_2      53
     sky130_fd_sc_hd__buf_1       7544
     sky130_fd_sc_hd__buf_2         16
     sky130_fd_sc_hd__conb_1       206
     sky130_fd_sc_hd__dfxtp_2     5650
     sky130_fd_sc_hd__dlxtn_1      432
     sky130_fd_sc_hd__inv_2        387
     sky130_fd_sc_hd__mux2_2       358
     sky130_fd_sc_hd__mux4_2        52
     sky130_fd_sc_hd__nand2_2     1867
     sky130_fd_sc_hd__nand2b_2      13
     sky130_fd_sc_hd__nand3_2      676
     sky130_fd_sc_hd__nand3b_2      50
     sky130_fd_sc_hd__nand4_2      282
     sky130_fd_sc_hd__nor2_2      1424
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2       138
     sky130_fd_sc_hd__nor3b_2       12
     sky130_fd_sc_hd__nor4_2        12
     sky130_fd_sc_hd__nor4b_2        2
     sky130_fd_sc_hd__o2111a_2       9
     sky130_fd_sc_hd__o2111ai_2      4
     sky130_fd_sc_hd__o211a_2     3702
     sky130_fd_sc_hd__o211ai_2     155
     sky130_fd_sc_hd__o21a_2       378
     sky130_fd_sc_hd__o21ai_2      570
     sky130_fd_sc_hd__o21ba_2      183
     sky130_fd_sc_hd__o21bai_2     104
     sky130_fd_sc_hd__o221a_2      150
     sky130_fd_sc_hd__o22a_2        54
     sky130_fd_sc_hd__o22ai_2        6
     sky130_fd_sc_hd__o2bb2a_2      49
     sky130_fd_sc_hd__o2bb2ai_2      6
     sky130_fd_sc_hd__o311a_2        9
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        40
     sky130_fd_sc_hd__o31ai_2       17
     sky130_fd_sc_hd__o32a_2        38
     sky130_fd_sc_hd__o32ai_2        4
     sky130_fd_sc_hd__o41a_2         5
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2       4619
     sky130_fd_sc_hd__or2b_2       400
     sky130_fd_sc_hd__or3_2        402
     sky130_fd_sc_hd__or3b_2        48
     sky130_fd_sc_hd__or4_2         45
     sky130_fd_sc_hd__or4b_2        17
     sky130_fd_sc_hd__or4bb_2        7
     sky130_fd_sc_hd__xnor2_2     1747
     sky130_fd_sc_hd__xor2_2       651

   Chip area for module '\user_proj_example': 424926.288000

27. Executing Verilog backend.
Dumping module `\user_proj_example'.

Warnings: 306 unique messages, 502 total
End of script. Logfile hash: ed12b35557, CPU: user 59.14s system 0.25s, MEM: 271.21 MB peak
Yosys 0.9+4052 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 63% 2x abc (98 sec), 9% 27x opt_merge (14 sec), ...
[INFO]: Changing netlist from 0 to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.v
[INFO]: Incremented step index to 1.
[INFO]: Running Static Timing Analysis...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__inv_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or3_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__buf_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o211a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__xnor2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__xor2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21bo_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or3b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and3_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o31a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand3b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21ba_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor3_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a22o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__mux2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a31o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__mux4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a221oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a211oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a221o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o31ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a211o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a2111o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or4b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a2bb2o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__or4bb_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o221a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21bai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o2bb2a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o32a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and4b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor4b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and4bb_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o22a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a32o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and3b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a311o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21boi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a41o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o41a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a22oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o22ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand3_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o311a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a31oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a311oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor3b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o2111a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nand4_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o211ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o2bb2ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o32ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a32oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o41ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a2bb2oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o2111ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a41oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a2111oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o311ai_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__conb_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__buf_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__dfxtp_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__dlxtn_1 has no liberty cell.
set_units -time ns
create_clock -name wb_clk_i -period 40 {wb_clk_i }
set_timing_derate -early 0.9
set_timing_derate -late  1.1
set_clock_uncertainty  0.25 [get_clocks wb_clk_i]
set_clock_transition   0.15 [get_clocks wb_clk_i]
# --------------------------------- GLOABAL -------------------------------------------------------
# --------------------------------- PIN SPECIFIC VALUES----------------------------------------------------
# set input delay
set_input_delay -clock wb_clk_i 5  [get_ports wb_rst_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_stb_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_cyc_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_dat_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_adr_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_sel_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_we_i]
set_input_delay -clock wb_clk_i 5  [get_ports la_data_i*]
set_input_delay -clock wb_clk_i 5  [get_ports la_oenb*]
# set input driving cell
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wb_rst_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_stb_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_cyc_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_we_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_sel_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_dat_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_adr_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_data_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_oenb*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports io_in*]
# set input delay and driving cell for the external inputs of Mega Project Area
set_input_delay  -clock wb_clk_i                  5   [get_ports io_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8   [get_ports io_in*]
#set outputa  delays to the Caravel (by default calculated by RCX)
set_output_delay -clock wb_clk_i 5 [get_ports wbs_ack_o*]
set_output_delay -clock wb_clk_i 5 [get_ports wbs_dat_o*]
set_output_delay -clock wb_clk_i 5 [get_ports la_data_out*]
set_output_delay -clock wb_clk_i 5 [get_ports irq*]
# # outputs loads to the Caravel SoC
set_load 0.035 [get_ports wbs_ack_o*]
set_load 0.035 [get_ports wbs_dat_o*]
set_load 0.035 [get_ports la_data_out*]
set_load 0.035 [get_ports irq*]
# set outputs delay for the external outputs of Mega Project Area
set_output_delay -clock wb_clk_i   5 [get_ports io_out*]
set_output_delay -clock wb_clk_i   5 [get_ports io_oeb*]
# set load to the capacitance of "sky130_fd_sc_hd__mux2_1"
set_load 0.035 [get_ports io_out*]
set_load 0.035 [get_ports io_oeb*]
#
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _74697_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74697_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _74697_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.32    0.32 ^ _74697_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc1.fb0[9] (net)
                  0.05    0.00    0.32 ^ _51610_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.09    0.42 ^ _51610_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _04699_ (net)
                  0.02    0.00    0.42 ^ _74697_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _74697_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: _73866_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _73866_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _73866_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.32    0.32 ^ _73866_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc2.fb0[0] (net)
                  0.05    0.00    0.32 ^ _54333_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.09    0.42 ^ _54333_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _03868_ (net)
                  0.02    0.00    0.42 ^ _73866_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _73866_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: _73870_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _73870_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _73870_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.32    0.32 ^ _73870_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc2.fb0[4] (net)
                  0.05    0.00    0.32 ^ _54323_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.09    0.42 ^ _54323_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _03872_ (net)
                  0.02    0.00    0.42 ^ _73870_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _73870_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: _73872_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _73872_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _73872_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.32    0.32 ^ _73872_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc2.fb0[6] (net)
                  0.05    0.00    0.32 ^ _54319_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.09    0.42 ^ _54319_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _03874_ (net)
                  0.02    0.00    0.42 ^ _73872_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _73872_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: _74693_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74693_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _74693_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.05    0.32    0.32 ^ _74693_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc1.fb0[5] (net)
                  0.05    0.00    0.32 ^ _51625_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.02    0.09    0.42 ^ _51625_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _04695_ (net)
                  0.02    0.00    0.42 ^ _74693_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _74693_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     3    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ _36595_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    5.05 v _36595_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _06132_ (net)
                  0.02    0.00    5.06 v _36610_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    5.18 v _36610_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06144_ (net)
                  0.07    0.00    5.18 v _51696_/A (sky130_fd_sc_hd__and2_2)
                  0.04    0.19    5.37 v _51696_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _16838_ (net)
                  0.04    0.00    5.37 v _51697_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.27    5.64 v _51697_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _16839_ (net)
                  0.04    0.00    5.64 v _51698_/C (sky130_fd_sc_hd__or3_2)
                  0.07    0.44    6.08 v _51698_/X (sky130_fd_sc_hd__or3_2)
     1    0.00                           _16840_ (net)
                  0.07    0.00    6.08 v _51699_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.10    6.19 v _51699_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _04673_ (net)
                  0.02    0.00    6.19 v _74671_/D (sky130_fd_sc_hd__dfxtp_2)
                                  6.19   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.19   data arrival time
-----------------------------------------------------------------------------
                                 13.48   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73442_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     3    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ _36810_/A (sky130_fd_sc_hd__buf_1)
                  0.17    0.18    5.19 ^ _36810_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06278_ (net)
                  0.17    0.00    5.20 ^ _36811_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.20    5.40 ^ _36811_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06279_ (net)
                  0.15    0.00    5.40 ^ _36812_/A (sky130_fd_sc_hd__buf_1)
                  0.18    0.22    5.62 ^ _36812_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06280_ (net)
                  0.18    0.01    5.63 ^ _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.09    0.08    5.70 v _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.09    0.00    5.71 v _55930_/B (sky130_fd_sc_hd__and2b_2)
                  0.04    0.22    5.93 v _55930_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _19837_ (net)
                  0.04    0.00    5.93 v _55931_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.09    6.02 v _55931_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _03444_ (net)
                  0.02    0.00    6.02 v _73442_/D (sky130_fd_sc_hd__dfxtp_2)
                                  6.02   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73442_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.02   data arrival time
-----------------------------------------------------------------------------
                                 13.65   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73443_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     3    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ _36810_/A (sky130_fd_sc_hd__buf_1)
                  0.17    0.18    5.19 ^ _36810_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06278_ (net)
                  0.17    0.00    5.20 ^ _37029_/A (sky130_fd_sc_hd__buf_1)
                  0.18    0.22    5.42 ^ _37029_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06485_ (net)
                  0.18    0.00    5.42 ^ _37030_/A (sky130_fd_sc_hd__buf_1)
                  0.15    0.20    5.62 ^ _37030_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06486_ (net)
                  0.15    0.00    5.62 ^ _37456_/A (sky130_fd_sc_hd__buf_1)
                  0.22    0.24    5.87 ^ _37456_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _06760_ (net)
                  0.22    0.01    5.88 ^ _55928_/A (sky130_fd_sc_hd__nor3_2)
                  0.05    0.08    5.95 v _55928_/Y (sky130_fd_sc_hd__nor3_2)
     1    0.00                           _03445_ (net)
                  0.05    0.00    5.96 v _73443_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.96   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73443_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09   19.66   library setup time
                                 19.66   data required time
-----------------------------------------------------------------------------
                                 19.66   data required time
                                 -5.96   data arrival time
-----------------------------------------------------------------------------
                                 13.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73445_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     3    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v _36810_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.13    5.13 v _36810_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06278_ (net)
                  0.08    0.00    5.14 v _36811_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.16    5.29 v _36811_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06279_ (net)
                  0.07    0.00    5.29 v _36812_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.16    5.45 v _36812_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06280_ (net)
                  0.08    0.01    5.46 v _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.19    0.22    5.68 ^ _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.19    0.00    5.68 ^ _55923_/C1 (sky130_fd_sc_hd__o211a_2)
                  0.04    0.21    5.89 ^ _55923_/X (sky130_fd_sc_hd__o211a_2)
     1    0.00                           _03447_ (net)
                  0.04    0.00    5.90 ^ _73445_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.90   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73445_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   19.71   library setup time
                                 19.71   data required time
-----------------------------------------------------------------------------
                                 19.71   data required time
                                 -5.90   data arrival time
-----------------------------------------------------------------------------
                                 13.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73444_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     3    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v _36810_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.13    5.13 v _36810_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06278_ (net)
                  0.08    0.00    5.14 v _36811_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.16    5.29 v _36811_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06279_ (net)
                  0.07    0.00    5.29 v _36812_/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.16    5.45 v _36812_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06280_ (net)
                  0.08    0.01    5.46 v _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.19    0.22    5.68 ^ _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.19    0.01    5.68 ^ _55925_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.06    0.09    5.77 v _55925_/Y (sky130_fd_sc_hd__o21ai_2)
     1    0.00                           _19836_ (net)
                  0.06    0.01    5.78 v _55926_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.07    0.10    5.88 ^ _55926_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _03446_ (net)
                  0.07    0.00    5.88 ^ _73444_/D (sky130_fd_sc_hd__dfxtp_2)
                                  5.88   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73444_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   19.70   library setup time
                                 19.70   data required time
-----------------------------------------------------------------------------
                                 19.70   data required time
                                 -5.88   data arrival time
-----------------------------------------------------------------------------
                                 13.82   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     3    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ _36595_/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    5.05 v _36595_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _06132_ (net)
                  0.02    0.00    5.06 v _36610_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    5.18 v _36610_/X (sky130_fd_sc_hd__buf_1)
     5    0.01                           _06144_ (net)
                  0.07    0.00    5.18 v _51696_/A (sky130_fd_sc_hd__and2_2)
                  0.04    0.19    5.37 v _51696_/X (sky130_fd_sc_hd__and2_2)
     1    0.00                           _16838_ (net)
                  0.04    0.00    5.37 v _51697_/A0 (sky130_fd_sc_hd__mux2_2)
                  0.04    0.27    5.64 v _51697_/X (sky130_fd_sc_hd__mux2_2)
     1    0.00                           _16839_ (net)
                  0.04    0.00    5.64 v _51698_/C (sky130_fd_sc_hd__or3_2)
                  0.07    0.44    6.08 v _51698_/X (sky130_fd_sc_hd__or3_2)
     1    0.00                           _16840_ (net)
                  0.07    0.00    6.08 v _51699_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.10    6.19 v _51699_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _04673_ (net)
                  0.02    0.00    6.19 v _74671_/D (sky130_fd_sc_hd__dfxtp_2)
                                  6.19   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.19   data arrival time
-----------------------------------------------------------------------------
                                 13.48   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 13.48

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.18
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_79325_/GATE_N v
   7.75
_73483_/CLK ^
   0.00      0.00       7.75

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.35e-03   2.16e-04   5.03e-08   6.57e-03  76.0%
Combinational          1.37e-03   7.07e-04   1.12e-07   2.08e-03  24.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.72e-03   9.22e-04   1.63e-07   8.65e-03 100.0%
                          89.3%      10.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 0 u^2 100% utilization.
area_report_end
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: Incremented step index to 2.
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
set_units -time ns
create_clock -name wb_clk_i -period 40 {wb_clk_i }
set_timing_derate -early 0.9
set_timing_derate -late  1.1
set_clock_uncertainty  0.25 [get_clocks wb_clk_i]
set_clock_transition   0.15 [get_clocks wb_clk_i]
# --------------------------------- GLOABAL -------------------------------------------------------
# --------------------------------- PIN SPECIFIC VALUES----------------------------------------------------
# set input delay
set_input_delay -clock wb_clk_i 5  [get_ports wb_rst_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_stb_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_cyc_i]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_dat_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_adr_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_sel_i*]
set_input_delay -clock wb_clk_i 5  [get_ports wbs_we_i]
set_input_delay -clock wb_clk_i 5  [get_ports la_data_i*]
set_input_delay -clock wb_clk_i 5  [get_ports la_oenb*]
# set input driving cell
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wb_rst_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_stb_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_cyc_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_we_i]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_sel_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_dat_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports wbs_adr_i*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_data_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports la_oenb*]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8  [get_ports io_in*]
# set input delay and driving cell for the external inputs of Mega Project Area
set_input_delay  -clock wb_clk_i                  5   [get_ports io_in*]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8   [get_ports io_in*]
#set outputa  delays to the Caravel (by default calculated by RCX)
set_output_delay -clock wb_clk_i 5 [get_ports wbs_ack_o*]
set_output_delay -clock wb_clk_i 5 [get_ports wbs_dat_o*]
set_output_delay -clock wb_clk_i 5 [get_ports la_data_out*]
set_output_delay -clock wb_clk_i 5 [get_ports irq*]
# # outputs loads to the Caravel SoC
set_load 0.035 [get_ports wbs_ack_o*]
set_load 0.035 [get_ports wbs_dat_o*]
set_load 0.035 [get_ports la_data_out*]
set_load 0.035 [get_ports irq*]
# set outputs delay for the external outputs of Mega Project Area
set_output_delay -clock wb_clk_i   5 [get_ports io_out*]
set_output_delay -clock wb_clk_i   5 [get_ports io_oeb*]
# set load to the capacitance of "sky130_fd_sc_hd__mux2_1"
set_load 0.035 [get_ports io_out*]
set_load 0.035 [get_ports io_oeb*]
#
[INFO IFP-0001] Added 1131 rows of 5845 sites.
[INFO]: Core area width: 2688.96
[INFO]: Core area height: 3078.24
[INFO]: Final Vertical PDN Offset: 16.32
[INFO]: Final Horizontal PDN Offset: 16.65
[INFO]: Final Vertical PDN Pitch: 153.6
[INFO]: Final Horizontal PDN Pitch: 153.18
[INFO]: Changing layout from 0 to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-initial_fp.def
[INFO]: Setting Core Dimensions...
[INFO]: Incremented step index to 3.
[INFO]: Running IO Placement...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-initial_fp.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 42904 components and 320661 component-terminals.
[INFO ODB-0133]     Created 43273 nets and 148839 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-initial_fp.def
Top-level design name: user_proj_example
Warning: Some pins weren't matched by the config file
Those are: ['vccd1', 'vssd1']
Assigning random sides to the above pins
Block boundaries: 0 0 2700000 3100000
Writing /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def...
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/3-initial_fp.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def
[INFO]: Incremented step index to 4.
[INFO]: Running Tap/Decap Insertion...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 42904 components and 320661 component-terminals.
[INFO ODB-0133]     Created 43273 nets and 148839 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def
[WARNING TAP-0014] endcap_cpp option is deprecated.
[INFO TAP-0001] Found 0 macro blocks.
[INFO TAP-0002] Original rows: 1131
[INFO TAP-0003] Created 0 rows for a total of 1131 rows.
[INFO TAP-0004] Inserted 2262 endcaps.
[INFO TAP-0005] Inserted 117832 tapcells.
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/4-io.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.def
[INFO]: Power planning the following nets
[INFO]: Power: vccd1
[INFO]: Ground: vssd1
[INFO]: Incremented step index to 5.
[INFO]: Generating PDN...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 162998 components and 565373 component-terminals.
[INFO ODB-0133]     Created 43273 nets and 148839 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.def
[INFO PDN-0016] Power Delivery Network Generator: Generating PDN
  config: /openlane/scripts/openroad/pdn_cfg.tcl
[INFO PDN-0008] Design name is user_proj_example.
[INFO PDN-0009] Reading technology data.
[INFO PDN-0011] ****** INFO ******
Type: stdcell, stdcell_grid
    Stdcell Rails
      Layer: met1  -  width: 0.480  pitch: 5.440 
    Straps
      Layer: met4  -  width: 1.600  pitch: 153.600  offset: 16.320 
    Connect: {met1 met4}
Type: macro, CORE_macro_grid_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO PDN-0012] **** END INFO ****
[INFO PDN-0013] Inserting stdcell grid - stdcell_grid.
[INFO PDN-0015] Writing to database.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vccd1 is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (845.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (1685.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 10.800um).
[WARNING PSM-0030] VSRC location at (2525.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (2245.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 432.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 432.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 432.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 432.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 572.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 572.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 572.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 712.800um).
[WARNING PSM-0030] VSRC location at (2245.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 712.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 853.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 853.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 853.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 853.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 988.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 988.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 988.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1128.600um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1128.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 1269.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 1269.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 1269.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 1269.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 1409.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1549.800um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1549.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 1690.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 1690.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 1690.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 1690.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 1830.600um).
[WARNING PSM-0030] VSRC location at (565.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1971.000um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1971.000um).
[WARNING PSM-0030] VSRC location at (5.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 2111.400um).
[WARNING PSM-0030] VSRC location at (845.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 2111.400um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 2111.400um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 2111.400um).
[WARNING PSM-0030] VSRC location at (285.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 2251.800um).
[WARNING PSM-0030] VSRC location at (565.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 2392.200um).
[WARNING PSM-0030] VSRC location at (2245.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 2392.200um).
[WARNING PSM-0030] VSRC location at (5.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 2532.600um).
[WARNING PSM-0030] VSRC location at (845.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 2532.600um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 2532.600um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 2532.600um).
[WARNING PSM-0030] VSRC location at (285.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 2673.000um).
[WARNING PSM-0030] VSRC location at (565.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 2813.400um).
[WARNING PSM-0030] VSRC location at (2245.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 2813.400um).
[INFO PSM-0031] Number of PDN nodes on net vccd1 = 353274.
[INFO PSM-0064] Number of voltage sources = 70.
[INFO PSM-0040] All PDN stripes on net vccd1 are connected.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vssd1 is not explicitly set.
[WARNING PSM-0021] Using voltage 0.000V for ground network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 10.800um).
[WARNING PSM-0030] VSRC location at (845.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 10.800um).
[WARNING PSM-0030] VSRC location at (1685.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 10.800um).
[WARNING PSM-0030] VSRC location at (2525.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 151.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 151.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 291.600um).
[WARNING PSM-0030] VSRC location at (1405.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 432.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 432.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 432.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 432.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 572.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 572.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 572.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 712.800um).
[WARNING PSM-0030] VSRC location at (1405.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 712.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 853.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 853.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 853.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 853.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 988.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 988.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 988.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 1128.600um).
[WARNING PSM-0030] VSRC location at (1405.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 1128.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 1269.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 1269.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 1269.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 1269.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 1409.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 1549.800um).
[WARNING PSM-0030] VSRC location at (1405.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 1549.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 1690.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 1690.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 1690.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 1690.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 1830.600um).
[WARNING PSM-0030] VSRC location at (565.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 1971.000um).
[WARNING PSM-0030] VSRC location at (1405.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 1971.000um).
[WARNING PSM-0030] VSRC location at (5.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 2111.400um).
[WARNING PSM-0030] VSRC location at (845.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 2111.400um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 2111.400um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 2111.400um).
[WARNING PSM-0030] VSRC location at (285.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 2251.800um).
[WARNING PSM-0030] VSRC location at (565.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 2392.200um).
[WARNING PSM-0030] VSRC location at (1405.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 2392.200um).
[WARNING PSM-0030] VSRC location at (5.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (98.640um, 2532.600um).
[WARNING PSM-0030] VSRC location at (845.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (866.640um, 2532.600um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1634.640um, 2532.600um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2556.240um, 2532.600um).
[WARNING PSM-0030] VSRC location at (285.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (252.240um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1173.840um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1941.840um, 2673.000um).
[WARNING PSM-0030] VSRC location at (565.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (559.440um, 2813.400um).
[WARNING PSM-0030] VSRC location at (1405.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1481.040um, 2813.400um).
[INFO PSM-0031] Number of PDN nodes on net vssd1 = 349307.
[INFO PSM-0064] Number of voltage sources = 70.
[INFO PSM-0040] All PDN stripes on net vssd1 are connected.
[INFO]: Setting RC values...
[INFO PSM-0002] Output voltage file is specified as: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.pga.rpt.
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net vccd1 is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] VSRC location at (5.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (845.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 10.800um).
[WARNING PSM-0030] VSRC location at (1685.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 10.800um).
[WARNING PSM-0030] VSRC location at (2525.520um, 10.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 10.800um).
[WARNING PSM-0030] VSRC location at (285.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 151.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 150.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 151.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (2245.520um, 290.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 291.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 432.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 432.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 432.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 430.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 432.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 572.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 572.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 570.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 572.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 712.800um).
[WARNING PSM-0030] VSRC location at (2245.520um, 710.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 712.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 853.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 853.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 853.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 850.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 853.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 988.200um).
[WARNING PSM-0030] VSRC location at (1125.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 988.200um).
[WARNING PSM-0030] VSRC location at (1965.520um, 990.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 988.200um).
[WARNING PSM-0030] VSRC location at (565.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1128.600um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1130.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1128.600um).
[WARNING PSM-0030] VSRC location at (5.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 1269.000um).
[WARNING PSM-0030] VSRC location at (845.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 1269.000um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 1269.000um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1270.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 1269.000um).
[WARNING PSM-0030] VSRC location at (285.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 1409.400um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1410.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 1409.400um).
[WARNING PSM-0030] VSRC location at (565.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1549.800um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1550.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1549.800um).
[WARNING PSM-0030] VSRC location at (5.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 1690.200um).
[WARNING PSM-0030] VSRC location at (845.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 1690.200um).
[WARNING PSM-0030] VSRC location at (1685.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 1690.200um).
[WARNING PSM-0030] VSRC location at (2525.520um, 1690.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 1690.200um).
[WARNING PSM-0030] VSRC location at (285.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1125.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 1830.600um).
[WARNING PSM-0030] VSRC location at (1965.520um, 1830.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 1830.600um).
[WARNING PSM-0030] VSRC location at (565.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 1971.000um).
[WARNING PSM-0030] VSRC location at (2245.520um, 1970.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 1971.000um).
[WARNING PSM-0030] VSRC location at (5.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 2111.400um).
[WARNING PSM-0030] VSRC location at (845.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 2111.400um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 2111.400um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2110.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 2111.400um).
[WARNING PSM-0030] VSRC location at (285.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 2251.800um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2250.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 2251.800um).
[WARNING PSM-0030] VSRC location at (565.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 2392.200um).
[WARNING PSM-0030] VSRC location at (2245.520um, 2390.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 2392.200um).
[WARNING PSM-0030] VSRC location at (5.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (21.840um, 2532.600um).
[WARNING PSM-0030] VSRC location at (845.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (789.840um, 2532.600um).
[WARNING PSM-0030] VSRC location at (1685.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1711.440um, 2532.600um).
[WARNING PSM-0030] VSRC location at (2525.520um, 2530.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2479.440um, 2532.600um).
[WARNING PSM-0030] VSRC location at (285.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (329.040um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1125.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (1097.040um, 2673.000um).
[WARNING PSM-0030] VSRC location at (1965.520um, 2670.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2018.640um, 2673.000um).
[WARNING PSM-0030] VSRC location at (565.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (636.240um, 2813.400um).
[WARNING PSM-0030] VSRC location at (2245.520um, 2810.880um) and size 10.000um, is not located on a power stripe. Moving to closest stripe at (2172.240um, 2813.400um).
[INFO PSM-0031] Number of PDN nodes on net vccd1 = 353274.
[WARNING PSM-0024] Instance _36582_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36583_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36584_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36585_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36586_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36587_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36588_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36589_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36590_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36591_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36592_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36593_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36594_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36595_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36596_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36597_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36598_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36599_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36600_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36601_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36602_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36603_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36604_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36605_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36606_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36607_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36608_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36609_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36610_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36611_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36612_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36613_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36614_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36615_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36616_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36617_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36618_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36619_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36620_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36621_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36622_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36623_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36624_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36625_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36626_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36627_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36628_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36629_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36630_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36631_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36632_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36633_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36634_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36635_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36636_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36637_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36638_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36639_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36640_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36641_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36642_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36643_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36644_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36645_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36646_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36647_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36648_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36649_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36650_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36651_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36652_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36653_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36654_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36655_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36656_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36657_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36658_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36659_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36660_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36661_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36662_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36663_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36664_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36665_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36666_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36667_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36668_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36669_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36670_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36671_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36672_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36673_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36674_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36675_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36676_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36677_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36678_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36679_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36680_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36681_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36682_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36683_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36684_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36685_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36686_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36687_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36688_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36689_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36690_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36691_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36692_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36693_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36694_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36695_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36696_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36697_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36698_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36699_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36700_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36701_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36702_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36703_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36704_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36705_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36706_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36707_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36708_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36709_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36710_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36711_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36712_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36713_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36714_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36715_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36716_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36717_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36718_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36719_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36720_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36721_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36722_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36723_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36724_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36725_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36726_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36727_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36728_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36729_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36730_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36731_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36732_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36733_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36734_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36735_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36736_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36737_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36738_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36739_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36740_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36741_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36742_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36743_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36744_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36745_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36746_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36747_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36748_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36749_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36750_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36751_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36752_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36753_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36754_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36755_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36756_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36757_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36758_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36759_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36760_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36761_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36762_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36763_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36764_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36765_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36766_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36767_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36768_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36769_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36770_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36771_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36772_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36773_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36774_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36775_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36776_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36777_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36778_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36779_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36780_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36781_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36782_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36783_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36784_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36785_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36786_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36787_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36788_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36789_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36790_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36791_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36792_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36793_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36794_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36795_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36796_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36797_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36798_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36799_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36800_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36801_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36802_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36803_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36804_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36805_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36806_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36807_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36808_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36809_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36810_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36811_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36812_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36813_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36814_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36815_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36816_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36817_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36818_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36819_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36820_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36821_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36822_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36823_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36824_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36825_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36826_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36827_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36828_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36829_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36830_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36831_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36832_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36833_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36834_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36835_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36836_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36837_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36838_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36839_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36840_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36841_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36842_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36843_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36844_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36845_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36846_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36847_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36848_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36849_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36850_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36851_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36852_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36853_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36854_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36855_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36856_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36857_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36858_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36859_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36860_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36861_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36862_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36863_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36864_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36865_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36866_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36867_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36868_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36869_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36870_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36871_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36872_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36873_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36874_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36875_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36876_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36877_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36878_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36879_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36880_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36881_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36882_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36883_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36884_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36885_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36886_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36887_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36888_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36889_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36890_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36891_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36892_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36893_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36894_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36895_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36896_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36897_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36898_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36899_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36900_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36901_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36902_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36903_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36904_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36905_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36906_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36907_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36908_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36909_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36910_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36911_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36912_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36913_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36914_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36915_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36916_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36917_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36918_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36919_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36920_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36921_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36922_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36923_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36924_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36925_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36926_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36927_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36928_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36929_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36930_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36931_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36932_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36933_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36934_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36935_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36936_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36937_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36938_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36939_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36940_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36941_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36942_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36943_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36944_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36945_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36946_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36947_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36948_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36949_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36950_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36951_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36952_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36953_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36954_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36955_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36956_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36957_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36958_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36959_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36960_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36961_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36962_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36963_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36964_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36965_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36966_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36967_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36968_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36969_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36970_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36971_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36972_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36973_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36974_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36975_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36976_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36977_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36978_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36979_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36980_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36981_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36982_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36983_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36984_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36985_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36986_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36987_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36988_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36989_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36990_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36991_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36992_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36993_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36994_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36995_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36996_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36997_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36998_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _36999_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37000_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37001_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37002_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37003_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37004_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37005_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37006_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37007_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37008_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37009_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37010_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37011_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37012_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37013_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37014_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37015_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37016_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37017_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37018_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37019_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37020_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37021_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37022_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37023_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37024_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37025_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37026_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37027_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37028_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37029_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37030_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37031_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37032_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37033_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37034_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37035_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37036_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37037_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37038_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37039_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37040_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37041_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37042_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37043_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37044_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37045_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37046_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37047_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37048_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37049_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37050_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37051_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37052_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37053_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37054_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37055_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37056_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37057_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37058_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37059_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37060_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37061_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37062_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37063_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37064_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37065_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37066_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37067_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37068_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37069_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37070_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37071_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37072_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37073_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37074_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37075_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37076_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37077_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37078_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37079_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37080_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37081_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37082_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37083_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37084_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37085_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37086_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37087_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37088_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37089_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37090_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37091_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37092_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37093_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37094_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37095_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37096_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37097_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37098_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37099_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37100_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37101_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37102_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37103_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37104_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37105_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37106_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37107_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37108_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37109_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37110_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37111_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37112_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37113_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37114_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37115_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37116_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37117_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37118_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37119_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37120_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37121_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37122_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37123_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37124_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37125_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37126_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37127_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37128_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37129_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37130_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37131_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37132_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37133_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37134_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37135_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37136_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37137_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37138_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37139_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37140_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37141_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37142_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37143_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37144_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37145_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37146_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37147_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37148_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37149_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37150_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37151_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37152_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37153_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37154_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37155_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37156_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37157_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37158_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37159_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37160_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37161_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37162_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37163_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37164_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37165_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37166_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37167_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37168_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37169_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37170_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37171_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37172_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37173_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37174_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37175_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37176_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37177_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37178_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37179_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37180_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37181_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37182_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37183_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37184_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37185_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37186_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37187_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37188_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37189_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37190_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37191_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37192_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37193_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37194_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37195_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37196_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37197_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37198_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37199_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37200_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37201_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37202_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37203_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37204_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37205_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37206_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37207_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37208_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37209_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37210_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37211_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37212_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37213_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37214_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37215_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37216_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37217_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37218_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37219_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37220_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37221_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37222_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37223_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37224_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37225_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37226_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37227_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37228_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37229_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37230_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37231_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37232_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37233_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37234_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37235_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37236_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37237_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37238_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37239_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37240_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37241_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37242_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37243_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37244_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37245_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37246_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37247_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37248_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37249_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37250_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37251_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37252_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37253_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37254_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37255_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37256_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37257_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37258_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37259_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37260_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37261_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37262_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37263_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37264_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37265_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37266_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37267_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37268_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37269_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37270_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37271_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37272_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37273_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37274_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37275_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37276_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37277_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37278_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37279_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37280_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37281_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37282_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37283_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37284_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37285_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37286_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37287_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37288_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37289_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37290_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37291_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37292_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37293_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37294_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37295_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37296_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37297_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37298_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37299_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37300_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37301_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37302_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37303_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37304_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37305_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37306_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37307_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37308_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37309_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37310_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37311_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37312_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37313_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37314_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37315_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37316_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37317_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37318_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37319_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37320_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37321_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37322_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37323_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37324_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37325_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37326_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37327_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37328_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37329_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37330_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37331_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37332_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37333_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37334_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37335_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37336_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37337_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37338_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37339_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37340_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37341_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37342_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37343_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37344_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37345_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37346_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37347_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37348_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37349_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37350_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37351_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37352_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37353_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37354_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37355_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37356_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37357_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37358_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37359_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37360_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37361_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37362_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37363_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37364_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37365_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37366_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37367_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37368_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37369_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37370_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37371_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37372_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37373_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37374_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37375_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37376_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37377_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37378_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37379_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37380_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37381_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37382_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37383_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37384_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37385_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37386_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37387_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37388_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37389_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37390_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37391_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37392_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37393_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37394_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37395_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37396_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37397_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37398_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37399_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37400_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37401_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37402_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37403_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37404_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37405_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37406_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37407_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37408_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37409_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37410_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37411_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37412_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37413_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37414_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37415_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37416_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37417_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37418_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37419_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37420_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37421_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37422_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37423_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37424_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37425_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37426_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37427_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37428_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37429_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37430_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37431_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37432_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37433_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37434_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37435_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37436_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37437_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37438_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37439_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37440_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37441_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37442_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37443_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37444_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37445_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37446_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37447_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37448_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37449_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37450_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37451_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37452_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37453_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37454_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37455_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37456_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37457_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37458_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37459_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37460_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37461_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37462_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37463_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37464_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37465_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37466_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37467_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37468_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37469_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37470_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37471_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37472_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37473_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37474_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37475_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37476_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37477_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37478_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37479_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37480_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37481_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37482_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37483_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37484_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37485_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37486_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37487_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37488_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37489_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37490_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37491_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37492_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37493_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37494_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37495_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37496_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37497_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37498_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37499_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37500_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37501_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37502_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37503_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37504_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37505_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37506_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37507_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37508_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37509_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37510_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37511_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37512_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37513_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37514_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37515_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37516_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37517_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37518_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37519_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37520_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37521_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37522_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37523_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37524_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37525_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37526_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37527_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37528_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37529_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37530_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37531_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37532_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37533_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37534_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37535_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37536_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37537_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37538_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37539_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37540_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37541_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37542_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37543_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37544_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37545_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37546_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37547_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37548_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37549_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37550_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37551_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37552_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37553_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37554_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37555_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37556_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37557_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37558_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37559_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37560_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37561_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37562_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37563_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37564_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37565_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37566_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37567_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37568_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37569_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37570_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37571_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37572_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37573_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37574_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37575_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37576_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37577_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37578_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37579_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37580_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] Instance _37581_, current node at (5400, 13600) at layer 2 have been moved from (0, 0).
[WARNING PSM-0024] message limit reached, this message will no longer print
[INFO PSM-0064] Number of voltage sources = 70.
[INFO PSM-0040] All PDN stripes on net vccd1 are connected.
########## IR report #################
Worstcase voltage: 1.80e+00 V
Average IR drop  : 1.82e-10 V
Worstcase IR drop: 9.76e-07 V
######################################
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO]: Running Placement...
[INFO]: Incremented step index to 6.
[INFO]: Running Global Placement...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 162998 components and 565373 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 416328 connections.
[INFO ODB-0133]     Created 43271 nets and 148839 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 2694220 3087200
[INFO GPL-0006] NumInstances: 162998
[INFO GPL-0007] NumPlaceInstances: 42904
[INFO GPL-0008] NumFixedInstances: 120094
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 43271
[INFO GPL-0011] NumPins: 149446
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 2700000 3100000
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 2694220 3087200
[INFO GPL-0016] CoreArea: 8271301584000
[INFO GPL-0017] NonPlaceInstsArea: 155922041600
[INFO GPL-0018] PlaceInstsArea: 424926288000
[INFO GPL-0019] Util(%): 5.24
[INFO GPL-0020] StdInstsArea: 424926288000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG Error: 0.00548325 HPWL: 936964020
[InitialPlace]  Iter: 2 CG Error: 0.00005652 HPWL: 571691855
[InitialPlace]  Iter: 3 CG Error: 0.00002124 HPWL: 549087370
[InitialPlace]  Iter: 4 CG Error: 0.00004456 HPWL: 529606028
[InitialPlace]  Iter: 5 CG Error: 0.00008868 HPWL: 518383651
[InitialPlace]  Iter: 6 CG Error: 0.00002721 HPWL: 508774994
[InitialPlace]  Iter: 7 CG Error: 0.00003595 HPWL: 505629498
[InitialPlace]  Iter: 8 CG Error: 0.00005554 HPWL: 504927581
[InitialPlace]  Iter: 9 CG Error: 0.00002656 HPWL: 505082207
[InitialPlace]  Iter: 10 CG Error: 0.00004047 HPWL: 504517284
[InitialPlace]  Iter: 11 CG Error: 0.00002678 HPWL: 502933875
[InitialPlace]  Iter: 12 CG Error: 0.00003468 HPWL: 503291456
[InitialPlace]  Iter: 13 CG Error: 0.00002988 HPWL: 501171856
[InitialPlace]  Iter: 14 CG Error: 0.00002595 HPWL: 500658642
[InitialPlace]  Iter: 15 CG Error: 0.00002617 HPWL: 499224691
[InitialPlace]  Iter: 16 CG Error: 0.00002512 HPWL: 498811159
[InitialPlace]  Iter: 17 CG Error: 0.00002836 HPWL: 497086804
[InitialPlace]  Iter: 18 CG Error: 0.00002249 HPWL: 496742124
[InitialPlace]  Iter: 19 CG Error: 0.00002512 HPWL: 495241887
[InitialPlace]  Iter: 20 CG Error: 0.00003991 HPWL: 495320857
[INFO GPL-0031] FillerInit: NumGCells: 209809
[INFO GPL-0032] FillerInit: NumGNets: 43271
[INFO GPL-0033] FillerInit: NumGPins: 149446
[INFO GPL-0023] TargetDensity: 0.25
[INFO GPL-0024] AveragePlaceInstArea: 9904118
[INFO GPL-0025] IdealBinArea: 39616472
[INFO GPL-0026] IdealBinCnt: 208784
[INFO GPL-0027] TotalBinArea: 8271301584000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 10503 12017
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.995226 HPWL: 261224543
[NesterovSolve] Iter: 10 overflow: 0.988004 HPWL: 413361702
[NesterovSolve] Iter: 20 overflow: 0.983487 HPWL: 486578925
[NesterovSolve] Iter: 30 overflow: 0.981221 HPWL: 540007323
[NesterovSolve] Iter: 40 overflow: 0.979213 HPWL: 582408085
[NesterovSolve] Iter: 50 overflow: 0.977448 HPWL: 611958913
[NesterovSolve] Iter: 60 overflow: 0.975369 HPWL: 630718809
[NesterovSolve] Iter: 70 overflow: 0.973633 HPWL: 642189651
[NesterovSolve] Iter: 80 overflow: 0.971939 HPWL: 646586393
[NesterovSolve] Iter: 90 overflow: 0.971153 HPWL: 645038101
[NesterovSolve] Iter: 100 overflow: 0.970727 HPWL: 639026560
[NesterovSolve] Iter: 110 overflow: 0.970431 HPWL: 629252645
[NesterovSolve] Iter: 120 overflow: 0.970658 HPWL: 616278074
[NesterovSolve] Iter: 130 overflow: 0.970564 HPWL: 602293706
[NesterovSolve] Iter: 140 overflow: 0.970552 HPWL: 589859302
[NesterovSolve] Iter: 150 overflow: 0.970666 HPWL: 580564496
[NesterovSolve] Iter: 160 overflow: 0.970165 HPWL: 574726659
[NesterovSolve] Iter: 170 overflow: 0.969689 HPWL: 572407453
[NesterovSolve] Iter: 180 overflow: 0.968416 HPWL: 574592325
[NesterovSolve] Iter: 190 overflow: 0.966028 HPWL: 583670997
[NesterovSolve] Iter: 200 overflow: 0.961596 HPWL: 603437433
[NesterovSolve] Iter: 210 overflow: 0.954707 HPWL: 638190017
[NesterovSolve] Iter: 220 overflow: 0.943952 HPWL: 692357334
[NesterovSolve] Iter: 230 overflow: 0.927246 HPWL: 771167470
[NesterovSolve] Iter: 240 overflow: 0.902973 HPWL: 877558840
[NesterovSolve] Iter: 250 overflow: 0.873032 HPWL: 1013603184
[NesterovSolve] Iter: 260 overflow: 0.841427 HPWL: 1160233505
[NesterovSolve] Iter: 270 overflow: 0.80674 HPWL: 1271193359
[NesterovSolve] Iter: 280 overflow: 0.779538 HPWL: 1363464592
[NesterovSolve] Iter: 290 overflow: 0.741772 HPWL: 1543759424
[NesterovSolve] Iter: 300 overflow: 0.702103 HPWL: 1729514823
[NesterovSolve] Iter: 310 overflow: 0.683417 HPWL: 1676759163
[NesterovSolve] Iter: 320 overflow: 0.639857 HPWL: 1866653100
[NesterovSolve] Iter: 330 overflow: 0.616758 HPWL: 1915429531
[NesterovSolve] Iter: 340 overflow: 0.579296 HPWL: 1916753115
[NesterovSolve] Iter: 350 overflow: 0.561227 HPWL: 1897330933
[NesterovSolve] Iter: 360 overflow: 0.521295 HPWL: 1944640354
[NesterovSolve] Iter: 370 overflow: 0.479191 HPWL: 1969618787
[NesterovSolve] Iter: 380 overflow: 0.438555 HPWL: 1944606025
[NesterovSolve] Iter: 390 overflow: 0.395911 HPWL: 1937893872
[NesterovSolve] Iter: 400 overflow: 0.350297 HPWL: 1951973304
[NesterovSolve] Iter: 410 overflow: 0.313286 HPWL: 1942230573
[NesterovSolve] Iter: 420 overflow: 0.278016 HPWL: 1943289897
[NesterovSolve] Iter: 430 overflow: 0.245008 HPWL: 1946089716
[NesterovSolve] Iter: 440 overflow: 0.214586 HPWL: 1950511475
[NesterovSolve] Iter: 450 overflow: 0.184748 HPWL: 1956025138
[NesterovSolve] Iter: 460 overflow: 0.159524 HPWL: 1961756530
[NesterovSolve] Iter: 470 overflow: 0.136264 HPWL: 1965680768
[NesterovSolve] Iter: 480 overflow: 0.11597 HPWL: 1968604020
[NesterovSolve] Iter: 490 overflow: 0.098528 HPWL: 1972503242
[NesterovSolve] Finished with Overflow: 0.098528
[WARNING STA-0053] /home/mxmont/Documents/software/OpenHardware/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
###############################################################################
# Created by write_sdc
# Sun Apr 17 03:00:40 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _78023_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _78023_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _78023_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.06    0.33    0.33 ^ _78023_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.01                           soc6.fb0[5] (net)
                  0.06    0.00    0.33 ^ _40459_/A1 (sky130_fd_sc_hd__a21o_2)
                  0.03    0.09    0.42 ^ _40459_/X (sky130_fd_sc_hd__a21o_2)
     1    0.00                           _02375_ (net)
                  0.03    0.00    0.42 ^ _78023_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _78023_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _75958_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75958_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _75958_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.31    0.31 ^ _75958_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.00                           soc7.filt.X3_maf[14] (net)
                  0.04    0.00    0.31 ^ _47533_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.11    0.42 ^ _47533_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _00310_ (net)
                  0.03    0.00    0.42 ^ _75958_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _75958_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _74264_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74264_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _74264_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    0.32 ^ _74264_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc4.filt.X2_iir[10] (net)
                  0.04    0.00    0.32 ^ _53159_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.11    0.42 ^ _53159_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _04266_ (net)
                  0.03    0.00    0.42 ^ _74264_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _74264_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _75956_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75956_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _75956_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    0.32 ^ _75956_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc7.filt.X3_maf[12] (net)
                  0.04    0.00    0.32 ^ _47535_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.11    0.43 ^ _47535_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _00308_ (net)
                  0.03    0.00    0.43 ^ _75956_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _75956_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: _77293_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _77293_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _77293_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.32    0.32 ^ _77293_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc1.filt.X2_iir[10] (net)
                  0.04    0.00    0.32 ^ _43045_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.03    0.11    0.43 ^ _43045_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _01645_ (net)
                  0.03    0.00    0.43 ^ _77293_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _77293_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73443_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.33    0.35    5.35 ^ wb_rst_i (in)
     3    0.25                           wb_rst_i (net)
                  0.45    0.00    5.35 ^ _36810_/A (sky130_fd_sc_hd__buf_1)
                  0.33    0.37    5.72 ^ _36810_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06278_ (net)
                  0.33    0.00    5.72 ^ _37029_/A (sky130_fd_sc_hd__buf_1)
                  1.02    0.88    6.61 ^ _37029_/X (sky130_fd_sc_hd__buf_1)
     5    0.09                           _06485_ (net)
                  1.02    0.01    6.62 ^ _37030_/A (sky130_fd_sc_hd__buf_1)
                  2.62    2.13    8.74 ^ _37030_/X (sky130_fd_sc_hd__buf_1)
     5    0.23                           _06486_ (net)
                  2.62    0.04    8.78 ^ _37456_/A (sky130_fd_sc_hd__buf_1)
                  2.58    2.09   10.87 ^ _37456_/X (sky130_fd_sc_hd__buf_1)
     5    0.23                           _06760_ (net)
                  2.58    0.01   10.88 ^ _55928_/A (sky130_fd_sc_hd__nor3_2)
                  0.28    0.11   10.99 v _55928_/Y (sky130_fd_sc_hd__nor3_2)
     1    0.00                           _03445_ (net)
                  0.28    0.00   10.99 v _73443_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.99   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73443_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.19   19.56   library setup time
                                 19.56   data required time
-----------------------------------------------------------------------------
                                 19.56   data required time
                                -10.99   data arrival time
-----------------------------------------------------------------------------
                                  8.57   slack (MET)


Startpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                  0.15    0.00   20.00 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.40   20.40 v _74671_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           mic.tmp2 (net)
                  0.04    0.00   20.40 v _73132_/A (sky130_fd_sc_hd__nor2_2)
                  3.79    2.85   23.25 ^ _73132_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.04                           io_out[0] (net)
                  3.86    0.44   23.70 ^ io_out[0] (out)
                                 23.70   data arrival time

                  0.15   40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -23.70   data arrival time
-----------------------------------------------------------------------------
                                 11.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73442_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.33    0.35    5.35 ^ wb_rst_i (in)
     3    0.25                           wb_rst_i (net)
                  0.45    0.00    5.35 ^ _36810_/A (sky130_fd_sc_hd__buf_1)
                  0.33    0.37    5.72 ^ _36810_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06278_ (net)
                  0.33    0.00    5.72 ^ _36811_/A (sky130_fd_sc_hd__buf_1)
                  1.31    1.10    6.82 ^ _36811_/X (sky130_fd_sc_hd__buf_1)
     5    0.11                           _06279_ (net)
                  1.31    0.04    6.85 ^ _36812_/A (sky130_fd_sc_hd__buf_1)
                  0.40    0.45    7.30 ^ _36812_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06280_ (net)
                  0.40    0.00    7.30 ^ _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.11    0.11    7.41 v _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.11    0.00    7.41 v _55930_/B (sky130_fd_sc_hd__and2b_2)
                  0.04    0.24    7.65 v _55930_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _19837_ (net)
                  0.04    0.00    7.65 v _55931_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.09    7.74 v _55931_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _03444_ (net)
                  0.03    0.00    7.74 v _73442_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.74   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73442_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -7.74   data arrival time
-----------------------------------------------------------------------------
                                 11.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73445_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.33    0.35    5.35 ^ wb_rst_i (in)
     3    0.25                           wb_rst_i (net)
                  0.45    0.00    5.35 ^ _36810_/A (sky130_fd_sc_hd__buf_1)
                  0.33    0.37    5.72 ^ _36810_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06278_ (net)
                  0.33    0.00    5.72 ^ _36811_/A (sky130_fd_sc_hd__buf_1)
                  1.31    1.10    6.82 ^ _36811_/X (sky130_fd_sc_hd__buf_1)
     5    0.11                           _06279_ (net)
                  1.31    0.04    6.85 ^ _36812_/A (sky130_fd_sc_hd__buf_1)
                  0.40    0.45    7.30 ^ _36812_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06280_ (net)
                  0.40    0.00    7.30 ^ _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.11    0.11    7.41 v _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.11    0.00    7.41 v _55923_/C1 (sky130_fd_sc_hd__o211a_2)
                  0.04    0.15    7.57 v _55923_/X (sky130_fd_sc_hd__o211a_2)
     1    0.00                           _03447_ (net)
                  0.04    0.00    7.57 v _73445_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.57   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73445_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09   19.66   library setup time
                                 19.66   data required time
-----------------------------------------------------------------------------
                                 19.66   data required time
                                 -7.57   data arrival time
-----------------------------------------------------------------------------
                                 12.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73444_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.33    0.35    5.35 ^ wb_rst_i (in)
     3    0.25                           wb_rst_i (net)
                  0.45    0.00    5.35 ^ _36810_/A (sky130_fd_sc_hd__buf_1)
                  0.33    0.37    5.72 ^ _36810_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06278_ (net)
                  0.33    0.00    5.72 ^ _36811_/A (sky130_fd_sc_hd__buf_1)
                  1.31    1.10    6.82 ^ _36811_/X (sky130_fd_sc_hd__buf_1)
     5    0.11                           _06279_ (net)
                  1.31    0.04    6.85 ^ _36812_/A (sky130_fd_sc_hd__buf_1)
                  0.40    0.45    7.30 ^ _36812_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06280_ (net)
                  0.40    0.00    7.30 ^ _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.11    0.11    7.41 v _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.11    0.00    7.41 v _55925_/B1 (sky130_fd_sc_hd__o21ai_2)
                  0.11    0.09    7.51 ^ _55925_/Y (sky130_fd_sc_hd__o21ai_2)
     1    0.01                           _19836_ (net)
                  0.11    0.00    7.51 ^ _55926_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.04    0.04    7.55 v _55926_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _03446_ (net)
                  0.04    0.00    7.55 v _73444_/D (sky130_fd_sc_hd__dfxtp_2)
                                  7.55   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73444_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.09   19.66   library setup time
                                 19.66   data required time
-----------------------------------------------------------------------------
                                 19.66   data required time
                                 -7.55   data arrival time
-----------------------------------------------------------------------------
                                 12.12   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73443_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.33    0.35    5.35 ^ wb_rst_i (in)
     3    0.25                           wb_rst_i (net)
                  0.45    0.00    5.35 ^ _36810_/A (sky130_fd_sc_hd__buf_1)
                  0.33    0.37    5.72 ^ _36810_/X (sky130_fd_sc_hd__buf_1)
     5    0.03                           _06278_ (net)
                  0.33    0.00    5.72 ^ _37029_/A (sky130_fd_sc_hd__buf_1)
                  1.02    0.88    6.61 ^ _37029_/X (sky130_fd_sc_hd__buf_1)
     5    0.09                           _06485_ (net)
                  1.02    0.01    6.62 ^ _37030_/A (sky130_fd_sc_hd__buf_1)
                  2.62    2.13    8.74 ^ _37030_/X (sky130_fd_sc_hd__buf_1)
     5    0.23                           _06486_ (net)
                  2.62    0.04    8.78 ^ _37456_/A (sky130_fd_sc_hd__buf_1)
                  2.58    2.09   10.87 ^ _37456_/X (sky130_fd_sc_hd__buf_1)
     5    0.23                           _06760_ (net)
                  2.58    0.01   10.88 ^ _55928_/A (sky130_fd_sc_hd__nor3_2)
                  0.28    0.11   10.99 v _55928_/Y (sky130_fd_sc_hd__nor3_2)
     1    0.00                           _03445_ (net)
                  0.28    0.00   10.99 v _73443_/D (sky130_fd_sc_hd__dfxtp_2)
                                 10.99   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73443_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.19   19.56   library setup time
                                 19.56   data required time
-----------------------------------------------------------------------------
                                 19.56   data required time
                                -10.99   data arrival time
-----------------------------------------------------------------------------
                                  8.57   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_40762_/A                               1.50    4.03   -2.53 (VIOLATED)
_43531_/A                               1.50    4.03   -2.53 (VIOLATED)
_37520_/A                               1.50    4.03   -2.53 (VIOLATED)
_51142_/A                               1.50    4.03   -2.53 (VIOLATED)
_38453_/A                               1.50    4.03   -2.53 (VIOLATED)
_37519_/X                               1.51    4.03   -2.52 (VIOLATED)
_73132_/Y                               1.50    3.79   -2.29 (VIOLATED)
_38403_/A                               1.50    3.20   -1.70 (VIOLATED)
_38353_/A                               1.50    3.20   -1.70 (VIOLATED)
_53826_/A                               1.50    3.20   -1.70 (VIOLATED)
_40630_/A                               1.50    3.20   -1.70 (VIOLATED)
_37568_/A                               1.50    3.20   -1.70 (VIOLATED)
_37567_/X                               1.51    3.20   -1.69 (VIOLATED)
_40759_/A_N                             1.50    3.05   -1.55 (VIOLATED)
_43528_/A_N                             1.50    3.05   -1.55 (VIOLATED)
_44515_/A_N                             1.50    3.05   -1.55 (VIOLATED)
_51049_/A_N                             1.50    3.05   -1.55 (VIOLATED)
_53734_/A_N                             1.50    3.05   -1.55 (VIOLATED)
_40752_/X                               1.51    3.05   -1.54 (VIOLATED)
_53779_/A                               1.50    2.90   -1.40 (VIOLATED)
_51095_/A                               1.50    2.90   -1.40 (VIOLATED)
_44416_/A                               1.50    2.90   -1.40 (VIOLATED)
_44467_/A                               1.50    2.90   -1.40 (VIOLATED)
_43280_/A                               1.50    2.90   -1.40 (VIOLATED)
_43274_/X                               1.51    2.90   -1.40 (VIOLATED)
_38401_/A                               1.50    2.73   -1.23 (VIOLATED)
_43227_/A                               1.50    2.72   -1.22 (VIOLATED)
_56090_/A                               1.50    2.72   -1.22 (VIOLATED)
_55820_/A                               1.50    2.72   -1.22 (VIOLATED)
_41421_/A                               1.50    2.72   -1.22 (VIOLATED)
_37326_/A                               1.50    2.72   -1.22 (VIOLATED)
_41470_/A                               1.50    2.72   -1.22 (VIOLATED)
_40274_/A                               1.50    2.71   -1.21 (VIOLATED)
_55220_/A                               1.50    2.71   -1.21 (VIOLATED)
_38395_/X                               1.51    2.71   -1.21 (VIOLATED)
_55444_/A                               1.50    2.71   -1.21 (VIOLATED)
_37325_/X                               1.51    2.70   -1.20 (VIOLATED)
_37558_/A                               1.50    2.69   -1.19 (VIOLATED)
_51052_/A                               1.50    2.69   -1.19 (VIOLATED)
_37069_/B                               1.50    2.69   -1.19 (VIOLATED)
_44518_/A                               1.50    2.69   -1.19 (VIOLATED)
_53737_/A                               1.50    2.69   -1.19 (VIOLATED)
_37068_/X                               1.51    2.69   -1.19 (VIOLATED)
_43655_/B2                              1.50    2.68   -1.18 (VIOLATED)
_37507_/B2                              1.50    2.68   -1.18 (VIOLATED)
_53915_/B2                              1.50    2.68   -1.18 (VIOLATED)
_38537_/B2                              1.50    2.68   -1.18 (VIOLATED)
_43223_/B2                              1.50    2.68   -1.18 (VIOLATED)
_37506_/X                               1.51    2.68   -1.18 (VIOLATED)
_40632_/A                               1.50    2.67   -1.17 (VIOLATED)
_43580_/A                               1.50    2.67   -1.17 (VIOLATED)
_37516_/A_N                             1.50    2.66   -1.16 (VIOLATED)
_38734_/A                               1.50    2.66   -1.16 (VIOLATED)
_38450_/A_N                             1.50    2.66   -1.16 (VIOLATED)
_37509_/X                               1.51    2.66   -1.16 (VIOLATED)
_42649_/B1                              1.50    2.62   -1.12 (VIOLATED)
_37456_/A                               1.50    2.62   -1.12 (VIOLATED)
_44603_/B1                              1.50    2.62   -1.12 (VIOLATED)
_54394_/A                               1.50    2.62   -1.12 (VIOLATED)
_37031_/A                               1.50    2.62   -1.12 (VIOLATED)
_37030_/X                               1.51    2.62   -1.12 (VIOLATED)
_43223_/A1                              1.50    2.58   -1.08 (VIOLATED)
_55932_/A                               1.50    2.58   -1.08 (VIOLATED)
_38537_/A1                              1.50    2.58   -1.08 (VIOLATED)
_37507_/A1                              1.50    2.58   -1.08 (VIOLATED)
_55928_/A                               1.50    2.58   -1.08 (VIOLATED)
_37456_/X                               1.51    2.58   -1.07 (VIOLATED)
_43232_/A                               1.50    2.56   -1.06 (VIOLATED)
_43770_/A                               1.50    2.56   -1.06 (VIOLATED)
_44152_/A                               1.50    2.56   -1.06 (VIOLATED)
_44990_/A                               1.50    2.56   -1.06 (VIOLATED)
_42244_/A                               1.50    2.56   -1.06 (VIOLATED)
_42243_/X                               1.51    2.56   -1.05 (VIOLATED)
_39882_/B1                              1.50    2.47   -0.97 (VIOLATED)
_37032_/B1                              1.50    2.47   -0.97 (VIOLATED)
_37060_/B1                              1.50    2.47   -0.97 (VIOLATED)
_43655_/A1                              1.50    2.47   -0.97 (VIOLATED)
_53915_/A1                              1.50    2.47   -0.97 (VIOLATED)
_37031_/X                               1.51    2.47   -0.96 (VIOLATED)
_46176_/A                               1.50    2.45   -0.95 (VIOLATED)
_47577_/A                               1.50    2.45   -0.95 (VIOLATED)
_43026_/A                               1.50    2.45   -0.95 (VIOLATED)
_49453_/A                               1.50    2.45   -0.95 (VIOLATED)
_49128_/A                               1.50    2.45   -0.95 (VIOLATED)
_55293_/B                               1.50    2.45   -0.95 (VIOLATED)
_55291_/B                               1.50    2.45   -0.95 (VIOLATED)
_55289_/B                               1.50    2.45   -0.95 (VIOLATED)
_43025_/X                               1.51    2.45   -0.94 (VIOLATED)
_55296_/B                               1.50    2.44   -0.94 (VIOLATED)
_55298_/B                               1.50    2.44   -0.94 (VIOLATED)
_55288_/X                               1.51    2.44   -0.94 (VIOLATED)
_40723_/A                               1.50    2.41   -0.91 (VIOLATED)
_53963_/A                               1.50    2.41   -0.91 (VIOLATED)
_36926_/A                               1.50    2.40   -0.90 (VIOLATED)
_52839_/B1                              1.50    2.40   -0.90 (VIOLATED)
_55880_/B1                              1.50    2.40   -0.90 (VIOLATED)
_36925_/X                               1.51    2.40   -0.90 (VIOLATED)
_38351_/A                               1.50    2.26   -0.76 (VIOLATED)
_54528_/A1                              1.50    2.26   -0.76 (VIOLATED)
_51819_/A1                              1.50    2.26   -0.76 (VIOLATED)
_49582_/A1                              1.50    2.26   -0.76 (VIOLATED)
_37565_/A                               1.50    2.25   -0.75 (VIOLATED)
_37559_/X                               1.51    2.25   -0.75 (VIOLATED)
_44604_/A2                              1.50    2.21   -0.71 (VIOLATED)
_38705_/B1                              1.50    2.21   -0.71 (VIOLATED)
_38693_/B1                              1.50    2.21   -0.71 (VIOLATED)
_53964_/B1                              1.50    2.21   -0.71 (VIOLATED)
_40724_/B1                              1.50    2.21   -0.71 (VIOLATED)
_38692_/X                               1.51    2.21   -0.70 (VIOLATED)
_44469_/A                               1.50    2.18   -0.68 (VIOLATED)
_44419_/A                               1.50    2.18   -0.68 (VIOLATED)
_53828_/A                               1.50    2.18   -0.68 (VIOLATED)
_53781_/A                               1.50    2.18   -0.68 (VIOLATED)
_51097_/A                               1.50    2.18   -0.68 (VIOLATED)
_44418_/X                               1.51    2.18   -0.67 (VIOLATED)
_55355_/A                               1.50    2.16   -0.66 (VIOLATED)
_54473_/A                               1.50    2.16   -0.66 (VIOLATED)
_37327_/A                               1.50    2.16   -0.66 (VIOLATED)
_40101_/A                               1.50    2.16   -0.66 (VIOLATED)
_42800_/A                               1.50    2.16   -0.66 (VIOLATED)
_37326_/X                               1.51    2.16   -0.65 (VIOLATED)
_53260_/A                               1.50    2.10   -0.60 (VIOLATED)
_52836_/A                               1.50    2.10   -0.60 (VIOLATED)
_52698_/A                               1.50    2.09   -0.59 (VIOLATED)
_52685_/A                               1.50    2.09   -0.59 (VIOLATED)
_52672_/A                               1.50    2.09   -0.59 (VIOLATED)
_52671_/X                               1.51    2.09   -0.59 (VIOLATED)
_53313_/A                               1.50    2.07   -0.57 (VIOLATED)
_53743_/A                               1.50    2.07   -0.57 (VIOLATED)
_54208_/A                               1.50    2.07   -0.57 (VIOLATED)
_52387_/A                               1.50    2.07   -0.57 (VIOLATED)
_41305_/A                               1.50    2.07   -0.57 (VIOLATED)
_41304_/X                               1.51    2.07   -0.56 (VIOLATED)
_55284_/B                               1.50    2.03   -0.53 (VIOLATED)
_55286_/B                               1.50    2.03   -0.53 (VIOLATED)
_55278_/B                               1.50    2.03   -0.53 (VIOLATED)
_55280_/B                               1.50    2.03   -0.53 (VIOLATED)
_55282_/B                               1.50    2.03   -0.53 (VIOLATED)
_55277_/X                               1.51    2.03   -0.52 (VIOLATED)
_45974_/A                               1.50    2.01   -0.51 (VIOLATED)
_46011_/A                               1.50    2.01   -0.51 (VIOLATED)
_43064_/A                               1.50    2.01   -0.51 (VIOLATED)
_43101_/A                               1.50    2.01   -0.51 (VIOLATED)
_43027_/A                               1.50    2.01   -0.51 (VIOLATED)
_51273_/A                               1.50    2.01   -0.51 (VIOLATED)
_50282_/A                               1.50    2.01   -0.51 (VIOLATED)
_52044_/A                               1.50    2.00   -0.50 (VIOLATED)
_43026_/X                               1.51    2.01   -0.50 (VIOLATED)
_49939_/A                               1.50    2.00   -0.50 (VIOLATED)
_48744_/A                               1.50    2.00   -0.50 (VIOLATED)
_48743_/X                               1.51    2.00   -0.49 (VIOLATED)
_41110_/A                               1.50    1.95   -0.45 (VIOLATED)
_40661_/A                               1.50    1.95   -0.45 (VIOLATED)
_39623_/A                               1.50    1.95   -0.45 (VIOLATED)
_39271_/A                               1.50    1.95   -0.45 (VIOLATED)
_41898_/A                               1.50    1.95   -0.45 (VIOLATED)
_39270_/X                               1.51    1.95   -0.45 (VIOLATED)
_44649_/A                               1.50    1.94   -0.44 (VIOLATED)
_41306_/A                               1.50    1.94   -0.44 (VIOLATED)
_51150_/A                               1.50    1.94   -0.44 (VIOLATED)
_44984_/A                               1.50    1.94   -0.44 (VIOLATED)
_45884_/A                               1.50    1.94   -0.44 (VIOLATED)
_41305_/X                               1.51    1.94   -0.44 (VIOLATED)
_55765_/B                               1.50    1.93   -0.43 (VIOLATED)
_55763_/B                               1.50    1.93   -0.43 (VIOLATED)
_55750_/B                               1.50    1.93   -0.43 (VIOLATED)
_55752_/B                               1.50    1.93   -0.43 (VIOLATED)
_55748_/B                               1.50    1.93   -0.43 (VIOLATED)
_55747_/X                               1.51    1.93   -0.43 (VIOLATED)
_43149_/C1                              1.50    1.92   -0.42 (VIOLATED)
_43152_/C1                              1.50    1.92   -0.42 (VIOLATED)
_42769_/C1                              1.50    1.91   -0.41 (VIOLATED)
_42763_/C1                              1.50    1.91   -0.41 (VIOLATED)
_42766_/C1                              1.50    1.91   -0.41 (VIOLATED)
_42762_/X                               1.51    1.91   -0.41 (VIOLATED)
_41078_/B                               1.50    1.90   -0.40 (VIOLATED)
_40938_/A                               1.50    1.90   -0.40 (VIOLATED)
_38185_/B                               1.50    1.90   -0.40 (VIOLATED)
_43825_/A                               1.50    1.90   -0.40 (VIOLATED)
_44085_/A                               1.50    1.90   -0.40 (VIOLATED)
_38184_/X                               1.51    1.90   -0.39 (VIOLATED)
_49739_/C1                              1.50    1.89   -0.39 (VIOLATED)
_49765_/C1                              1.50    1.88   -0.38 (VIOLATED)
_49768_/C1                              1.50    1.88   -0.38 (VIOLATED)
_49770_/C1                              1.50    1.88   -0.38 (VIOLATED)
_49772_/C1                              1.50    1.88   -0.38 (VIOLATED)
_49738_/X                               1.51    1.88   -0.38 (VIOLATED)
_37257_/A                               1.50    1.87   -0.37 (VIOLATED)
_37087_/A                               1.50    1.87   -0.37 (VIOLATED)
_55767_/A                               1.50    1.87   -0.37 (VIOLATED)
_55613_/A                               1.50    1.87   -0.37 (VIOLATED)
_55747_/A                               1.50    1.87   -0.37 (VIOLATED)
_37063_/Y                               1.50    1.87   -0.37 (VIOLATED)
_55555_/A                               1.50    1.87   -0.37 (VIOLATED)
_37325_/A                               1.50    1.87   -0.37 (VIOLATED)
_55690_/A                               1.50    1.87   -0.37 (VIOLATED)
_37064_/A                               1.50    1.87   -0.37 (VIOLATED)
_55981_/A                               1.50    1.87   -0.37 (VIOLATED)
_37086_/X                               1.51    1.87   -0.37 (VIOLATED)
_44971_/A                               1.50    1.85   -0.35 (VIOLATED)
_44633_/A                               1.50    1.85   -0.35 (VIOLATED)
_44619_/A                               1.50    1.85   -0.35 (VIOLATED)
_44547_/A                               1.50    1.85   -0.35 (VIOLATED)
_44536_/A                               1.50    1.85   -0.35 (VIOLATED)
_43155_/A                               1.50    1.84   -0.34 (VIOLATED)
_44535_/X                               1.51    1.85   -0.34 (VIOLATED)
_42762_/A                               1.50    1.84   -0.34 (VIOLATED)
_42528_/A                               1.50    1.84   -0.34 (VIOLATED)
_42542_/A                               1.50    1.84   -0.34 (VIOLATED)
_42557_/A                               1.50    1.84   -0.34 (VIOLATED)
_42527_/X                               1.51    1.84   -0.33 (VIOLATED)
_50683_/B1                              1.50    1.82   -0.32 (VIOLATED)
_52898_/B1                              1.50    1.82   -0.32 (VIOLATED)
_52878_/B1                              1.50    1.82   -0.32 (VIOLATED)
_52811_/B1                              1.50    1.82   -0.32 (VIOLATED)
_37719_/B1                              1.50    1.82   -0.32 (VIOLATED)
_37718_/X                               1.51    1.82   -0.32 (VIOLATED)
_55173_/A                               1.50    1.79   -0.29 (VIOLATED)
_55295_/A                               1.50    1.79   -0.29 (VIOLATED)
_55506_/A                               1.50    1.79   -0.29 (VIOLATED)
_52830_/A                               1.50    1.79   -0.29 (VIOLATED)
_52883_/A                               1.50    1.79   -0.29 (VIOLATED)
_52826_/X                               1.51    1.79   -0.28 (VIOLATED)
_55358_/A                               1.50    1.78   -0.28 (VIOLATED)
_38617_/A                               1.50    1.78   -0.28 (VIOLATED)
_44611_/Y                               1.49    1.77   -0.27 (VIOLATED)
_45970_/A                               1.50    1.77   -0.27 (VIOLATED)
_37065_/A                               1.50    1.77   -0.27 (VIOLATED)
_37086_/A                               1.50    1.77   -0.27 (VIOLATED)
_55876_/D1                              1.50    1.77   -0.27 (VIOLATED)
_45904_/B1                              1.50    1.77   -0.27 (VIOLATED)
_54651_/C1                              1.50    1.77   -0.27 (VIOLATED)
_54659_/C1                              1.50    1.77   -0.27 (VIOLATED)
_54667_/C1                              1.50    1.77   -0.27 (VIOLATED)
_37064_/X                               1.51    1.77   -0.27 (VIOLATED)
_44627_/A                               1.50    1.77   -0.27 (VIOLATED)
_44612_/A                               1.50    1.77   -0.27 (VIOLATED)
_44641_/C                               1.50    1.77   -0.27 (VIOLATED)
_40799_/A                               1.50    1.77   -0.27 (VIOLATED)
_38576_/A                               1.50    1.77   -0.27 (VIOLATED)
_51247_/A                               1.50    1.77   -0.27 (VIOLATED)
_43963_/A                               1.50    1.77   -0.27 (VIOLATED)
_53588_/A                               1.50    1.77   -0.27 (VIOLATED)
_45903_/X                               1.51    1.77   -0.26 (VIOLATED)
_38575_/X                               1.51    1.77   -0.26 (VIOLATED)
_38944_/A2                              1.50    1.75   -0.25 (VIOLATED)
_38959_/A2                              1.50    1.75   -0.25 (VIOLATED)
_44938_/A2                              1.50    1.75   -0.25 (VIOLATED)
_49732_/A2                              1.50    1.75   -0.25 (VIOLATED)
_51991_/A2                              1.50    1.75   -0.25 (VIOLATED)
_38939_/X                               1.51    1.75   -0.25 (VIOLATED)
_38799_/A                               1.50    1.74   -0.24 (VIOLATED)
_41794_/A                               1.50    1.74   -0.24 (VIOLATED)
_46495_/A                               1.50    1.74   -0.24 (VIOLATED)
_48169_/A                               1.50    1.73   -0.23 (VIOLATED)
_51703_/A                               1.50    1.73   -0.23 (VIOLATED)
_38798_/X                               1.51    1.73   -0.23 (VIOLATED)
_41360_/B                               1.50    1.72   -0.22 (VIOLATED)
_43478_/A                               1.50    1.72   -0.22 (VIOLATED)
_40323_/A                               1.50    1.72   -0.22 (VIOLATED)
_38015_/B                               1.50    1.72   -0.22 (VIOLATED)
_44365_/A                               1.50    1.72   -0.22 (VIOLATED)
_41126_/B                               1.50    1.72   -0.22 (VIOLATED)
_40566_/A                               1.50    1.72   -0.22 (VIOLATED)
_38235_/B                               1.50    1.72   -0.22 (VIOLATED)
_43871_/A                               1.50    1.72   -0.22 (VIOLATED)
_41885_/A                               1.50    1.72   -0.22 (VIOLATED)
_41872_/A                               1.50    1.72   -0.22 (VIOLATED)
_41857_/A                               1.50    1.72   -0.22 (VIOLATED)
_44139_/A                               1.50    1.72   -0.22 (VIOLATED)
_41844_/A                               1.50    1.72   -0.22 (VIOLATED)
_38014_/X                               1.51    1.72   -0.21 (VIOLATED)
_41504_/A                               1.50    1.71   -0.21 (VIOLATED)
_49622_/A                               1.50    1.71   -0.21 (VIOLATED)
_51824_/A                               1.50    1.71   -0.21 (VIOLATED)
_51876_/A                               1.50    1.71   -0.21 (VIOLATED)
_54553_/A                               1.50    1.71   -0.21 (VIOLATED)
_38189_/A                               1.50    1.71   -0.21 (VIOLATED)
_38234_/X                               1.51    1.72   -0.21 (VIOLATED)
_41503_/X                               1.51    1.71   -0.21 (VIOLATED)
_38188_/X                               1.51    1.71   -0.21 (VIOLATED)
_41169_/B                               1.50    1.70   -0.20 (VIOLATED)
_40521_/A                               1.50    1.70   -0.20 (VIOLATED)
_37730_/A                               1.50    1.70   -0.20 (VIOLATED)
_43914_/A                               1.50    1.70   -0.20 (VIOLATED)
_44184_/A                               1.50    1.70   -0.20 (VIOLATED)
_37726_/X                               1.51    1.70   -0.19 (VIOLATED)
_54475_/B1                              1.50    1.69   -0.19 (VIOLATED)
_54478_/B1                              1.50    1.69   -0.19 (VIOLATED)
_54481_/B1                              1.50    1.69   -0.19 (VIOLATED)
_55273_/B                               1.50    1.69   -0.19 (VIOLATED)
_55275_/B                               1.50    1.69   -0.19 (VIOLATED)
_54474_/X                               1.51    1.69   -0.19 (VIOLATED)
_49734_/B1                              1.50    1.68   -0.18 (VIOLATED)
_51982_/B1                              1.50    1.68   -0.18 (VIOLATED)
_51992_/B1                              1.50    1.68   -0.18 (VIOLATED)
_54633_/B1                              1.50    1.68   -0.18 (VIOLATED)
_54657_/B1                              1.50    1.68   -0.18 (VIOLATED)
_49733_/X                               1.51    1.68   -0.18 (VIOLATED)
_53568_/A1                              1.50    1.67   -0.17 (VIOLATED)
_54093_/A1                              1.50    1.67   -0.17 (VIOLATED)
_54049_/A1                              1.50    1.67   -0.17 (VIOLATED)
_54269_/A1                              1.50    1.67   -0.17 (VIOLATED)
_37910_/A1                              1.50    1.67   -0.17 (VIOLATED)
_37908_/X                               1.51    1.67   -0.17 (VIOLATED)
_41259_/B                               1.50    1.66   -0.16 (VIOLATED)
_43375_/A                               1.50    1.66   -0.16 (VIOLATED)
_44273_/A                               1.50    1.66   -0.16 (VIOLATED)
_40425_/A                               1.50    1.66   -0.16 (VIOLATED)
_37870_/B                               1.50    1.66   -0.16 (VIOLATED)
_43282_/A                               1.50    1.66   -0.16 (VIOLATED)
_43229_/A                               1.50    1.66   -0.16 (VIOLATED)
_41423_/A                               1.50    1.66   -0.16 (VIOLATED)
_41472_/A                               1.50    1.66   -0.16 (VIOLATED)
_40277_/A                               1.50    1.66   -0.16 (VIOLATED)
_37869_/X                               1.51    1.66   -0.16 (VIOLATED)
_40276_/X                               1.51    1.66   -0.15 (VIOLATED)
_46488_/A                               1.50    1.65   -0.15 (VIOLATED)
_46435_/A                               1.50    1.65   -0.15 (VIOLATED)
_48077_/A                               1.50    1.65   -0.15 (VIOLATED)
_48025_/A                               1.50    1.65   -0.15 (VIOLATED)
_44824_/A                               1.50    1.65   -0.15 (VIOLATED)
_53563_/A1                              1.50    1.64   -0.14 (VIOLATED)
_54089_/A1                              1.50    1.64   -0.14 (VIOLATED)
_44823_/X                               1.51    1.65   -0.14 (VIOLATED)
_54045_/A1                              1.50    1.64   -0.14 (VIOLATED)
_54265_/A1                              1.50    1.64   -0.14 (VIOLATED)
_37901_/A1                              1.50    1.64   -0.14 (VIOLATED)
_40188_/A                               1.50    1.64   -0.14 (VIOLATED)
_37404_/A                               1.50    1.64   -0.14 (VIOLATED)
_53565_/A1                              1.50    1.64   -0.14 (VIOLATED)
_37071_/A                               1.50    1.64   -0.14 (VIOLATED)
_54091_/A1                              1.50    1.64   -0.14 (VIOLATED)
_37900_/X                               1.51    1.64   -0.14 (VIOLATED)
_54047_/A1                              1.50    1.64   -0.14 (VIOLATED)
_54267_/A1                              1.50    1.64   -0.14 (VIOLATED)
_37905_/A1                              1.50    1.64   -0.14 (VIOLATED)
_41094_/A                               1.50    1.63   -0.13 (VIOLATED)
_51722_/A                               1.50    1.63   -0.13 (VIOLATED)
_43934_/A                               1.50    1.63   -0.13 (VIOLATED)
_38205_/A                               1.50    1.63   -0.13 (VIOLATED)
_37759_/A                               1.50    1.63   -0.13 (VIOLATED)
_51448_/A                               1.50    1.63   -0.13 (VIOLATED)
_38483_/A                               1.50    1.63   -0.13 (VIOLATED)
_38547_/A                               1.50    1.63   -0.13 (VIOLATED)
_38573_/A                               1.50    1.63   -0.13 (VIOLATED)
_47933_/A                               1.50    1.63   -0.13 (VIOLATED)
_38982_/A                               1.50    1.63   -0.13 (VIOLATED)
_38594_/A                               1.50    1.63   -0.13 (VIOLATED)
_38782_/C1                              1.50    1.63   -0.13 (VIOLATED)
_38790_/C1                              1.50    1.63   -0.13 (VIOLATED)
_38772_/C1                              1.50    1.63   -0.13 (VIOLATED)
_49731_/B1                              1.50    1.63   -0.13 (VIOLATED)
_51990_/B1                              1.50    1.63   -0.13 (VIOLATED)
_38943_/B1                              1.50    1.63   -0.13 (VIOLATED)
_38958_/B1                              1.50    1.63   -0.13 (VIOLATED)
_44937_/B1                              1.50    1.63   -0.13 (VIOLATED)
_55172_/C1                              1.50    1.63   -0.13 (VIOLATED)
_73181_/C1                              1.50    1.63   -0.13 (VIOLATED)
_37904_/X                               1.51    1.64   -0.13 (VIOLATED)
_37758_/X                               1.51    1.63   -0.13 (VIOLATED)
_37070_/X                               1.51    1.63   -0.13 (VIOLATED)
_38482_/X                               1.51    1.63   -0.13 (VIOLATED)
_38942_/X                               1.51    1.63   -0.13 (VIOLATED)
_38771_/X                               1.51    1.63   -0.12 (VIOLATED)
_54336_/A                               1.50    1.62   -0.12 (VIOLATED)
_53684_/A                               1.50    1.62   -0.12 (VIOLATED)
_55640_/A                               1.50    1.62   -0.12 (VIOLATED)
_52824_/A                               1.50    1.62   -0.12 (VIOLATED)
_52886_/A                               1.50    1.62   -0.12 (VIOLATED)
_40599_/A                               1.50    1.62   -0.12 (VIOLATED)
_41394_/A                               1.50    1.62   -0.12 (VIOLATED)
_38056_/A                               1.50    1.62   -0.12 (VIOLATED)
_44115_/A                               1.50    1.62   -0.12 (VIOLATED)
_51407_/A                               1.50    1.62   -0.12 (VIOLATED)
_37637_/A                               1.50    1.61   -0.11 (VIOLATED)
_40801_/A                               1.50    1.61   -0.11 (VIOLATED)
_38578_/A                               1.50    1.61   -0.11 (VIOLATED)
_52821_/X                               1.51    1.62   -0.11 (VIOLATED)
_54007_/A                               1.50    1.61   -0.11 (VIOLATED)
_43966_/A                               1.50    1.61   -0.11 (VIOLATED)
_37811_/B                               1.50    1.61   -0.11 (VIOLATED)
_40478_/A                               1.50    1.61   -0.11 (VIOLATED)
_41217_/B                               1.50    1.61   -0.11 (VIOLATED)
_38055_/X                               1.51    1.62   -0.11 (VIOLATED)
_43333_/A                               1.50    1.61   -0.11 (VIOLATED)
_44232_/A                               1.50    1.61   -0.11 (VIOLATED)
_37632_/X                               1.51    1.61   -0.11 (VIOLATED)
_52891_/C1                              1.50    1.61   -0.11 (VIOLATED)
_52894_/C1                              1.50    1.61   -0.11 (VIOLATED)
_52897_/C1                              1.50    1.61   -0.11 (VIOLATED)
_52837_/C1                              1.50    1.61   -0.11 (VIOLATED)
_37810_/X                               1.51    1.61   -0.10 (VIOLATED)
_53258_/C1                              1.50    1.60   -0.10 (VIOLATED)
_43331_/B                               1.50    1.60   -0.10 (VIOLATED)
_43144_/B                               1.50    1.60   -0.10 (VIOLATED)
_53612_/A                               1.50    1.60   -0.10 (VIOLATED)
_53251_/B                               1.50    1.60   -0.10 (VIOLATED)
_53969_/A                               1.50    1.60   -0.10 (VIOLATED)
_51197_/B                               1.50    1.60   -0.10 (VIOLATED)
_51477_/A                               1.50    1.60   -0.10 (VIOLATED)
_43656_/A                               1.50    1.60   -0.10 (VIOLATED)
_43141_/A                               1.50    1.60   -0.10 (VIOLATED)
_40321_/B                               1.50    1.60   -0.10 (VIOLATED)
_51148_/A                               1.50    1.60   -0.10 (VIOLATED)
_51145_/A                               1.50    1.60   -0.10 (VIOLATED)
_45887_/A                               1.50    1.60   -0.10 (VIOLATED)
_45954_/A                               1.50    1.60   -0.10 (VIOLATED)
_47516_/A                               1.50    1.60   -0.10 (VIOLATED)
_52836_/X                               1.51    1.60   -0.10 (VIOLATED)
_43137_/X                               1.51    1.60   -0.10 (VIOLATED)
_40320_/X                               1.51    1.60   -0.10 (VIOLATED)
_45884_/X                               1.51    1.60   -0.09 (VIOLATED)
_40992_/B                               1.50    1.59   -0.09 (VIOLATED)
_40836_/A                               1.50    1.59   -0.09 (VIOLATED)
_38088_/B                               1.50    1.59   -0.09 (VIOLATED)
_43723_/A                               1.50    1.59   -0.09 (VIOLATED)
_43999_/A                               1.50    1.59   -0.09 (VIOLATED)
_38087_/X                               1.51    1.59   -0.09 (VIOLATED)
_49544_/B1                              1.50    1.58   -0.08 (VIOLATED)
_38692_/A                               1.50    1.58   -0.08 (VIOLATED)
_51781_/B1                              1.50    1.58   -0.08 (VIOLATED)
_37506_/A                               1.50    1.58   -0.08 (VIOLATED)
_54492_/B1                              1.50    1.58   -0.08 (VIOLATED)
_37505_/X                               1.51    1.58   -0.07 (VIOLATED)
_51271_/A                               1.50    1.57   -0.07 (VIOLATED)
_53995_/A                               1.50    1.57   -0.07 (VIOLATED)
_53350_/A                               1.50    1.57   -0.07 (VIOLATED)
_37793_/A                               1.50    1.57   -0.07 (VIOLATED)
_43818_/A                               1.50    1.57   -0.07 (VIOLATED)
_48181_/A2                              1.50    1.57   -0.07 (VIOLATED)
_54203_/A                               1.50    1.57   -0.07 (VIOLATED)
_38961_/A2                              1.50    1.57   -0.07 (VIOLATED)
_38946_/A2                              1.50    1.57   -0.07 (VIOLATED)
_44939_/A2                              1.50    1.57   -0.07 (VIOLATED)
_44656_/A                               1.50    1.57   -0.07 (VIOLATED)
_38035_/A                               1.50    1.57   -0.07 (VIOLATED)
_37920_/A                               1.50    1.57   -0.07 (VIOLATED)
_37896_/A                               1.50    1.57   -0.07 (VIOLATED)
_45943_/B1                              1.50    1.56   -0.06 (VIOLATED)
_37792_/X                               1.51    1.57   -0.06 (VIOLATED)
_38945_/X                               1.51    1.57   -0.06 (VIOLATED)
_37895_/X                               1.51    1.56   -0.06 (VIOLATED)
_43731_/A                               1.50    1.55   -0.05 (VIOLATED)
_53691_/A1                              1.50    1.55   -0.05 (VIOLATED)
_54342_/A1                              1.50    1.55   -0.05 (VIOLATED)
_40897_/A                               1.50    1.55   -0.05 (VIOLATED)
_37823_/A                               1.50    1.55   -0.05 (VIOLATED)
_37822_/X                               1.51    1.55   -0.05 (VIOLATED)
_38020_/B                               1.50    1.54   -0.04 (VIOLATED)
_51203_/A                               1.50    1.54   -0.04 (VIOLATED)
_41362_/B                               1.50    1.54   -0.04 (VIOLATED)
_54380_/A                               1.50    1.54   -0.04 (VIOLATED)
_53637_/A                               1.50    1.54   -0.04 (VIOLATED)
_55758_/A                               1.50    1.54   -0.04 (VIOLATED)
_55759_/A                               1.50    1.54   -0.04 (VIOLATED)
_55760_/A                               1.50    1.54   -0.04 (VIOLATED)
_55761_/A                               1.50    1.54   -0.04 (VIOLATED)
_55762_/A                               1.50    1.54   -0.04 (VIOLATED)
_38019_/X                               1.51    1.54   -0.04 (VIOLATED)
_40596_/A                               1.50    1.53   -0.03 (VIOLATED)
_38052_/A                               1.50    1.53   -0.03 (VIOLATED)
_55754_/X                               1.51    1.54   -0.03 (VIOLATED)
_41390_/A                               1.50    1.53   -0.03 (VIOLATED)
_37831_/A                               1.50    1.53   -0.03 (VIOLATED)
_40903_/A                               1.50    1.53   -0.03 (VIOLATED)
_44112_/A                               1.50    1.53   -0.03 (VIOLATED)
_43737_/A                               1.50    1.53   -0.03 (VIOLATED)
_51404_/A                               1.50    1.53   -0.03 (VIOLATED)
_37755_/A                               1.50    1.53   -0.03 (VIOLATED)
_51298_/A                               1.50    1.53   -0.03 (VIOLATED)
_46371_/A                               1.50    1.53   -0.03 (VIOLATED)
_47893_/A                               1.50    1.53   -0.03 (VIOLATED)
_47917_/A                               1.50    1.53   -0.03 (VIOLATED)
_46331_/A                               1.50    1.53   -0.03 (VIOLATED)
_46352_/A                               1.50    1.53   -0.03 (VIOLATED)
_38051_/X                               1.51    1.53   -0.03 (VIOLATED)
_37754_/X                               1.51    1.53   -0.03 (VIOLATED)
_46330_/X                               1.51    1.53   -0.02 (VIOLATED)
_38958_/A2                              1.50    1.52   -0.02 (VIOLATED)
_38943_/A2                              1.50    1.52   -0.02 (VIOLATED)
_38490_/C1                              1.50    1.52   -0.02 (VIOLATED)
_38486_/C1                              1.50    1.52   -0.02 (VIOLATED)
_38484_/C1                              1.50    1.52   -0.02 (VIOLATED)
_38488_/C1                              1.50    1.52   -0.02 (VIOLATED)
_44937_/A2                              1.50    1.52   -0.02 (VIOLATED)
_48179_/A2                              1.50    1.52   -0.02 (VIOLATED)
_51990_/A2                              1.50    1.52   -0.02 (VIOLATED)
_38544_/C1                              1.50    1.51   -0.01 (VIOLATED)
_54026_/A                               1.50    1.51   -0.01 (VIOLATED)
_53545_/A                               1.50    1.51   -0.01 (VIOLATED)
_43721_/A                               1.50    1.51   -0.01 (VIOLATED)
_43997_/A                               1.50    1.51   -0.01 (VIOLATED)
_51282_/A                               1.50    1.51   -0.01 (VIOLATED)
_37694_/B                               1.50    1.51   -0.01 (VIOLATED)
_40727_/A                               1.50    1.51   -0.01 (VIOLATED)
_38541_/A                               1.50    1.51   -0.01 (VIOLATED)
_43658_/A                               1.50    1.51   -0.01 (VIOLATED)
_43146_/A                               1.50    1.51   -0.01 (VIOLATED)
_38941_/X                               1.51    1.52   -0.01 (VIOLATED)
_38483_/X                               1.51    1.51   -0.01 (VIOLATED)
_43720_/X                               1.51    1.51   -0.01 (VIOLATED)
_37693_/X                               1.51    1.51   -0.01 (VIOLATED)
_43734_/A                               1.50    1.50   -0.00 (VIOLATED)
_53694_/A1                              1.50    1.50   -0.00 (VIOLATED)
_54346_/A1                              1.50    1.50   -0.00 (VIOLATED)
_40900_/A                               1.50    1.50   -0.00 (VIOLATED)
_37828_/A                               1.50    1.50   -0.00 (VIOLATED)
_38549_/A                               1.50    1.50   -0.00 (VIOLATED)
_37645_/A                               1.50    1.50   -0.00 (VIOLATED)
_47826_/A                               1.50    1.50   -0.00 (VIOLATED)
_40864_/A                               1.50    1.50   -0.00 (VIOLATED)
_49126_/A                               1.50    1.50   -0.00 (VIOLATED)
_49275_/A                               1.50    1.50   -0.00 (VIOLATED)
_49339_/A                               1.50    1.50   -0.00 (VIOLATED)
_47863_/A                               1.50    1.50   -0.00 (VIOLATED)
_43728_/A                               1.50    1.50   -0.00 (VIOLATED)
_53689_/A1                              1.50    1.50   -0.00 (VIOLATED)
_54340_/A1                              1.50    1.50   -0.00 (VIOLATED)
_40894_/A                               1.50    1.50   -0.00 (VIOLATED)
_37817_/A                               1.50    1.50   -0.00 (VIOLATED)
_43153_/A                               1.50    1.50   -0.00 (VIOLATED)
_54364_/A1                              1.50    1.50   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_37519_/X                               0.13    0.35   -0.22 (VIOLATED)
_37567_/X                               0.13    0.28   -0.15 (VIOLATED)
_40752_/X                               0.13    0.27   -0.14 (VIOLATED)
_43274_/X                               0.13    0.25   -0.12 (VIOLATED)
_37325_/X                               0.13    0.24   -0.11 (VIOLATED)
_38395_/X                               0.13    0.24   -0.11 (VIOLATED)
_37068_/X                               0.13    0.24   -0.11 (VIOLATED)
_37506_/X                               0.13    0.24   -0.11 (VIOLATED)
_37509_/X                               0.13    0.23   -0.10 (VIOLATED)
_37030_/X                               0.13    0.23   -0.10 (VIOLATED)
_37456_/X                               0.13    0.23   -0.10 (VIOLATED)
_42243_/X                               0.13    0.22   -0.09 (VIOLATED)
_37031_/X                               0.13    0.22   -0.09 (VIOLATED)
_43025_/X                               0.13    0.22   -0.09 (VIOLATED)
_55288_/X                               0.13    0.21   -0.08 (VIOLATED)
_36925_/X                               0.13    0.21   -0.08 (VIOLATED)
_37559_/X                               0.13    0.20   -0.07 (VIOLATED)
_38692_/X                               0.13    0.19   -0.06 (VIOLATED)
_37326_/X                               0.13    0.19   -0.06 (VIOLATED)
_44418_/X                               0.13    0.19   -0.06 (VIOLATED)
_52671_/X                               0.13    0.18   -0.05 (VIOLATED)
_41304_/X                               0.13    0.18   -0.05 (VIOLATED)
_55277_/X                               0.13    0.18   -0.05 (VIOLATED)
_43026_/X                               0.13    0.18   -0.05 (VIOLATED)
_48743_/X                               0.13    0.17   -0.04 (VIOLATED)
_41305_/X                               0.13    0.17   -0.04 (VIOLATED)
_39270_/X                               0.13    0.17   -0.04 (VIOLATED)
_55747_/X                               0.13    0.17   -0.04 (VIOLATED)
_37063_/Y                               0.14    0.18   -0.04 (VIOLATED)
_42762_/X                               0.13    0.17   -0.04 (VIOLATED)
_38184_/X                               0.13    0.17   -0.04 (VIOLATED)
_49738_/X                               0.13    0.17   -0.04 (VIOLATED)
_37086_/X                               0.13    0.16   -0.03 (VIOLATED)
_44535_/X                               0.13    0.16   -0.03 (VIOLATED)
_42527_/X                               0.13    0.16   -0.03 (VIOLATED)
_37718_/X                               0.13    0.16   -0.03 (VIOLATED)
_52826_/X                               0.13    0.16   -0.03 (VIOLATED)
_37064_/X                               0.13    0.16   -0.03 (VIOLATED)
_45903_/X                               0.13    0.16   -0.03 (VIOLATED)
_38575_/X                               0.13    0.15   -0.02 (VIOLATED)
_38939_/X                               0.13    0.15   -0.02 (VIOLATED)
_38798_/X                               0.13    0.15   -0.02 (VIOLATED)
_38014_/X                               0.13    0.15   -0.02 (VIOLATED)
_38234_/X                               0.13    0.15   -0.02 (VIOLATED)
_41503_/X                               0.13    0.15   -0.02 (VIOLATED)
_44611_/Y                               0.09    0.11   -0.02 (VIOLATED)
_38188_/X                               0.13    0.15   -0.02 (VIOLATED)
_37726_/X                               0.13    0.15   -0.02 (VIOLATED)
_54474_/X                               0.13    0.15   -0.02 (VIOLATED)
_49733_/X                               0.13    0.15   -0.02 (VIOLATED)
_37908_/X                               0.13    0.15   -0.02 (VIOLATED)
_37869_/X                               0.13    0.15   -0.02 (VIOLATED)
_40276_/X                               0.13    0.15   -0.02 (VIOLATED)
_44823_/X                               0.13    0.14   -0.01 (VIOLATED)
_37070_/X                               0.13    0.14   -0.01 (VIOLATED)
_37900_/X                               0.13    0.14   -0.01 (VIOLATED)
_37758_/X                               0.13    0.14   -0.01 (VIOLATED)
_38942_/X                               0.13    0.14   -0.01 (VIOLATED)
_38771_/X                               0.13    0.14   -0.01 (VIOLATED)
_38482_/X                               0.13    0.14   -0.01 (VIOLATED)
_37904_/X                               0.13    0.14   -0.01 (VIOLATED)
_52821_/X                               0.13    0.14   -0.01 (VIOLATED)
_38055_/X                               0.13    0.14   -0.01 (VIOLATED)
_37810_/X                               0.13    0.14   -0.01 (VIOLATED)
_52836_/X                               0.13    0.14   -0.01 (VIOLATED)
_37632_/X                               0.13    0.14   -0.01 (VIOLATED)
_45884_/X                               0.13    0.14   -0.01 (VIOLATED)
_43137_/X                               0.13    0.14   -0.01 (VIOLATED)
_40320_/X                               0.13    0.14   -0.01 (VIOLATED)
_38087_/X                               0.13    0.14   -0.01 (VIOLATED)
_38945_/X                               0.13    0.14   -0.01 (VIOLATED)
_37505_/X                               0.13    0.14   -0.01 (VIOLATED)
_37792_/X                               0.13    0.14   -0.01 (VIOLATED)
_37895_/X                               0.13    0.14   -0.01 (VIOLATED)
_37822_/X                               0.13    0.14   -0.01 (VIOLATED)
_55754_/X                               0.13    0.14   -0.01 (VIOLATED)
_38019_/X                               0.13    0.14   -0.01 (VIOLATED)
_37754_/X                               0.13    0.13   -0.00 (VIOLATED)
_38051_/X                               0.13    0.13   -0.00 (VIOLATED)
_46330_/X                               0.13    0.13   -0.00 (VIOLATED)
_38483_/X                               0.13    0.13   -0.00 (VIOLATED)
_37693_/X                               0.13    0.13   -0.00 (VIOLATED)
_38941_/X                               0.13    0.13   -0.00 (VIOLATED)
_43720_/X                               0.13    0.13   -0.00 (VIOLATED)
_37644_/X                               0.13    0.13   -0.00 (VIOLATED)
_47825_/X                               0.13    0.13   -0.00 (VIOLATED)
_37649_/X                               0.13    0.13   -0.00 (VIOLATED)
_37827_/X                               0.13    0.13   -0.00 (VIOLATED)
_37816_/X                               0.13    0.13   -0.00 (VIOLATED)
_37774_/X                               0.13    0.13   -0.00 (VIOLATED)


===========================================================================
max slew violation count 523
max fanout violation count 0
max cap violation count 90
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 8.57

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.19
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_79325_/GATE_N v
   8.05
_73483_/CLK ^
   0.00      0.00       8.05

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.36e-03   5.43e-04   5.03e-08   6.90e-03  69.9%
Combinational          1.39e-03   1.58e-03   1.20e-07   2.98e-03  30.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.75e-03   2.13e-03   1.70e-07   9.88e-03 100.0%
                          78.5%      21.5%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 580848 u^2 7% utilization.
area_report_end
[INFO]: Global placement was successful
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/6-pdn.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/7-global.def
[INFO]: Incremented step index to 7.
[INFO]: Running Resizer Design Optimizations...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/7-global.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 162998 components and 565373 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 416328 connections.
[INFO ODB-0133]     Created 43271 nets and 148839 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/7-global.def
###############################################################################
# Created by write_sdc
# Sun Apr 17 03:00:40 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 44 input buffers.
[INFO RSZ-0028] Inserted 34 output buffers.
[INFO RSZ-0058] Using max wire length 2319um.
[INFO RSZ-0034] Found 2 slew violations.
[INFO RSZ-0036] Found 2 capacitance violations.
[INFO RSZ-0038] Inserted 3 buffers in 2 nets.
[INFO RSZ-0039] Resized 38123 instances.
[INFO RSZ-0042] Inserted 198 tie sky130_fd_sc_hd__conb_1 instances.
[INFO RSZ-0042] Inserted 8 tie sky130_fd_sc_hd__conb_1 instances.
Placement Analysis
---------------------------------
total displacement     106736.8 u
average displacement        0.7 u
max displacement           14.6 u
original HPWL         1971872.0 u
legalized HPWL        2049392.2 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 19120 instances
[INFO DPL-0021] HPWL before          2049392.2 u
[INFO DPL-0022] HPWL after           2008969.6 u
[INFO DPL-0023] HPWL delta               -2.0 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _77374_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _77374_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _77374_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.32    0.32 ^ _77374_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc1.filt.X3_maf[13] (net)
                  0.07    0.00    0.32 ^ _42775_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.43 ^ _42775_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _01726_ (net)
                  0.04    0.00    0.43 ^ _77374_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _77374_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _74264_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74264_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _74264_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.32    0.32 ^ _74264_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc4.filt.X2_iir[10] (net)
                  0.07    0.00    0.32 ^ _53159_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.44 ^ _53159_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _04266_ (net)
                  0.04    0.00    0.44 ^ _74264_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.44   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _74264_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _74936_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74936_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _74936_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.32    0.32 ^ _74936_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc5.filt.X2_iir[6] (net)
                  0.07    0.00    0.32 ^ _50955_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.43 ^ _50955_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _04938_ (net)
                  0.04    0.00    0.43 ^ _74936_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.43   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _74936_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _74930_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74930_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _74930_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.32    0.32 ^ _74930_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc5.filt.X2_iir[0] (net)
                  0.07    0.00    0.32 ^ _50965_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.44 ^ _50965_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _04932_ (net)
                  0.04    0.00    0.44 ^ _74930_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.44   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _74930_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _76349_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _76349_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _76349_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.07    0.32    0.32 ^ _76349_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.01                           soc8.filt.X2_iir[15] (net)
                  0.07    0.00    0.32 ^ _46219_/A1 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    0.44 ^ _46219_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _00701_ (net)
                  0.04    0.00    0.44 ^ _76349_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.44   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _76349_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.46    0.20    5.43 ^ _36595_/A (sky130_fd_sc_hd__clkinv_8)
                  0.17    0.21    5.65 v _36595_/Y (sky130_fd_sc_hd__clkinv_8)
     4    0.08                           _06132_ (net)
                  0.18    0.02    5.67 v _36610_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.28    5.95 v _36610_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06144_ (net)
                  0.10    0.00    5.95 v _51696_/A (sky130_fd_sc_hd__and2_1)
                  0.04    0.17    6.12 v _51696_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           _16838_ (net)
                  0.04    0.00    6.12 v _51697_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30    6.43 v _51697_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _16839_ (net)
                  0.06    0.00    6.43 v _51698_/C (sky130_fd_sc_hd__or3_1)
                  0.08    0.36    6.78 v _51698_/X (sky130_fd_sc_hd__or3_1)
     1    0.01                           _16840_ (net)
                  0.08    0.00    6.78 v _51699_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.11    6.90 v _51699_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _04673_ (net)
                  0.03    0.00    6.90 v _74671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.90   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.90   data arrival time
-----------------------------------------------------------------------------
                                 12.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73443_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.44    0.19    5.42 ^ _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.35    5.77 ^ _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.14    0.00    5.78 ^ _37029_/A (sky130_fd_sc_hd__buf_8)
                  0.17    0.23    6.01 ^ _37029_/X (sky130_fd_sc_hd__buf_8)
     5    0.10                           _06485_ (net)
                  0.17    0.01    6.02 ^ _37030_/A (sky130_fd_sc_hd__buf_12)
                  0.28    0.32    6.34 ^ _37030_/X (sky130_fd_sc_hd__buf_12)
     5    0.25                           _06486_ (net)
                  0.29    0.04    6.39 ^ _37456_/A (sky130_fd_sc_hd__buf_12)
                  0.25    0.28    6.67 ^ _37456_/X (sky130_fd_sc_hd__buf_12)
     5    0.22                           _06760_ (net)
                  0.25    0.01    6.68 ^ _55928_/A (sky130_fd_sc_hd__nor3_1)
                  0.07    0.10    6.78 v _55928_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _03445_ (net)
                  0.07    0.00    6.78 v _73443_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.78   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73443_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.10   19.65   library setup time
                                 19.65   data required time
-----------------------------------------------------------------------------
                                 19.65   data required time
                                 -6.78   data arrival time
-----------------------------------------------------------------------------
                                 12.87   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73442_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.44    0.19    5.42 ^ _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.35    5.77 ^ _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.14    0.00    5.77 ^ _36811_/A (sky130_fd_sc_hd__buf_12)
                  0.14    0.21    5.99 ^ _36811_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06279_ (net)
                  0.16    0.04    6.03 ^ _36812_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.27    6.29 ^ _36812_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06280_ (net)
                  0.13    0.00    6.29 ^ _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.09    0.07    6.36 v _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.09    0.00    6.36 v _55930_/B (sky130_fd_sc_hd__and2b_1)
                  0.04    0.20    6.56 v _55930_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _19837_ (net)
                  0.04    0.00    6.56 v _55931_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.02    0.09    6.65 v _55931_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _03444_ (net)
                  0.02    0.00    6.65 v _73442_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.65   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73442_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.65   data arrival time
-----------------------------------------------------------------------------
                                 13.03   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73444_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v input10/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.17    5.17 v input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.32    0.17    5.34 v _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.34    5.68 v _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.09    0.00    5.68 v _36811_/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.20    5.88 v _36811_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06279_ (net)
                  0.10    0.04    5.92 v _36812_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.23    6.15 v _36812_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06280_ (net)
                  0.09    0.00    6.15 v _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.18    0.21    6.37 ^ _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.18    0.00    6.37 ^ _55925_/B1 (sky130_fd_sc_hd__o21ai_1)
                  0.07    0.11    6.48 v _55925_/Y (sky130_fd_sc_hd__o21ai_1)
     1    0.00                           _19836_ (net)
                  0.07    0.00    6.48 v _55926_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.11    0.13    6.60 ^ _55926_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _03446_ (net)
                  0.11    0.00    6.60 ^ _73444_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.60   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73444_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   19.70   library setup time
                                 19.70   data required time
-----------------------------------------------------------------------------
                                 19.70   data required time
                                 -6.60   data arrival time
-----------------------------------------------------------------------------
                                 13.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73445_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v input10/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.17    5.17 v input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.32    0.17    5.34 v _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.34    5.68 v _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.09    0.00    5.68 v _36811_/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.20    5.88 v _36811_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06279_ (net)
                  0.10    0.04    5.92 v _36812_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.23    6.15 v _36812_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06280_ (net)
                  0.09    0.00    6.15 v _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.18    0.21    6.37 ^ _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.18    0.00    6.37 ^ _55923_/C1 (sky130_fd_sc_hd__o211a_1)
                  0.05    0.19    6.55 ^ _55923_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _03447_ (net)
                  0.05    0.00    6.55 ^ _73445_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.55   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _73445_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   19.71   library setup time
                                 19.71   data required time
-----------------------------------------------------------------------------
                                 19.71   data required time
                                 -6.55   data arrival time
-----------------------------------------------------------------------------
                                 13.16   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.46    0.20    5.43 ^ _36595_/A (sky130_fd_sc_hd__clkinv_8)
                  0.17    0.21    5.65 v _36595_/Y (sky130_fd_sc_hd__clkinv_8)
     4    0.08                           _06132_ (net)
                  0.18    0.02    5.67 v _36610_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.28    5.95 v _36610_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06144_ (net)
                  0.10    0.00    5.95 v _51696_/A (sky130_fd_sc_hd__and2_1)
                  0.04    0.17    6.12 v _51696_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           _16838_ (net)
                  0.04    0.00    6.12 v _51697_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30    6.43 v _51697_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _16839_ (net)
                  0.06    0.00    6.43 v _51698_/C (sky130_fd_sc_hd__or3_1)
                  0.08    0.36    6.78 v _51698_/X (sky130_fd_sc_hd__or3_1)
     1    0.01                           _16840_ (net)
                  0.08    0.00    6.78 v _51699_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.11    6.90 v _51699_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _04673_ (net)
                  0.03    0.00    6.90 v _74671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.90   data arrival time

                  0.15   20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.25   19.75   clock uncertainty
                          0.00   19.75   clock reconvergence pessimism
                                 19.75 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   19.67   library setup time
                                 19.67   data required time
-----------------------------------------------------------------------------
                                 19.67   data required time
                                 -6.90   data arrival time
-----------------------------------------------------------------------------
                                 12.77   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 12.77

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.20
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_79325_/GATE_N v
   7.94
_73483_/CLK ^
   0.00      0.00       7.94

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.29e-03   5.36e-04   5.05e-08   6.82e-03  70.2%
Combinational          1.30e-03   1.60e-03   1.76e-07   2.90e-03  29.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.59e-03   2.14e-03   2.27e-07   9.72e-03 100.0%
                          78.0%      22.0%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 582361 u^2 7% utilization.
area_report_end
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/7-global.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO]: Incremented step index to 8.
[INFO]: Writing Verilog...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 163079 components and 565859 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 416652 connections.
[INFO ODB-0133]     Created 43352 nets and 149001 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO]: Changing netlist from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.v to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.resized.v
[INFO]: Incremented step index to 9.
[INFO]: Running Detailed Placement...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 163079 components and 565859 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 416652 connections.
[INFO ODB-0133]     Created 43352 nets and 149001 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         2008969.6 u
legalized HPWL        2049392.2 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 19120 instances
[INFO DPL-0021] HPWL before          2049392.2 u
[INFO DPL-0022] HPWL after           2008969.6 u
[INFO DPL-0023] HPWL delta               -2.0 %
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/placement/8-resizer.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
[INFO]: Incremented step index to 10.
[INFO]: Running TritonCTS...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 163079 components and 565859 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 416652 connections.
[INFO ODB-0133]     Created 43352 nets and 149001 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
###############################################################################
# Created by write_sdc
# Sun Apr 17 03:02:57 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): wb_clk_i
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 137808.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           36          1           150         
[WARNING CTS-0043] 4752 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 136611.
[INFO CTS-0047]     Number of keys in characterization LUT: 1923.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "wb_clk_i" found for clock "wb_clk_i".
[INFO CTS-0010]  Clock net "wb_clk_i" has 5650 sinks.
[WARNING CTS-0041] Net "net292" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net291" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net290" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net289" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net288" has 1 sinks. Skipping...
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net wb_clk_i.
[INFO CTS-0028]  Total number of sinks: 5650.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0019]  Total number of sinks after clustering: 792.
[INFO CTS-0024]  Normalized sink region: [(3.84782, 12.6835), (90.175, 150.055)].
[INFO CTS-0025]     Width:  86.3272.
[INFO CTS-0026]     Height: 137.3714.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 396
    Sub-region size: 86.3272 X 68.6857
[INFO CTS-0034]     Segment length (rounded): 34.
    Key: 4068 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 29 outSlew: 7 load: 1 length: 2 isBuffered: true
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 198
    Sub-region size: 43.1636 X 68.6857
[INFO CTS-0034]     Segment length (rounded): 22.
    Key: 4073 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 974 outSlew: 10 load: 1 length: 6 isBuffered: true
 Level 3
    Direction: Vertical
    Sinks per sub-region: 99
    Sub-region size: 43.1636 X 34.3429
[INFO CTS-0034]     Segment length (rounded): 18.
    Key: 4076 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 4079 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 29 outSlew: 7 load: 1 length: 2 isBuffered: true
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 50
    Sub-region size: 21.5818 X 34.3429
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 4073 outSlew: 13 load: 1 length: 8 isBuffered: true
    Key: 29 outSlew: 7 load: 1 length: 2 isBuffered: true
 Level 5
    Direction: Vertical
    Sinks per sub-region: 25
    Sub-region size: 21.5818 X 17.1714
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 4073 outSlew: 13 load: 1 length: 8 isBuffered: true
 Out of 47 sinks, 1 sinks closer to other cluster.
 Level 6
    Direction: Horizontal
    Sinks per sub-region: 13
    Sub-region size: 10.7909 X 17.1714
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 974 outSlew: 10 load: 1 length: 6 isBuffered: true
 Out of 24 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 792.
[INFO CTS-0036]  Average source sink dist: 31033.79 dbu.
[INFO CTS-0037]  Number of outlier sinks: 39.
[INFO CTS-0018]     Created 1009 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 16.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 20.
[INFO CTS-0015]     Created 1009 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:22, 3:33, 4:63, 5:112, 6:114, 7:112, 8:92, 9:90, 10:64, 11:49, 12:37, 13:22, 14:20, 15:7, 16:3, 17:4, 18:3..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0098] Clock net "wb_clk_i"
[INFO CTS-0099]  Sinks 5650
[INFO CTS-0100]  Leaf buffers 783
[INFO CTS-0101]  Average sink wire length 2.93e+03 um
[INFO CTS-0102]  Path depth 16 - 20
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 2319um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement       6078.2 u
average displacement        0.0 u
max displacement            8.7 u
original HPWL         2089977.9 u
legalized HPWL        2134054.7 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 19629 instances
[INFO DPL-0021] HPWL before          2134054.7 u
[INFO DPL-0022] HPWL after           2090561.1 u
[INFO DPL-0023] HPWL delta               -2.0 %
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 1009.
[INFO CTS-0005] Total number of Clock Subnets: 1009.
[INFO CTS-0006] Total number of Sinks: 5650.
cts_report_end
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _74994_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75009_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.63 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.63 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.99 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.00 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.17 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.17 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.28 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.28 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.19    1.47 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.47 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.62 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.06    0.00    1.62 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    1.72 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_1_wb_clk_i (net)
                  0.05    0.00    1.72 ^ clkbuf_3_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.21    1.93 ^ clkbuf_3_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_2_wb_clk_i (net)
                  0.23    0.00    1.93 ^ clkbuf_4_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.08 ^ clkbuf_4_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_7_0_wb_clk_i (net)
                  0.05    0.00    2.08 ^ clkbuf_4_7_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.17    2.25 ^ clkbuf_4_7_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_7_1_wb_clk_i (net)
                  0.16    0.00    2.25 ^ clkbuf_5_15_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.22    2.47 ^ clkbuf_5_15_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_15_0_wb_clk_i (net)
                  0.19    0.00    2.47 ^ clkbuf_6_31_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.59    3.06 ^ clkbuf_6_31_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.14                           clknet_6_31_0_wb_clk_i (net)
                  0.77    0.00    3.06 ^ clkbuf_leaf_376_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.25    3.31 ^ clkbuf_leaf_376_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     3    0.02                           clknet_leaf_376_wb_clk_i (net)
                  0.06    0.00    3.31 ^ _74994_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.11    0.32    3.63 ^ _74994_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           soc5.filt.X2_maf[1] (net)
                  0.11    0.00    3.63 ^ _50704_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.12    3.75 ^ _50704_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _05011_ (net)
                  0.04    0.00    3.75 ^ _75009_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.75   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.12    0.90 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.04    0.00    0.90 ^ clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.21 ^ clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.31    0.01    1.22 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.21    1.43 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.57 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.06    0.00    1.57 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.24    1.81 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_3_2_wb_clk_i (net)
                  0.19    0.00    1.81 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.18    1.99 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.06    0.00    1.99 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    2.11 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.05    0.00    2.11 ^ clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.37 ^ clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.23    0.01    2.37 ^ clkbuf_4_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.18    2.55 ^ clkbuf_4_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_13_0_wb_clk_i (net)
                  0.05    0.00    2.55 ^ clkbuf_4_13_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    2.72 ^ clkbuf_4_13_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_13_1_wb_clk_i (net)
                  0.12    0.00    2.73 ^ clkbuf_5_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.98 ^ clkbuf_5_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_26_0_wb_clk_i (net)
                  0.19    0.00    2.98 ^ clkbuf_6_53_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.01    0.90    3.88 ^ clkbuf_6_53_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    15    0.19                           clknet_6_53_0_wb_clk_i (net)
                  1.01    0.01    3.89 ^ clkbuf_opt_34_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.32    4.21 ^ clkbuf_opt_34_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_opt_34_0_wb_clk_i (net)
                  0.06    0.00    4.21 ^ clkbuf_opt_34_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.36 ^ clkbuf_opt_34_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_34_1_wb_clk_i (net)
                  0.04    0.00    4.36 ^ clkbuf_leaf_375_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.50 ^ clkbuf_leaf_375_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_375_wb_clk_i (net)
                  0.04    0.00    4.50 ^ _75009_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.75   clock uncertainty
                         -0.07    4.68   clock reconvergence pessimism
                         -0.03    4.65   library hold time
                                  4.65   data required time
-----------------------------------------------------------------------------
                                  4.65   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                 -0.90   slack (VIOLATED)


Startpoint: _74982_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74997_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.63 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.63 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.99 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.00 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.17 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.17 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.28 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.28 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.19    1.47 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.47 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.62 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.06    0.00    1.62 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    1.72 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_1_wb_clk_i (net)
                  0.05    0.00    1.72 ^ clkbuf_3_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.21    1.93 ^ clkbuf_3_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_2_wb_clk_i (net)
                  0.23    0.00    1.93 ^ clkbuf_4_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.08 ^ clkbuf_4_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_7_0_wb_clk_i (net)
                  0.05    0.00    2.08 ^ clkbuf_4_7_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.17    2.25 ^ clkbuf_4_7_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_7_1_wb_clk_i (net)
                  0.16    0.00    2.25 ^ clkbuf_5_15_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.22    2.47 ^ clkbuf_5_15_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_15_0_wb_clk_i (net)
                  0.19    0.00    2.47 ^ clkbuf_6_31_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.59    3.06 ^ clkbuf_6_31_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.14                           clknet_6_31_0_wb_clk_i (net)
                  0.77    0.00    3.06 ^ clkbuf_leaf_377_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.26    3.32 ^ clkbuf_leaf_377_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_377_wb_clk_i (net)
                  0.06    0.00    3.32 ^ _74982_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.12    0.33    3.65 ^ _74982_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           soc5.filt.X1_maf[4] (net)
                  0.12    0.00    3.65 ^ _50724_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.12    3.77 ^ _50724_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _04999_ (net)
                  0.04    0.00    3.77 ^ _74997_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.77   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.12    0.90 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.04    0.00    0.90 ^ clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.21 ^ clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.31    0.01    1.22 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.21    1.43 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.57 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.06    0.00    1.57 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.24    1.81 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_3_2_wb_clk_i (net)
                  0.19    0.00    1.81 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.18    1.99 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.06    0.00    1.99 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    2.11 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.05    0.00    2.11 ^ clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.37 ^ clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.23    0.01    2.37 ^ clkbuf_4_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.18    2.55 ^ clkbuf_4_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_13_0_wb_clk_i (net)
                  0.05    0.00    2.55 ^ clkbuf_4_13_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    2.72 ^ clkbuf_4_13_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_13_1_wb_clk_i (net)
                  0.12    0.00    2.73 ^ clkbuf_5_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.98 ^ clkbuf_5_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_26_0_wb_clk_i (net)
                  0.19    0.00    2.98 ^ clkbuf_6_53_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.01    0.90    3.88 ^ clkbuf_6_53_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    15    0.19                           clknet_6_53_0_wb_clk_i (net)
                  1.01    0.01    3.89 ^ clkbuf_opt_34_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.32    4.21 ^ clkbuf_opt_34_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_opt_34_0_wb_clk_i (net)
                  0.06    0.00    4.21 ^ clkbuf_opt_34_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.36 ^ clkbuf_opt_34_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_34_1_wb_clk_i (net)
                  0.04    0.00    4.36 ^ clkbuf_leaf_375_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.50 ^ clkbuf_leaf_375_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_375_wb_clk_i (net)
                  0.04    0.00    4.50 ^ _74997_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.75   clock uncertainty
                         -0.07    4.68   clock reconvergence pessimism
                         -0.03    4.65   library hold time
                                  4.65   data required time
-----------------------------------------------------------------------------
                                  4.65   data required time
                                 -3.77   data arrival time
-----------------------------------------------------------------------------
                                 -0.88   slack (VIOLATED)


Startpoint: _74980_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74995_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.63 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.63 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.99 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.00 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.17 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.17 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.28 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.28 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.19    1.47 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.47 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.62 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.06    0.00    1.62 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    1.72 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_1_wb_clk_i (net)
                  0.05    0.00    1.72 ^ clkbuf_3_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.21    1.93 ^ clkbuf_3_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_2_wb_clk_i (net)
                  0.23    0.00    1.93 ^ clkbuf_4_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.08 ^ clkbuf_4_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_7_0_wb_clk_i (net)
                  0.05    0.00    2.08 ^ clkbuf_4_7_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.17    2.25 ^ clkbuf_4_7_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_7_1_wb_clk_i (net)
                  0.16    0.00    2.25 ^ clkbuf_5_15_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.22    2.47 ^ clkbuf_5_15_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_15_0_wb_clk_i (net)
                  0.19    0.00    2.47 ^ clkbuf_6_31_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.59    3.06 ^ clkbuf_6_31_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.14                           clknet_6_31_0_wb_clk_i (net)
                  0.77    0.00    3.06 ^ clkbuf_leaf_377_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.26    3.32 ^ clkbuf_leaf_377_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_377_wb_clk_i (net)
                  0.06    0.00    3.32 ^ _74980_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.12    0.33    3.65 ^ _74980_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           soc5.filt.X1_maf[2] (net)
                  0.12    0.00    3.65 ^ _50726_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.12    3.77 ^ _50726_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _04997_ (net)
                  0.04    0.00    3.77 ^ _74995_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.77   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.12    0.90 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.04    0.00    0.90 ^ clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.21 ^ clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.31    0.01    1.22 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.21    1.43 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.57 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.06    0.00    1.57 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.24    1.81 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_3_2_wb_clk_i (net)
                  0.19    0.00    1.81 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.18    1.99 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.06    0.00    1.99 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    2.11 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.05    0.00    2.11 ^ clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.37 ^ clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.23    0.01    2.37 ^ clkbuf_4_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.18    2.55 ^ clkbuf_4_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_13_0_wb_clk_i (net)
                  0.05    0.00    2.55 ^ clkbuf_4_13_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    2.72 ^ clkbuf_4_13_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_13_1_wb_clk_i (net)
                  0.12    0.00    2.73 ^ clkbuf_5_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.98 ^ clkbuf_5_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_26_0_wb_clk_i (net)
                  0.19    0.00    2.98 ^ clkbuf_6_53_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.01    0.90    3.88 ^ clkbuf_6_53_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    15    0.19                           clknet_6_53_0_wb_clk_i (net)
                  1.01    0.01    3.89 ^ clkbuf_opt_34_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.32    4.21 ^ clkbuf_opt_34_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_opt_34_0_wb_clk_i (net)
                  0.06    0.00    4.21 ^ clkbuf_opt_34_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.36 ^ clkbuf_opt_34_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_34_1_wb_clk_i (net)
                  0.04    0.00    4.36 ^ clkbuf_leaf_375_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.50 ^ clkbuf_leaf_375_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_375_wb_clk_i (net)
                  0.04    0.00    4.50 ^ _74995_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.75   clock uncertainty
                         -0.07    4.68   clock reconvergence pessimism
                         -0.03    4.65   library hold time
                                  4.65   data required time
-----------------------------------------------------------------------------
                                  4.65   data required time
                                 -3.77   data arrival time
-----------------------------------------------------------------------------
                                 -0.88   slack (VIOLATED)


Startpoint: _74996_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _75011_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.63 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.63 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.99 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.00 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.17 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.17 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.28 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.28 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.19    1.47 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.47 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.62 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.06    0.00    1.62 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    1.72 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_1_wb_clk_i (net)
                  0.05    0.00    1.72 ^ clkbuf_3_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.21    1.93 ^ clkbuf_3_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_2_wb_clk_i (net)
                  0.23    0.00    1.93 ^ clkbuf_4_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.08 ^ clkbuf_4_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_7_0_wb_clk_i (net)
                  0.05    0.00    2.08 ^ clkbuf_4_7_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.17    2.25 ^ clkbuf_4_7_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_7_1_wb_clk_i (net)
                  0.16    0.00    2.25 ^ clkbuf_5_15_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.22    2.47 ^ clkbuf_5_15_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_15_0_wb_clk_i (net)
                  0.19    0.00    2.47 ^ clkbuf_6_31_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.59    3.06 ^ clkbuf_6_31_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.14                           clknet_6_31_0_wb_clk_i (net)
                  0.77    0.00    3.06 ^ clkbuf_leaf_376_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.25    3.31 ^ clkbuf_leaf_376_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     3    0.02                           clknet_leaf_376_wb_clk_i (net)
                  0.06    0.00    3.31 ^ _74996_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.34    3.65 ^ _74996_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           soc5.filt.X2_maf[3] (net)
                  0.14    0.00    3.65 ^ _50702_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.05    0.13    3.77 ^ _50702_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _05013_ (net)
                  0.05    0.00    3.77 ^ _75011_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.77   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.12    0.90 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.04    0.00    0.90 ^ clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.21 ^ clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.31    0.01    1.22 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.21    1.43 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.57 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.06    0.00    1.57 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.24    1.81 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_3_2_wb_clk_i (net)
                  0.19    0.00    1.81 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.18    1.99 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.06    0.00    1.99 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    2.11 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.05    0.00    2.11 ^ clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.37 ^ clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.23    0.01    2.37 ^ clkbuf_4_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.18    2.55 ^ clkbuf_4_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_13_0_wb_clk_i (net)
                  0.05    0.00    2.55 ^ clkbuf_4_13_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    2.72 ^ clkbuf_4_13_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_13_1_wb_clk_i (net)
                  0.12    0.00    2.73 ^ clkbuf_5_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.98 ^ clkbuf_5_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_26_0_wb_clk_i (net)
                  0.19    0.00    2.98 ^ clkbuf_6_53_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.01    0.90    3.88 ^ clkbuf_6_53_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    15    0.19                           clknet_6_53_0_wb_clk_i (net)
                  1.01    0.01    3.89 ^ clkbuf_opt_34_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.32    4.21 ^ clkbuf_opt_34_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_opt_34_0_wb_clk_i (net)
                  0.06    0.00    4.21 ^ clkbuf_opt_34_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.36 ^ clkbuf_opt_34_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_34_1_wb_clk_i (net)
                  0.04    0.00    4.36 ^ clkbuf_leaf_375_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.50 ^ clkbuf_leaf_375_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_375_wb_clk_i (net)
                  0.04    0.00    4.50 ^ _75011_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.75   clock uncertainty
                         -0.07    4.68   clock reconvergence pessimism
                         -0.03    4.65   library hold time
                                  4.65   data required time
-----------------------------------------------------------------------------
                                  4.65   data required time
                                 -3.77   data arrival time
-----------------------------------------------------------------------------
                                 -0.87   slack (VIOLATED)


Startpoint: _74978_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _74993_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.63 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.06    0.00    0.63 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.99 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.00 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.17 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.17 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.28 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.28 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.19    1.47 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.47 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.62 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.06    0.00    1.62 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    1.72 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_1_wb_clk_i (net)
                  0.05    0.00    1.72 ^ clkbuf_3_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.21    1.93 ^ clkbuf_3_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_2_wb_clk_i (net)
                  0.23    0.00    1.93 ^ clkbuf_4_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.08 ^ clkbuf_4_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_7_0_wb_clk_i (net)
                  0.05    0.00    2.08 ^ clkbuf_4_7_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.17    2.25 ^ clkbuf_4_7_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_7_1_wb_clk_i (net)
                  0.16    0.00    2.25 ^ clkbuf_5_15_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.22    2.47 ^ clkbuf_5_15_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_15_0_wb_clk_i (net)
                  0.19    0.00    2.47 ^ clkbuf_6_31_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.59    3.06 ^ clkbuf_6_31_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.14                           clknet_6_31_0_wb_clk_i (net)
                  0.77    0.00    3.06 ^ clkbuf_leaf_377_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.26    3.32 ^ clkbuf_leaf_377_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_leaf_377_wb_clk_i (net)
                  0.06    0.00    3.32 ^ _74978_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.17    0.36    3.68 ^ _74978_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           soc5.filt.X1_maf[0] (net)
                  0.17    0.00    3.68 ^ _50728_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.13    3.81 ^ _50728_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _04995_ (net)
                  0.04    0.00    3.81 ^ _74993_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.81   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00    0.36 ^ clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.63 ^ clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.07    0.00    0.63 ^ clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.77 ^ clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.07    0.00    0.77 ^ clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.12    0.90 ^ clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.04    0.00    0.90 ^ clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.21 ^ clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.31    0.01    1.22 ^ clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.21    1.43 ^ clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.06    0.00    1.43 ^ clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.57 ^ clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.06    0.00    1.57 ^ clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.24    1.81 ^ clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_3_2_wb_clk_i (net)
                  0.19    0.00    1.81 ^ clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.18    1.99 ^ clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.06    0.00    1.99 ^ clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    2.11 ^ clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.05    0.00    2.11 ^ clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.26    2.37 ^ clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.23    0.01    2.37 ^ clkbuf_4_13_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.18    2.55 ^ clkbuf_4_13_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_13_0_wb_clk_i (net)
                  0.05    0.00    2.55 ^ clkbuf_4_13_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    2.72 ^ clkbuf_4_13_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_13_1_wb_clk_i (net)
                  0.12    0.00    2.73 ^ clkbuf_5_26_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.26    2.98 ^ clkbuf_5_26_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_26_0_wb_clk_i (net)
                  0.19    0.00    2.98 ^ clkbuf_6_53_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.01    0.90    3.88 ^ clkbuf_6_53_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    15    0.19                           clknet_6_53_0_wb_clk_i (net)
                  1.01    0.01    3.89 ^ clkbuf_opt_34_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.32    4.21 ^ clkbuf_opt_34_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.01                           clknet_opt_34_0_wb_clk_i (net)
                  0.06    0.00    4.21 ^ clkbuf_opt_34_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.36 ^ clkbuf_opt_34_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     1    0.02                           clknet_opt_34_1_wb_clk_i (net)
                  0.04    0.00    4.36 ^ clkbuf_leaf_375_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    4.50 ^ clkbuf_leaf_375_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_375_wb_clk_i (net)
                  0.04    0.00    4.50 ^ _74993_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.75   clock uncertainty
                         -0.07    4.68   clock reconvergence pessimism
                         -0.03    4.65   library hold time
                                  4.65   data required time
-----------------------------------------------------------------------------
                                  4.65   data required time
                                 -3.81   data arrival time
-----------------------------------------------------------------------------
                                 -0.84   slack (VIOLATED)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14   20.14 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.27   20.42 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.42 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.54 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.54 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.68 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.68 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.81 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.82 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.12   20.94 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.94 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.26   21.20 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   21.21 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.21   21.42 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.42 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   21.55 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.55 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   21.76 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.76 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.94 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.94 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.12   22.06 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   22.06 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.22   22.28 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   22.28 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.17   22.46 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.46 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.17   22.63 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.63 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.24   22.87 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_25_0_wb_clk_i (net)
                  0.14    0.00   22.87 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.50   23.37 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   23.37 v clkbuf_leaf_279_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.35   23.73 v clkbuf_leaf_279_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_279_wb_clk_i (net)
                  0.05    0.00   23.73 v _51695__1/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   23.77 ^ _51695__1/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net288 (net)
                  0.02    0.00   23.77 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.37   24.14 v _74671_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.08    0.00   24.14 v _73132_/A (sky130_fd_sc_hd__nor2_4)
                  0.18    0.22   24.36 ^ _73132_/Y (sky130_fd_sc_hd__nor2_4)
     1    0.03                           net45 (net)
                  0.18    0.00   24.36 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.24   24.60 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net80 (net)
                  0.23    0.08   24.69 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.94 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net79 (net)
                  0.23    0.08   25.02 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   25.31 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   25.31 ^ io_out[0] (out)
                                 25.31   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.31   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.46    0.20    5.43 ^ _36595_/A (sky130_fd_sc_hd__clkinv_8)
                  0.18    0.22    5.65 v _36595_/Y (sky130_fd_sc_hd__clkinv_8)
     4    0.08                           _06132_ (net)
                  0.18    0.02    5.67 v _36610_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.28    5.95 v _36610_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06144_ (net)
                  0.10    0.00    5.95 v _51696_/A (sky130_fd_sc_hd__and2_1)
                  0.04    0.17    6.13 v _51696_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           _16838_ (net)
                  0.04    0.00    6.13 v _51697_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30    6.43 v _51697_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _16839_ (net)
                  0.06    0.00    6.43 v _51698_/C (sky130_fd_sc_hd__or3_1)
                  0.08    0.36    6.79 v _51698_/X (sky130_fd_sc_hd__or3_1)
     1    0.01                           _16840_ (net)
                  0.08    0.00    6.79 v _51699_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.11    6.90 v _51699_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _04673_ (net)
                  0.03    0.00    6.90 v _74671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.90   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10   20.45 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.45 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.77 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.77 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.22   20.98 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   20.99 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.16 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.16 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.27 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.27 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.44 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.44 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.58 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.59 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   21.68 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   21.68 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18   21.86 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   21.87 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.14   22.01 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.01 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14   22.15 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.15 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.19   22.35 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_25_0_wb_clk_i (net)
                  0.14    0.00   22.35 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.41   22.76 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   22.76 v clkbuf_leaf_279_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.29   23.05 v clkbuf_leaf_279_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_279_wb_clk_i (net)
                  0.05    0.00   23.05 v _51695__1/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   23.08 ^ _51695__1/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net288 (net)
                  0.02    0.00   23.08 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.83   clock uncertainty
                          0.00   22.83   clock reconvergence pessimism
                         -0.11   22.73   library setup time
                                 22.73   data required time
-----------------------------------------------------------------------------
                                 22.73   data required time
                                 -6.90   data arrival time
-----------------------------------------------------------------------------
                                 15.82   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73443_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.44    0.19    5.42 ^ _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.35    5.77 ^ _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.14    0.00    5.78 ^ _37029_/A (sky130_fd_sc_hd__buf_8)
                  0.17    0.23    6.01 ^ _37029_/X (sky130_fd_sc_hd__buf_8)
     5    0.10                           _06485_ (net)
                  0.17    0.01    6.02 ^ _37030_/A (sky130_fd_sc_hd__buf_12)
                  0.28    0.32    6.35 ^ _37030_/X (sky130_fd_sc_hd__buf_12)
     5    0.25                           _06486_ (net)
                  0.29    0.04    6.39 ^ _37456_/A (sky130_fd_sc_hd__buf_12)
                  0.25    0.28    6.67 ^ _37456_/X (sky130_fd_sc_hd__buf_12)
     5    0.22                           _06760_ (net)
                  0.25    0.01    6.68 ^ _55928_/A (sky130_fd_sc_hd__nor3_1)
                  0.07    0.10    6.78 v _55928_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _03445_ (net)
                  0.07    0.00    6.78 v _73443_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.78   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10   20.45 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.45 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.77 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.77 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.22   20.98 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   20.99 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.16 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.16 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.27 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.27 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.44 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.44 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.58 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.59 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   21.68 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   21.68 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18   21.86 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   21.87 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.14   22.01 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.01 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14   22.15 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.15 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.19   22.35 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_25_0_wb_clk_i (net)
                  0.14    0.00   22.35 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.41   22.76 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   22.76 v clkbuf_leaf_280_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.28   23.04 v clkbuf_leaf_280_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_280_wb_clk_i (net)
                  0.04    0.00   23.04 v _55927__4/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   23.08 ^ _55927__4/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net291 (net)
                  0.02    0.00   23.08 ^ _73443_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.83   clock uncertainty
                          0.00   22.83   clock reconvergence pessimism
                         -0.13   22.70   library setup time
                                 22.70   data required time
-----------------------------------------------------------------------------
                                 22.70   data required time
                                 -6.78   data arrival time
-----------------------------------------------------------------------------
                                 15.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73442_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.44    0.19    5.42 ^ _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.35    5.77 ^ _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.14    0.00    5.77 ^ _36811_/A (sky130_fd_sc_hd__buf_12)
                  0.15    0.21    5.99 ^ _36811_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06279_ (net)
                  0.16    0.04    6.03 ^ _36812_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.27    6.29 ^ _36812_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06280_ (net)
                  0.13    0.00    6.29 ^ _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.09    0.07    6.36 v _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.09    0.00    6.36 v _55930_/B (sky130_fd_sc_hd__and2b_1)
                  0.04    0.20    6.56 v _55930_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _19837_ (net)
                  0.04    0.00    6.56 v _55931_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.02    0.09    6.65 v _55931_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _03444_ (net)
                  0.02    0.00    6.65 v _73442_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.65   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10   20.45 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.45 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.77 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.77 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.22   20.98 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   20.99 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.16 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.16 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.27 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.27 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.44 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.44 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.58 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.59 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   21.68 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   21.68 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18   21.86 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   21.87 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.14   22.01 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.01 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14   22.15 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.15 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.19   22.35 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_25_0_wb_clk_i (net)
                  0.14    0.00   22.35 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.41   22.76 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   22.76 v clkbuf_leaf_280_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.28   23.04 v clkbuf_leaf_280_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_280_wb_clk_i (net)
                  0.04    0.00   23.04 v _55929__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   23.08 ^ _55929__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net292 (net)
                  0.02    0.00   23.08 ^ _73442_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.83   clock uncertainty
                          0.00   22.83   clock reconvergence pessimism
                         -0.11   22.72   library setup time
                                 22.72   data required time
-----------------------------------------------------------------------------
                                 22.72   data required time
                                 -6.65   data arrival time
-----------------------------------------------------------------------------
                                 16.07   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73444_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v input10/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.17    5.17 v input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.32    0.17    5.34 v _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.34    5.68 v _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.09    0.00    5.68 v _36811_/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.20    5.88 v _36811_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06279_ (net)
                  0.10    0.04    5.92 v _36812_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.23    6.15 v _36812_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06280_ (net)
                  0.09    0.00    6.15 v _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.18    0.21    6.37 ^ _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     3    0.01                           _19835_ (net)
                  0.18    0.00    6.37 ^ _55925_/B1 (sky130_fd_sc_hd__o21ai_1)
                  0.07    0.11    6.47 v _55925_/Y (sky130_fd_sc_hd__o21ai_1)
     1    0.00                           _19836_ (net)
                  0.07    0.00    6.47 v _55926_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.11    0.13    6.60 ^ _55926_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _03446_ (net)
                  0.11    0.00    6.60 ^ _73444_/D (sky130_fd_sc_hd__dfxtp_1)
                                  6.60   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10   20.45 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.45 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.77 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.77 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.22   20.98 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   20.99 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.16 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.16 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.27 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.27 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.44 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.44 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   21.58 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.59 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   21.68 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   21.68 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18   21.86 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   21.87 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.14   22.01 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.01 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14   22.15 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.15 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.19   22.35 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_25_0_wb_clk_i (net)
                  0.14    0.00   22.35 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.41   22.76 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   22.76 v clkbuf_leaf_280_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.28   23.04 v clkbuf_leaf_280_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_280_wb_clk_i (net)
                  0.04    0.00   23.04 v _55924__3/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   23.08 ^ _55924__3/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net290 (net)
                  0.02    0.00   23.08 ^ _73444_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.83   clock uncertainty
                          0.00   22.83   clock reconvergence pessimism
                         -0.07   22.76   library setup time
                                 22.76   data required time
-----------------------------------------------------------------------------
                                 22.76   data required time
                                 -6.60   data arrival time
-----------------------------------------------------------------------------
                                 16.15   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14   20.14 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.27   20.42 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.42 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.54 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.54 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.68 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.68 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.81 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.82 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.12   20.94 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.94 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.26   21.20 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   21.21 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.21   21.42 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.42 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   21.55 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.55 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   21.76 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.76 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.94 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.94 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.12   22.06 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   22.06 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.22   22.28 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   22.28 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.17   22.46 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.46 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.17   22.63 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.63 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.24   22.87 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_25_0_wb_clk_i (net)
                  0.14    0.00   22.87 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.50   23.37 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   23.37 v clkbuf_leaf_279_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.35   23.73 v clkbuf_leaf_279_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_279_wb_clk_i (net)
                  0.05    0.00   23.73 v _51695__1/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   23.77 ^ _51695__1/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net288 (net)
                  0.02    0.00   23.77 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.37   24.14 v _74671_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.08    0.00   24.14 v _73132_/A (sky130_fd_sc_hd__nor2_4)
                  0.18    0.22   24.36 ^ _73132_/Y (sky130_fd_sc_hd__nor2_4)
     1    0.03                           net45 (net)
                  0.18    0.00   24.36 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.24   24.60 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net80 (net)
                  0.23    0.08   24.69 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.94 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net79 (net)
                  0.23    0.08   25.02 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   25.31 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   25.31 ^ io_out[0] (out)
                                 25.31   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.31   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 9.44

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack -0.90
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_79320_/GATE_N v
   7.84
_73893_/CLK ^
   3.15      0.00       4.69

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.16e-03   5.37e-04   5.05e-08   6.69e-03  41.6%
Combinational          5.00e-03   4.40e-03   1.87e-07   9.39e-03  58.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.12e-02   4.93e-03   2.38e-07   1.61e-02 100.0%
                          69.3%      30.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 604127 u^2 7% utilization.
area_report_end
[INFO]: Clock Tree Synthesis was successful
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
[INFO]: Incremented step index to 11.
[INFO]: Writing Verilog...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 164088 components and 571913 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 420688 connections.
[INFO ODB-0133]     Created 44361 nets and 151019 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
[INFO]: Changing netlist from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.resized.v to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.v
[INFO]: Incremented step index to 12.
[INFO]: Running Resizer Timing Optimizations...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 164088 components and 571913 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 420688 connections.
[INFO ODB-0133]     Created 44361 nets and 151019 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def
###############################################################################
# Created by write_sdc
# Sun Apr 17 03:04:43 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 40.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_propagated_clock [get_clocks {wb_clk_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 5.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0350 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0350 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0350 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0350 [get_ports {io_out[37]}]
set_load -pin_load 0.0350 [get_ports {io_out[36]}]
set_load -pin_load 0.0350 [get_ports {io_out[35]}]
set_load -pin_load 0.0350 [get_ports {io_out[34]}]
set_load -pin_load 0.0350 [get_ports {io_out[33]}]
set_load -pin_load 0.0350 [get_ports {io_out[32]}]
set_load -pin_load 0.0350 [get_ports {io_out[31]}]
set_load -pin_load 0.0350 [get_ports {io_out[30]}]
set_load -pin_load 0.0350 [get_ports {io_out[29]}]
set_load -pin_load 0.0350 [get_ports {io_out[28]}]
set_load -pin_load 0.0350 [get_ports {io_out[27]}]
set_load -pin_load 0.0350 [get_ports {io_out[26]}]
set_load -pin_load 0.0350 [get_ports {io_out[25]}]
set_load -pin_load 0.0350 [get_ports {io_out[24]}]
set_load -pin_load 0.0350 [get_ports {io_out[23]}]
set_load -pin_load 0.0350 [get_ports {io_out[22]}]
set_load -pin_load 0.0350 [get_ports {io_out[21]}]
set_load -pin_load 0.0350 [get_ports {io_out[20]}]
set_load -pin_load 0.0350 [get_ports {io_out[19]}]
set_load -pin_load 0.0350 [get_ports {io_out[18]}]
set_load -pin_load 0.0350 [get_ports {io_out[17]}]
set_load -pin_load 0.0350 [get_ports {io_out[16]}]
set_load -pin_load 0.0350 [get_ports {io_out[15]}]
set_load -pin_load 0.0350 [get_ports {io_out[14]}]
set_load -pin_load 0.0350 [get_ports {io_out[13]}]
set_load -pin_load 0.0350 [get_ports {io_out[12]}]
set_load -pin_load 0.0350 [get_ports {io_out[11]}]
set_load -pin_load 0.0350 [get_ports {io_out[10]}]
set_load -pin_load 0.0350 [get_ports {io_out[9]}]
set_load -pin_load 0.0350 [get_ports {io_out[8]}]
set_load -pin_load 0.0350 [get_ports {io_out[7]}]
set_load -pin_load 0.0350 [get_ports {io_out[6]}]
set_load -pin_load 0.0350 [get_ports {io_out[5]}]
set_load -pin_load 0.0350 [get_ports {io_out[4]}]
set_load -pin_load 0.0350 [get_ports {io_out[3]}]
set_load -pin_load 0.0350 [get_ports {io_out[2]}]
set_load -pin_load 0.0350 [get_ports {io_out[1]}]
set_load -pin_load 0.0350 [get_ports {io_out[0]}]
set_load -pin_load 0.0350 [get_ports {irq[2]}]
set_load -pin_load 0.0350 [get_ports {irq[1]}]
set_load -pin_load 0.0350 [get_ports {irq[0]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0350 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0350 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__einvp_8 -pin {Z} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_8 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9000
set_timing_derate -late 1.1000
###############################################################################
# Design Rules
###############################################################################
[INFO]: Setting RC values...
[INFO RSZ-0046] Found 5485 endpoints with hold violations.
[INFO RSZ-0032] Inserted 11186 hold buffers.
Placement Analysis
---------------------------------
total displacement      75433.9 u
average displacement        0.4 u
max displacement           19.4 u
original HPWL         2252244.1 u
legalized HPWL        2373698.7 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 24113 instances
[INFO DPL-0021] HPWL before          2373698.7 u
[INFO DPL-0022] HPWL after           2315140.9 u
[INFO DPL-0023] HPWL delta               -2.5 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _76998_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _76389_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.62 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.62 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.98 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    0.99 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17    1.16 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.06    0.00    1.16 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    1.28 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.07    0.00    1.28 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.21    1.48 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_0_2_wb_clk_i (net)
                  0.22    0.00    1.49 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.64 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.06    0.00    1.64 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    1.74 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_1_wb_clk_i (net)
                  0.04    0.00    1.74 ^ clkbuf_3_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.21    1.95 ^ clkbuf_3_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_0_2_wb_clk_i (net)
                  0.23    0.00    1.95 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.10 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.05    0.00    2.10 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.15    2.25 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.13    0.00    2.25 ^ clkbuf_5_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.21    2.46 ^ clkbuf_5_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_2_0_wb_clk_i (net)
                  0.19    0.00    2.46 ^ clkbuf_6_5_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.81    0.61    3.07 ^ clkbuf_6_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    11    0.15                           clknet_6_5_0_wb_clk_i (net)
                  0.81    0.00    3.07 ^ clkbuf_leaf_624_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.25    3.32 ^ clkbuf_leaf_624_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     5    0.02                           clknet_leaf_624_wb_clk_i (net)
                  0.06    0.00    3.32 ^ _76998_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.03    0.28    3.60 ^ _76998_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.00                           soc8.amp[5] (net)
                  0.03    0.00    3.60 ^ hold8885/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.15    3.76 ^ hold8885/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.03                           net9177 (net)
                  0.15    0.00    3.76 ^ _46021_/C (sky130_fd_sc_hd__nor3_4)
                  0.07    0.08    3.84 v _46021_/Y (sky130_fd_sc_hd__nor3_4)
     5    0.03                           _12891_ (net)
                  0.07    0.00    3.84 v _46038_/A (sky130_fd_sc_hd__nand2_1)
                  0.07    0.08    3.92 ^ _46038_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _12908_ (net)
                  0.07    0.00    3.92 ^ _46069_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.18    4.09 ^ _46069_/X (sky130_fd_sc_hd__mux2_1)
     4    0.01                           _12939_ (net)
                  0.13    0.00    4.09 ^ _46075_/A0 (sky130_fd_sc_hd__mux4_2)
                  0.10    0.26    4.35 ^ _46075_/X (sky130_fd_sc_hd__mux4_2)
     2    0.01                           _12945_ (net)
                  0.10    0.00    4.36 ^ _46139_/C (sky130_fd_sc_hd__or3_1)
                  0.05    0.10    4.46 ^ _46139_/X (sky130_fd_sc_hd__or3_1)
     1    0.00                           _13002_ (net)
                  0.05    0.00    4.46 ^ _46140_/S (sky130_fd_sc_hd__mux2_1)
                  0.10    0.15    4.61 ^ _46140_/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           _13003_ (net)
                  0.10    0.00    4.61 ^ _46141_/B2 (sky130_fd_sc_hd__a22o_1)
                  0.04    0.11    4.72 ^ _46141_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _00741_ (net)
                  0.04    0.00    4.72 ^ _76389_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.72   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.62 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.62 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.76 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.76 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    0.89 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.89 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.20 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.21 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.43 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.43 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.56 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.56 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.79 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.80 ^ clkbuf_3_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.98 ^ clkbuf_3_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_0_wb_clk_i (net)
                  0.07    0.00    1.98 ^ clkbuf_3_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13    2.10 ^ clkbuf_3_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_1_wb_clk_i (net)
                  0.05    0.00    2.10 ^ clkbuf_3_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.29    2.39 ^ clkbuf_3_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_3_2_2_wb_clk_i (net)
                  0.27    0.00    2.40 ^ clkbuf_4_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.19    2.59 ^ clkbuf_4_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_4_0_wb_clk_i (net)
                  0.05    0.00    2.59 ^ clkbuf_4_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    2.79 ^ clkbuf_4_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_4_1_wb_clk_i (net)
                  0.16    0.00    2.79 ^ clkbuf_5_8_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.24    3.03 ^ clkbuf_5_8_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_8_0_wb_clk_i (net)
                  0.15    0.00    3.03 ^ clkbuf_6_16_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.03    0.90    3.92 ^ clkbuf_6_16_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    14    0.19                           clknet_6_16_0_wb_clk_i (net)
                  1.03    0.01    3.93 ^ clkbuf_leaf_589_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.33    4.26 ^ clkbuf_leaf_589_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_589_wb_clk_i (net)
                  0.06    0.00    4.26 ^ _76389_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.51   clock uncertainty
                         -0.22    4.29   clock reconvergence pessimism
                         -0.03    4.26   library hold time
                                  4.26   data required time
-----------------------------------------------------------------------------
                                  4.26   data required time
                                 -4.72   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _77021_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _76238_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.62 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.62 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.98 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    0.99 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.17 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.17 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    1.28 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.28 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.19    1.47 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.47 ^ clkbuf_3_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.61 ^ clkbuf_3_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_0_wb_clk_i (net)
                  0.06    0.00    1.61 ^ clkbuf_3_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    1.71 ^ clkbuf_3_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_3_1_wb_clk_i (net)
                  0.05    0.00    1.71 ^ clkbuf_3_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.21    1.92 ^ clkbuf_3_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_3_2_wb_clk_i (net)
                  0.22    0.00    1.93 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.07 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_6_0_wb_clk_i (net)
                  0.05    0.00    2.07 ^ clkbuf_4_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.16    2.23 ^ clkbuf_4_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_6_1_wb_clk_i (net)
                  0.15    0.00    2.23 ^ clkbuf_5_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.20    0.22    2.46 ^ clkbuf_5_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_5_12_0_wb_clk_i (net)
                  0.20    0.00    2.46 ^ clkbuf_6_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.29    0.90    3.36 ^ clkbuf_6_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    18    0.24                           clknet_6_25_0_wb_clk_i (net)
                  1.29    0.00    3.37 ^ clkbuf_leaf_472_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.09    0.30    3.67 ^ clkbuf_leaf_472_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_472_wb_clk_i (net)
                  0.09    0.00    3.67 ^ _77021_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.33    4.00 ^ _77021_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc7.a2[4] (net)
                  0.08    0.00    4.00 ^ hold8703/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.16    4.16 ^ hold8703/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           net8995 (net)
                  0.13    0.00    4.16 ^ _46553_/B2 (sky130_fd_sc_hd__a221o_1)
                  0.05    0.14    4.30 ^ _46553_/X (sky130_fd_sc_hd__a221o_1)
     1    0.00                           _13265_ (net)
                  0.05    0.00    4.30 ^ _46559_/B1 (sky130_fd_sc_hd__o221a_1)
                  0.06    0.15    4.45 ^ _46559_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _00590_ (net)
                  0.06    0.00    4.45 ^ hold2877/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.23    4.68 ^ hold2877/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net3169 (net)
                  0.05    0.00    4.68 ^ _76238_/D (sky130_fd_sc_hd__dfxtp_2)
                                  4.68   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.62 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.62 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.76 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.76 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    0.89 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.89 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.20 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.21 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.43 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.43 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.56 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.56 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.79 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.80 ^ clkbuf_3_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.98 ^ clkbuf_3_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_0_wb_clk_i (net)
                  0.07    0.00    1.98 ^ clkbuf_3_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13    2.10 ^ clkbuf_3_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_1_wb_clk_i (net)
                  0.05    0.00    2.10 ^ clkbuf_3_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.29    2.39 ^ clkbuf_3_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_3_2_2_wb_clk_i (net)
                  0.27    0.00    2.40 ^ clkbuf_4_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.19    2.59 ^ clkbuf_4_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_4_0_wb_clk_i (net)
                  0.05    0.00    2.59 ^ clkbuf_4_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    2.79 ^ clkbuf_4_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_4_1_wb_clk_i (net)
                  0.16    0.00    2.79 ^ clkbuf_5_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.27    3.06 ^ clkbuf_5_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_9_0_wb_clk_i (net)
                  0.19    0.00    3.06 ^ clkbuf_6_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.01    0.90    3.95 ^ clkbuf_6_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    14    0.19                           clknet_6_18_0_wb_clk_i (net)
                  1.01    0.01    3.96 ^ clkbuf_leaf_475_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.35    4.31 ^ clkbuf_leaf_475_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_475_wb_clk_i (net)
                  0.08    0.00    4.31 ^ _76238_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    4.56   clock uncertainty
                         -0.33    4.24   clock reconvergence pessimism
                         -0.03    4.21   library hold time
                                  4.21   data required time
-----------------------------------------------------------------------------
                                  4.21   data required time
                                 -4.68   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _76979_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _76736_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.62 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.62 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.98 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    0.99 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17    1.16 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.06    0.00    1.16 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    1.28 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.07    0.00    1.28 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.21    1.48 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_0_2_wb_clk_i (net)
                  0.22    0.00    1.49 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.64 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.06    0.00    1.64 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    1.74 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_1_wb_clk_i (net)
                  0.04    0.00    1.74 ^ clkbuf_3_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.21    1.95 ^ clkbuf_3_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_0_2_wb_clk_i (net)
                  0.23    0.00    1.95 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.10 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.05    0.00    2.10 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.15    2.25 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.13    0.00    2.25 ^ clkbuf_5_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.21    2.46 ^ clkbuf_5_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_3_0_wb_clk_i (net)
                  0.18    0.00    2.46 ^ clkbuf_6_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.17    0.83    3.29 ^ clkbuf_6_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    17    0.22                           clknet_6_7_0_wb_clk_i (net)
                  1.17    0.00    3.29 ^ clkbuf_leaf_625_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.28    3.57 ^ clkbuf_leaf_625_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_625_wb_clk_i (net)
                  0.07    0.00    3.57 ^ _76979_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.29    3.87 ^ _76979_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.01                           soc8.pcm_load[2] (net)
                  0.04    0.00    3.87 ^ hold2660/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.17    4.04 ^ hold2660/X (sky130_fd_sc_hd__buf_2)
     2    0.03                           net2952 (net)
                  0.15    0.00    4.04 ^ _44940_/A1 (sky130_fd_sc_hd__a2111o_1)
                  0.04    0.14    4.17 ^ _44940_/X (sky130_fd_sc_hd__a2111o_1)
     1    0.00                           _12150_ (net)
                  0.04    0.00    4.17 ^ hold2662/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.23    4.41 ^ hold2662/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net2954 (net)
                  0.07    0.00    4.41 ^ _44941_/B2 (sky130_fd_sc_hd__o221a_1)
                  0.06    0.15    4.56 ^ _44941_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _01088_ (net)
                  0.06    0.00    4.56 ^ hold2661/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.23    4.79 ^ hold2661/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net2953 (net)
                  0.05    0.00    4.79 ^ _76736_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.79   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.62 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.62 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.76 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.76 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    0.89 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.89 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.20 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.21 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.43 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.43 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.56 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.56 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.79 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.80 ^ clkbuf_3_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.98 ^ clkbuf_3_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_0_wb_clk_i (net)
                  0.07    0.00    1.98 ^ clkbuf_3_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13    2.10 ^ clkbuf_3_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_1_wb_clk_i (net)
                  0.05    0.00    2.10 ^ clkbuf_3_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.29    2.39 ^ clkbuf_3_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_3_2_2_wb_clk_i (net)
                  0.27    0.00    2.40 ^ clkbuf_4_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.19    2.59 ^ clkbuf_4_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_4_0_wb_clk_i (net)
                  0.05    0.00    2.59 ^ clkbuf_4_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    2.79 ^ clkbuf_4_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_4_1_wb_clk_i (net)
                  0.16    0.00    2.79 ^ clkbuf_5_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.27    3.06 ^ clkbuf_5_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_9_0_wb_clk_i (net)
                  0.19    0.00    3.06 ^ clkbuf_6_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.01    0.90    3.95 ^ clkbuf_6_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    14    0.19                           clknet_6_18_0_wb_clk_i (net)
                  1.01    0.00    3.96 ^ clkbuf_leaf_639_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.35    4.30 ^ clkbuf_leaf_639_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_639_wb_clk_i (net)
                  0.08    0.00    4.30 ^ _76736_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.55   clock uncertainty
                         -0.22    4.34   clock reconvergence pessimism
                         -0.03    4.31   library hold time
                                  4.31   data required time
-----------------------------------------------------------------------------
                                  4.31   data required time
                                 -4.79   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _76762_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _76746_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.62 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.62 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.98 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    0.99 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17    1.16 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.06    0.00    1.16 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    1.28 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.07    0.00    1.28 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.21    1.48 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_0_2_wb_clk_i (net)
                  0.22    0.00    1.49 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.64 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.06    0.00    1.64 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    1.74 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_1_wb_clk_i (net)
                  0.04    0.00    1.74 ^ clkbuf_3_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.21    1.95 ^ clkbuf_3_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_0_2_wb_clk_i (net)
                  0.23    0.00    1.95 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.10 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.05    0.00    2.10 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.15    2.25 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.13    0.00    2.25 ^ clkbuf_5_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.21    2.46 ^ clkbuf_5_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_3_0_wb_clk_i (net)
                  0.18    0.00    2.46 ^ clkbuf_6_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.17    0.83    3.29 ^ clkbuf_6_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    17    0.22                           clknet_6_7_0_wb_clk_i (net)
                  1.17    0.00    3.29 ^ clkbuf_leaf_616_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.29    3.58 ^ clkbuf_leaf_616_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.04                           clknet_leaf_616_wb_clk_i (net)
                  0.08    0.00    3.58 ^ _76762_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.14    0.36    3.95 ^ _76762_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.03                           soc8.timer[12] (net)
                  0.14    0.00    3.95 ^ _44829_/B2 (sky130_fd_sc_hd__a221o_1)
                  0.05    0.14    4.09 ^ _44829_/X (sky130_fd_sc_hd__a221o_1)
     1    0.00                           _12049_ (net)
                  0.05    0.00    4.09 ^ _44830_/C1 (sky130_fd_sc_hd__a211o_1)
                  0.05    0.09    4.18 ^ _44830_/X (sky130_fd_sc_hd__a211o_1)
     1    0.00                           _12050_ (net)
                  0.05    0.00    4.18 ^ _44831_/B2 (sky130_fd_sc_hd__o221a_1)
                  0.06    0.15    4.33 ^ _44831_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _01098_ (net)
                  0.06    0.00    4.33 ^ hold6224/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.22    4.55 ^ hold6224/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net6516 (net)
                  0.05    0.00    4.55 ^ _76746_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.55   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.62 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.62 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.76 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.76 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    0.89 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.89 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.20 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.21 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.43 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.43 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.56 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.56 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.79 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.80 ^ clkbuf_3_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.98 ^ clkbuf_3_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_0_wb_clk_i (net)
                  0.07    0.00    1.98 ^ clkbuf_3_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13    2.10 ^ clkbuf_3_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_1_wb_clk_i (net)
                  0.05    0.00    2.10 ^ clkbuf_3_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.29    2.39 ^ clkbuf_3_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_3_2_2_wb_clk_i (net)
                  0.27    0.00    2.40 ^ clkbuf_4_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.19    2.59 ^ clkbuf_4_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_4_0_wb_clk_i (net)
                  0.05    0.00    2.59 ^ clkbuf_4_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    2.79 ^ clkbuf_4_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_4_1_wb_clk_i (net)
                  0.16    0.00    2.79 ^ clkbuf_5_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.27    3.06 ^ clkbuf_5_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_9_0_wb_clk_i (net)
                  0.19    0.00    3.06 ^ clkbuf_6_19_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.77    0.71    3.77 ^ clkbuf_6_19_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    10    0.14                           clknet_6_19_0_wb_clk_i (net)
                  0.77    0.00    3.77 ^ clkbuf_leaf_632_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.29    4.07 ^ clkbuf_leaf_632_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_632_wb_clk_i (net)
                  0.05    0.00    4.07 ^ _76746_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.32   clock uncertainty
                         -0.22    4.10   clock reconvergence pessimism
                         -0.03    4.07   library hold time
                                  4.07   data required time
-----------------------------------------------------------------------------
                                  4.07   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _76849_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _76734_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.12    0.12 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.30 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.30 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.10    0.40 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.40 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.11    0.51 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.51 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.11    0.62 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.62 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.73 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.73 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.26    0.98 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    0.99 ^ clkbuf_2_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.17    1.16 ^ clkbuf_2_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_0_wb_clk_i (net)
                  0.06    0.00    1.16 ^ clkbuf_2_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.12    1.28 ^ clkbuf_2_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_0_1_wb_clk_i (net)
                  0.07    0.00    1.28 ^ clkbuf_2_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.21    1.48 ^ clkbuf_2_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_2_0_2_wb_clk_i (net)
                  0.22    0.00    1.49 ^ clkbuf_3_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.15    1.64 ^ clkbuf_3_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_0_wb_clk_i (net)
                  0.06    0.00    1.64 ^ clkbuf_3_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    1.74 ^ clkbuf_3_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_0_1_wb_clk_i (net)
                  0.04    0.00    1.74 ^ clkbuf_3_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.23    0.21    1.95 ^ clkbuf_3_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_0_2_wb_clk_i (net)
                  0.23    0.00    1.95 ^ clkbuf_4_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    2.10 ^ clkbuf_4_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_1_0_wb_clk_i (net)
                  0.05    0.00    2.10 ^ clkbuf_4_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.15    2.25 ^ clkbuf_4_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_1_1_wb_clk_i (net)
                  0.13    0.00    2.25 ^ clkbuf_5_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.21    2.46 ^ clkbuf_5_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_3_0_wb_clk_i (net)
                  0.18    0.00    2.46 ^ clkbuf_6_7_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.17    0.83    3.29 ^ clkbuf_6_7_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    17    0.22                           clknet_6_7_0_wb_clk_i (net)
                  1.17    0.00    3.29 ^ clkbuf_leaf_622_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.29    3.58 ^ clkbuf_leaf_622_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_622_wb_clk_i (net)
                  0.08    0.00    3.58 ^ _76849_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.06    0.33    3.92 ^ _76849_/Q (sky130_fd_sc_hd__dfxtp_4)
     3    0.02                           soc8.comp.threshold[0] (net)
                  0.06    0.00    3.92 ^ hold3241/A (sky130_fd_sc_hd__buf_2)
                  0.14    0.17    4.08 ^ hold3241/X (sky130_fd_sc_hd__buf_2)
     2    0.03                           net3533 (net)
                  0.14    0.00    4.08 ^ _44965_/A1 (sky130_fd_sc_hd__a2111o_1)
                  0.03    0.13    4.21 ^ _44965_/X (sky130_fd_sc_hd__a2111o_1)
     1    0.00                           _12173_ (net)
                  0.03    0.00    4.21 ^ hold3243/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.15    0.14    4.36 ^ hold3243/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01                           net3535 (net)
                  0.15    0.00    4.36 ^ _44966_/B2 (sky130_fd_sc_hd__o221a_1)
                  0.06    0.17    4.53 ^ _44966_/X (sky130_fd_sc_hd__o221a_1)
     1    0.00                           _01086_ (net)
                  0.06    0.00    4.53 ^ hold3242/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.22    4.75 ^ hold3242/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net3534 (net)
                  0.04    0.00    4.75 ^ _76734_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.75   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.27    0.15    0.15 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.22    0.36 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.49 ^ clkbuf_1_0_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_0_wb_clk_i (net)
                  0.06    0.00    0.49 ^ clkbuf_1_0_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.13    0.62 ^ clkbuf_1_0_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_1_wb_clk_i (net)
                  0.06    0.00    0.62 ^ clkbuf_1_0_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    0.76 ^ clkbuf_1_0_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_2_wb_clk_i (net)
                  0.07    0.00    0.76 ^ clkbuf_1_0_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.12    0.89 ^ clkbuf_1_0_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_0_3_wb_clk_i (net)
                  0.05    0.00    0.89 ^ clkbuf_1_0_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.31    0.31    1.20 ^ clkbuf_1_0_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_0_4_wb_clk_i (net)
                  0.31    0.01    1.21 ^ clkbuf_2_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.21    1.43 ^ clkbuf_2_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_0_wb_clk_i (net)
                  0.07    0.00    1.43 ^ clkbuf_2_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.06    0.14    1.56 ^ clkbuf_2_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_1_1_wb_clk_i (net)
                  0.06    0.00    1.56 ^ clkbuf_2_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.23    1.79 ^ clkbuf_2_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_1_2_wb_clk_i (net)
                  0.18    0.00    1.80 ^ clkbuf_3_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    1.98 ^ clkbuf_3_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_0_wb_clk_i (net)
                  0.07    0.00    1.98 ^ clkbuf_3_2_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13    2.10 ^ clkbuf_3_2_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_2_1_wb_clk_i (net)
                  0.05    0.00    2.10 ^ clkbuf_3_2_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.27    0.29    2.39 ^ clkbuf_3_2_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.05                           clknet_3_2_2_wb_clk_i (net)
                  0.27    0.00    2.40 ^ clkbuf_4_4_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.19    2.59 ^ clkbuf_4_4_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_4_0_wb_clk_i (net)
                  0.05    0.00    2.59 ^ clkbuf_4_4_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.20    2.79 ^ clkbuf_4_4_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_4_4_1_wb_clk_i (net)
                  0.16    0.00    2.79 ^ clkbuf_5_9_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.27    3.06 ^ clkbuf_5_9_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_9_0_wb_clk_i (net)
                  0.19    0.00    3.06 ^ clkbuf_6_18_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  1.01    0.90    3.95 ^ clkbuf_6_18_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    14    0.19                           clknet_6_18_0_wb_clk_i (net)
                  1.01    0.00    3.95 ^ clkbuf_leaf_638_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.31    4.27 ^ clkbuf_leaf_638_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_leaf_638_wb_clk_i (net)
                  0.06    0.00    4.27 ^ _76734_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    4.52   clock uncertainty
                         -0.22    4.30   clock reconvergence pessimism
                         -0.03    4.27   library hold time
                                  4.27   data required time
-----------------------------------------------------------------------------
                                  4.27   data required time
                                 -4.75   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14   20.14 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.27   20.42 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.42 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.55 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.55 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.68 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.68 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.82 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.82 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.12   20.94 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.94 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.26   21.20 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   21.21 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.21   21.42 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.42 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   21.55 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.55 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   21.76 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.76 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.18   21.94 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.94 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.12   22.06 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   22.06 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.22   22.29 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.01   22.29 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.18   22.47 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.47 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.17   22.64 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.64 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.23   22.88 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_25_0_wb_clk_i (net)
                  0.13    0.00   22.88 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.50   23.38 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   23.38 v clkbuf_leaf_279_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.35   23.73 v clkbuf_leaf_279_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_279_wb_clk_i (net)
                  0.05    0.00   23.74 v _51695__1/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.05   23.78 ^ _51695__1/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net288 (net)
                  0.02    0.00   23.78 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.37   24.15 v _74671_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.08    0.00   24.15 v _73132_/A (sky130_fd_sc_hd__nor2_4)
                  0.19    0.22   24.37 ^ _73132_/Y (sky130_fd_sc_hd__nor2_4)
     1    0.03                           net45 (net)
                  0.19    0.00   24.38 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.24   24.62 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net80 (net)
                  0.23    0.08   24.70 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.96 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net79 (net)
                  0.23    0.08   25.03 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   25.32 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   25.33 ^ io_out[0] (out)
                                 25.33   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.33   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.46    0.20    5.43 ^ _36595_/A (sky130_fd_sc_hd__clkinv_8)
                  0.18    0.22    5.65 v _36595_/Y (sky130_fd_sc_hd__clkinv_8)
     4    0.09                           _06132_ (net)
                  0.18    0.02    5.67 v _36610_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.28    5.95 v _36610_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06144_ (net)
                  0.10    0.00    5.95 v _51696_/A (sky130_fd_sc_hd__and2_1)
                  0.04    0.17    6.13 v _51696_/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           _16838_ (net)
                  0.04    0.00    6.13 v _51697_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.30    6.43 v _51697_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _16839_ (net)
                  0.06    0.00    6.43 v _51698_/C (sky130_fd_sc_hd__or3_1)
                  0.08    0.36    6.79 v _51698_/X (sky130_fd_sc_hd__or3_1)
     1    0.01                           _16840_ (net)
                  0.08    0.00    6.79 v _51699_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.11    6.91 v _51699_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _04673_ (net)
                  0.03    0.00    6.91 v hold5532/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    7.16 v hold5532/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net5824 (net)
                  0.04    0.00    7.16 v _74671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.16   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10   20.45 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.45 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.77 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.77 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.22   20.98 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   20.99 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.16 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.16 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.27 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.27 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.44 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.44 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.59 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.59 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   21.69 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   21.69 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18   21.87 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   21.88 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.15   22.02 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.02 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14   22.16 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.16 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19   22.36 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_25_0_wb_clk_i (net)
                  0.13    0.00   22.36 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.41   22.77 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   22.77 v clkbuf_leaf_279_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.29   23.06 v clkbuf_leaf_279_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_279_wb_clk_i (net)
                  0.05    0.00   23.06 v _51695__1/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   23.09 ^ _51695__1/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net288 (net)
                  0.02    0.00   23.09 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.84   clock uncertainty
                          0.00   22.84   clock reconvergence pessimism
                         -0.11   22.73   library setup time
                                 22.73   data required time
-----------------------------------------------------------------------------
                                 22.73   data required time
                                 -7.16   data arrival time
-----------------------------------------------------------------------------
                                 15.57   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73442_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.03    0.02    5.02 ^ wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.03    0.00    5.02 ^ input10/A (sky130_fd_sc_hd__buf_12)
                  0.26    0.22    5.23 ^ input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.44    0.19    5.42 ^ _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.35    5.77 ^ _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.14    0.00    5.77 ^ _36811_/A (sky130_fd_sc_hd__buf_12)
                  0.14    0.21    5.99 ^ _36811_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06279_ (net)
                  0.16    0.04    6.03 ^ _36812_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.13    0.26    6.29 ^ _36812_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06280_ (net)
                  0.13    0.00    6.29 ^ _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.08    0.06    6.35 v _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     2    0.01                           _19835_ (net)
                  0.08    0.00    6.35 v hold7717/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.51    6.86 v hold7717/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.01                           net8009 (net)
                  0.08    0.00    6.86 v _55930_/B (sky130_fd_sc_hd__and2b_1)
                  0.04    0.19    7.05 v _55930_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _19837_ (net)
                  0.04    0.00    7.05 v _55931_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.09    7.15 v _55931_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _03444_ (net)
                  0.03    0.00    7.15 v _73442_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.15   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10   20.45 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.45 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.77 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.77 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.22   20.98 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   20.99 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.16 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.16 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.27 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.27 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.44 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.44 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.59 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.59 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   21.69 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   21.69 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18   21.87 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   21.88 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.15   22.02 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.02 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14   22.16 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.16 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19   22.36 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_25_0_wb_clk_i (net)
                  0.13    0.00   22.36 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.41   22.77 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   22.77 v clkbuf_leaf_280_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.28   23.05 v clkbuf_leaf_280_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_280_wb_clk_i (net)
                  0.04    0.00   23.05 v _55929__5/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03   23.08 ^ _55929__5/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net292 (net)
                  0.02    0.00   23.08 ^ _73442_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.83   clock uncertainty
                          0.00   22.83   clock reconvergence pessimism
                         -0.11   22.73   library setup time
                                 22.73   data required time
-----------------------------------------------------------------------------
                                 22.73   data required time
                                 -7.15   data arrival time
-----------------------------------------------------------------------------
                                 15.58   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73444_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v input10/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.17    5.17 v input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.32    0.17    5.34 v _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.34    5.68 v _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.09    0.00    5.68 v _36811_/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.20    5.88 v _36811_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06279_ (net)
                  0.10    0.04    5.92 v _36812_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.23    6.15 v _36812_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06280_ (net)
                  0.09    0.00    6.15 v _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.16    0.19    6.35 ^ _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     2    0.01                           _19835_ (net)
                  0.16    0.00    6.35 ^ hold7717/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.59    6.93 ^ hold7717/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.01                           net8009 (net)
                  0.08    0.00    6.93 ^ _55925_/B1 (sky130_fd_sc_hd__o21ai_1)
                  0.07    0.09    7.03 v _55925_/Y (sky130_fd_sc_hd__o21ai_1)
     1    0.01                           _19836_ (net)
                  0.07    0.00    7.03 v _55926_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.12    0.14    7.17 ^ _55926_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _03446_ (net)
                  0.12    0.00    7.17 ^ _73444_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.17   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10   20.45 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.45 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.77 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.77 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.22   20.98 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   20.99 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.16 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.16 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.27 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.27 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.44 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.44 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.59 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.59 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   21.69 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   21.69 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18   21.87 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   21.88 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.15   22.02 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.02 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14   22.16 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.16 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19   22.36 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_25_0_wb_clk_i (net)
                  0.13    0.00   22.36 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.41   22.77 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   22.77 v clkbuf_leaf_280_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.28   23.05 v clkbuf_leaf_280_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_280_wb_clk_i (net)
                  0.04    0.00   23.05 v _55924__3/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04   23.09 ^ _55924__3/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net290 (net)
                  0.03    0.00   23.09 ^ _73444_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   22.84   clock uncertainty
                          0.00   22.84   clock reconvergence pessimism
                         -0.07   22.77   library setup time
                                 22.77   data required time
-----------------------------------------------------------------------------
                                 22.77   data required time
                                 -7.17   data arrival time
-----------------------------------------------------------------------------
                                 15.60   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _73445_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v wb_rst_i (in)
     1    0.01                           wb_rst_i (net)
                  0.01    0.00    5.01 v input10/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.17    5.17 v input10/X (sky130_fd_sc_hd__buf_12)
     3    0.27                           net10 (net)
                  0.32    0.17    5.34 v _36810_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.34    5.68 v _36810_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06278_ (net)
                  0.09    0.00    5.68 v _36811_/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.20    5.88 v _36811_/X (sky130_fd_sc_hd__buf_12)
     5    0.12                           _06279_ (net)
                  0.10    0.04    5.92 v _36812_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.23    6.15 v _36812_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _06280_ (net)
                  0.09    0.00    6.15 v _55922_/B1 (sky130_fd_sc_hd__a31oi_2)
                  0.16    0.19    6.35 ^ _55922_/Y (sky130_fd_sc_hd__a31oi_2)
     2    0.01                           _19835_ (net)
                  0.16    0.00    6.35 ^ _55923_/C1 (sky130_fd_sc_hd__o211a_1)
                  0.05    0.19    6.53 ^ _55923_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _03447_ (net)
                  0.05    0.00    6.53 ^ hold7716/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.28    6.81 ^ hold7716/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net8008 (net)
                  0.05    0.00    6.81 ^ hold1990/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.27    7.09 ^ hold1990/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net2282 (net)
                  0.05    0.00    7.09 ^ hold7715/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    7.35 ^ hold7715/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net8007 (net)
                  0.04    0.00    7.35 ^ _73445_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.35   data arrival time

                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.12   20.12 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.22   20.34 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.34 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10   20.45 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.45 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.56 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.56 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   20.67 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.67 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   20.77 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.77 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.22   20.98 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   20.99 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.17   21.16 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.16 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11   21.27 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.27 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.17   21.44 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.44 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15   21.59 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.59 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.10   21.69 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   21.69 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.18   21.87 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.00   21.88 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.15   22.02 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.02 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.14   22.16 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.16 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.19   22.36 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_25_0_wb_clk_i (net)
                  0.13    0.00   22.36 v clkbuf_6_51_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.63    0.53   22.89 v clkbuf_6_51_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
    12    0.17                           clknet_6_51_0_wb_clk_i (net)
                  0.63    0.00   22.89 v clkbuf_leaf_278_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.36   23.25 v clkbuf_leaf_278_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_278_wb_clk_i (net)
                  0.06    0.00   23.25 v _55916__2/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04   23.29 ^ _55916__2/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net289 (net)
                  0.02    0.00   23.29 ^ _73445_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   23.04   clock uncertainty
                          0.00   23.04   clock reconvergence pessimism
                         -0.06   22.99   library setup time
                                 22.99   data required time
-----------------------------------------------------------------------------
                                 22.99   data required time
                                 -7.35   data arrival time
-----------------------------------------------------------------------------
                                 15.64   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _74671_ (rising edge-triggered flip-flop clocked by wb_clk_i')
Endpoint: io_out[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         20.00   20.00   clock wb_clk_i' (rise edge)
                          0.00   20.00   clock source latency
                  0.00    0.00   20.00 v wb_clk_i (in)
     1    0.25                           wb_clk_i (net)
                  0.26    0.14   20.14 v clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.27   20.42 v clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_wb_clk_i (net)
                  0.04    0.00   20.42 v clkbuf_1_1_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.55 v clkbuf_1_1_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_0_wb_clk_i (net)
                  0.05    0.00   20.55 v clkbuf_1_1_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   20.68 v clkbuf_1_1_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_1_wb_clk_i (net)
                  0.05    0.00   20.68 v clkbuf_1_1_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14   20.82 v clkbuf_1_1_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_2_wb_clk_i (net)
                  0.05    0.00   20.82 v clkbuf_1_1_3_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.12   20.94 v clkbuf_1_1_3_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_1_1_3_wb_clk_i (net)
                  0.03    0.00   20.94 v clkbuf_1_1_4_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.26   21.20 v clkbuf_1_1_4_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           clknet_1_1_4_wb_clk_i (net)
                  0.22    0.01   21.21 v clkbuf_2_3_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.21   21.42 v clkbuf_2_3_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_0_wb_clk_i (net)
                  0.05    0.00   21.42 v clkbuf_2_3_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.13   21.55 v clkbuf_2_3_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_2_3_1_wb_clk_i (net)
                  0.05    0.00   21.55 v clkbuf_2_3_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.21   21.76 v clkbuf_2_3_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_2_3_2_wb_clk_i (net)
                  0.13    0.00   21.76 v clkbuf_3_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.18   21.94 v clkbuf_3_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_0_wb_clk_i (net)
                  0.05    0.00   21.94 v clkbuf_3_6_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.12   22.06 v clkbuf_3_6_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_3_6_1_wb_clk_i (net)
                  0.03    0.00   22.06 v clkbuf_3_6_2_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.16    0.22   22.29 v clkbuf_3_6_2_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.04                           clknet_3_6_2_wb_clk_i (net)
                  0.16    0.01   22.29 v clkbuf_4_12_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.18   22.47 v clkbuf_4_12_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           clknet_4_12_0_wb_clk_i (net)
                  0.04    0.00   22.47 v clkbuf_4_12_1_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.10    0.17   22.64 v clkbuf_4_12_1_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           clknet_4_12_1_wb_clk_i (net)
                  0.10    0.00   22.64 v clkbuf_5_25_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.23   22.88 v clkbuf_5_25_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.03                           clknet_5_25_0_wb_clk_i (net)
                  0.13    0.00   22.88 v clkbuf_6_50_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.50   23.38 v clkbuf_6_50_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.12                           clknet_6_50_0_wb_clk_i (net)
                  0.44    0.00   23.38 v clkbuf_leaf_279_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.35   23.73 v clkbuf_leaf_279_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_279_wb_clk_i (net)
                  0.05    0.00   23.74 v _51695__1/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.05   23.78 ^ _51695__1/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net288 (net)
                  0.02    0.00   23.78 ^ _74671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.37   24.15 v _74671_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mic.tmp2 (net)
                  0.08    0.00   24.15 v _73132_/A (sky130_fd_sc_hd__nor2_4)
                  0.19    0.22   24.37 ^ _73132_/Y (sky130_fd_sc_hd__nor2_4)
     1    0.03                           net45 (net)
                  0.19    0.00   24.38 ^ repeater80/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.24   24.62 ^ repeater80/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net80 (net)
                  0.23    0.08   24.70 ^ repeater79/A (sky130_fd_sc_hd__buf_12)
                  0.18    0.26   24.96 ^ repeater79/X (sky130_fd_sc_hd__buf_12)
     1    0.16                           net79 (net)
                  0.23    0.08   25.03 ^ output45/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29   25.32 ^ output45/X (sky130_fd_sc_hd__buf_2)
     1    0.04                           io_out[0] (net)
                  0.18    0.00   25.33 ^ io_out[0] (out)
                                 25.33   data arrival time

                         40.00   40.00   clock wb_clk_i (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.25   39.75   clock uncertainty
                          0.00   39.75   clock reconvergence pessimism
                         -5.00   34.75   output external delay
                                 34.75   data required time
-----------------------------------------------------------------------------
                                 34.75   data required time
                                -25.33   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 9.42

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.46
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_79320_/GATE_N v
   7.84
_73893_/CLK ^
   3.16      0.00       4.68

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             6.15e-03   4.36e-04   5.05e-08   6.59e-03  37.9%
Combinational          5.98e-03   4.79e-03   2.33e-07   1.08e-02  62.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-02   5.23e-03   2.84e-07   1.74e-02 100.0%
                          69.9%      30.1%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 714112 u^2 9% utilization.
area_report_end
[INFO]: Changing layout from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.def to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO]: Incremented step index to 13.
[INFO]: Writing Verilog...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 175274 components and 639029 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 465432 connections.
[INFO ODB-0133]     Created 55547 nets and 173391 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO]: Changing netlist from /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.v to /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.resized.v
[INFO]: Routing...
Current DEF: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
Routing Current DEF: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO]: Skipping Resizer Timing Optimizations.
[INFO]: Incremented step index to 14.
[INFO]: Running Diode Insertion...
OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
[INFO ODB-0127] Reading DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 175274 components and 639029 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 465432 connections.
[INFO ODB-0133]     Created 55547 nets and 173391 connections.
[INFO ODB-0134] Finished DEF file: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def
Design name: user_proj_example
Traceback (most recent call last):
  File "/openlane/scripts/place_diodes.py", line 388, in <module>
    di.execute()
  File "/openlane/scripts/place_diodes.py", line 282, in execute
    self.insert_diode(it, src_pos, force_true=io_protect)
  File "/openlane/scripts/place_diodes.py", line 245, in insert_diode
    ait.connect(it.getNet())
NotImplementedError: Wrong number or type of arguments for overloaded function 'dbITerm_connect'.
  Possible C/C++ prototypes are:
    odb::dbITerm::connect(odb::dbInst *,odb::dbNet *,odb::dbMTerm *)
    odb::dbITerm::connect(odb::dbITerm *,odb::dbNet *)

[ERROR]: during executing: "openroad -python /openlane/scripts/place_diodes.py -l /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef -id /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/cts/13-resizer_timing.def -o /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/tmp/routing/15-diodes.def --diode-cell sky130_fd_sc_hd__diode_2 --diode-pin DIODE --fake-diode-cell sky130_fd_sc_hd__diode_2 |& tee >&@stdout /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/logs/routing/15-diodes.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[INFO]: Calculating Runtime From the Start...
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: user_proj_example
Run Directory: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example
Source not found.
----------------------------------------

LVS Summary:
Source: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/logs/finishing/user_proj_example.lvs.lef.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /home/mxmont/Documents/Universidad/IC-UBB/SonarOnChip8/openlane/user_proj_example/runs/user_proj_example/reports/final_summary_report.csv
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
[INFO]: The failure may have been because of the following warnings:
[WARNING]: OpenLane may not function properly: Tool git is required by the flow scripts being used, but appears to not be installed in the environment.
Tool vlogtoverilog is required by the flow scripts being used, but appears to not be installed in the environment.
Tool klayout is required by the flow scripts being used, but appears to not be installed in the environment.
Tool vlog2Verilog is installed in the environment, but has no corresponding entry in the flow scripts.
The version of cvc installed in the environment does not match the one required by the OpenLane flow scripts (installed: 90e78b4598c1f5c35fcc3b8fc4d80fde7c881445, expected: d172016a791af3089b28070d80ad92bdfef9c585)
The version of netgen installed in the environment does not match the one required by the OpenLane flow scripts (installed: 738c1f7b3705bca2f1cc66fbc1cfb20f12d49a06, expected: bfb01e032f668c09ff43e889f35d611ef0e4a317)
The version of yosys installed in the environment does not match the one required by the OpenLane flow scripts (installed: d061b0e41a2023b5e72794563b94d6a9b5ab41a1, expected: cfe940a98b08f1a5d08fb44427db155ba1f18b62)
The version of openroad_app installed in the environment does not match the one required by the OpenLane flow scripts (installed: b79f266fe41540eabc064bcaddfe19ed715ac5c2, expected: 8d53e9b018dec98fa63e907ddeb6c5406f035361)

