ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_NVIC_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_NVIC_Init:
  25              	.LFB42:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "dma.h"
  22:Core/Src/main.c **** #include "spi.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include "RS485.h"
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 2


  34:Core/Src/main.c **** typedef enum
  35:Core/Src/main.c **** {
  36:Core/Src/main.c ****     DISPLAY_SALINITY_DEPTH = 0x00,
  37:Core/Src/main.c ****     DISPLAY_TEMPERATURE = 0x01,
  38:Core/Src/main.c ****     DISPLAY_DEPTH = 0x02,
  39:Core/Src/main.c ****     DISPLAY_SALINITY = 0x03,
  40:Core/Src/main.c ****     DISPLAY_CONDUCTIVITY = 0x04,
  41:Core/Src/main.c ****     DISPLAY_RESISTANCE = 0x05,
  42:Core/Src/main.c ****     DISPLAY_CONFIG_ELECTRODE = 0x06,
  43:Core/Src/main.c ****     DISPLAY_CONFIG_VOLTAGE_START = 0x07,
  44:Core/Src/main.c ****     DISPLAY_CONFIG_VOLTAGE_END = 0x08,
  45:Core/Src/main.c ****     DISPLAY_CONFIG_VOLTAGE_STEP = 0x09,
  46:Core/Src/main.c ****     DISPLAY_CONFIG_ADC_SAMPLES = 0x0a,
  47:Core/Src/main.c ****     DISPLAY_CONFIG_R1 = 0x0b,
  48:Core/Src/main.c ****     DISPLAY_CONFIG_SEND = 0x0c,
  49:Core/Src/main.c ****     DISPLAY_END = 0x0d,
  50:Core/Src/main.c **** } Display_Mode;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PTD */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN PD */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PD */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN PM */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE BEGIN PV */
  67:Core/Src/main.c **** const uint16_t digit_masks[] = {DIGIT_1_MASK, DIGIT_2_MASK, DIGIT_3_MASK};
  68:Core/Src/main.c **** const uint8_t number_masks[] = {NUMBER_0_MASK, NUMBER_1_MASK, NUMBER_2_MASK, NUMBER_3_MASK, NUMBER_
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** const uint32_t display_values[][3] = {
  71:Core/Src/main.c ****     {0, 0, 0}, // unused
  72:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_T_MASK, 0xffff0000 | DIGIT_2_MASK | LETTER_E_MASK, 0xffff00
  73:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_D_MASK, 0xffff0000 | DIGIT_2_MASK | LETTER_E_MASK, 0xffff00
  74:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_S_MASK, 0xffff0000 | DIGIT_2_MASK | LETTER_A_MASK, 0xffff00
  75:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_C_MASK, 0xffff0000 | DIGIT_2_MASK | LETTER_N_MASK, 0xffff00
  76:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_R_MASK, 0xffff0000 | DIGIT_2_MASK | LETTER_E_MASK, 0xffff00
  77:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_E_MASK, 0xffff0000 | DIGIT_2_MASK | LETTER_L_MASK, 0xffff00
  78:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_V_MASK | DECIMAL_POINT, 0xffff0000 | DIGIT_2_MASK | LETTER_
  79:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_V_MASK | DECIMAL_POINT, 0xffff0000 | DIGIT_2_MASK | LETTER_
  80:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_V_MASK | DECIMAL_POINT, 0xffff0000 | DIGIT_2_MASK | LETTER_
  81:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_S_MASK, 0xffff0000 | DIGIT_2_MASK | LETTER_P_MASK, 0xffff00
  82:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_R_MASK, 0xffff0000 | DIGIT_2_MASK | NUMBER_1_MASK, 0xffff00
  83:Core/Src/main.c ****     {0xffff0000 | DIGIT_1_MASK | LETTER_C_MASK, 0xffff0000 | DIGIT_2_MASK | LETTER_F_MASK, 0xffff00
  84:Core/Src/main.c **** };
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** uint32_t salinity_dma_buff[] = {0xffff0000 | DIGIT_1_MASK | NEGATIVE_SIGN_MASK, 0xffff0000 | DIGIT_
  87:Core/Src/main.c **** uint32_t depth_dma_buff[] = {0xffff0000 | DIGIT_1_MASK | NEGATIVE_SIGN_MASK, 0xffff0000 | DIGIT_2_M
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** Display_Mode display_mode = DISPLAY_SALINITY_DEPTH;
  90:Core/Src/main.c **** RS485_Expecting expecting_response = EXPECTING_NONE;
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 3


  91:Core/Src/main.c **** uint8_t rx_buffer[DATA_PACKET_SIZE];
  92:Core/Src/main.c **** uint8_t temperature[DATA_PACKET_SIZE] = {0, 0, 0},
  93:Core/Src/main.c ****     depth[DATA_PACKET_SIZE] = {0, 0, 0},
  94:Core/Src/main.c ****     salinity[DATA_PACKET_SIZE] = {0, 0, 0},
  95:Core/Src/main.c ****     resistance[DATA_PACKET_SIZE] = {0, 0, 0},
  96:Core/Src/main.c ****     conductivity[DATA_PACKET_SIZE] = {0, 0, 0};
  97:Core/Src/main.c **** /* USER CODE END PV */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 100:Core/Src/main.c **** void SystemClock_Config(void);
 101:Core/Src/main.c **** static void MX_NVIC_Init(void);
 102:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 103:Core/Src/main.c **** void update_buffer(uint32_t *buffer, uint8_t *data);
 104:Core/Src/main.c **** void rs485_transmit(uint8_t *data, uint16_t size);
 105:Core/Src/main.c **** void rs485_receive_IT(uint16_t size);
 106:Core/Src/main.c **** /* USER CODE END PFP */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 109:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /* USER CODE END 0 */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****  * @brief  The application entry point.
 115:Core/Src/main.c ****  * @retval int
 116:Core/Src/main.c ****  */
 117:Core/Src/main.c **** int main(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* USER CODE END 1 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****     /* MCU Configuration--------------------------------------------------------*/
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 126:Core/Src/main.c ****     HAL_Init();
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****     /* USER CODE BEGIN Init */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****     /* USER CODE END Init */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****     /* Configure the system clock */
 133:Core/Src/main.c ****     SystemClock_Config();
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****     /* USER CODE BEGIN SysInit */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****     /* USER CODE END SysInit */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****     /* Initialize all configured peripherals */
 140:Core/Src/main.c ****     MX_GPIO_Init();
 141:Core/Src/main.c ****     MX_DMA_Init();
 142:Core/Src/main.c ****     MX_SPI2_Init();
 143:Core/Src/main.c ****     MX_USART1_UART_Init();
 144:Core/Src/main.c ****     MX_TIM6_Init();
 145:Core/Src/main.c ****     MX_TIM17_Init();
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     /* Initialize interrupts */
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 4


 148:Core/Src/main.c ****     MX_NVIC_Init();
 149:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 150:Core/Src/main.c ****     HAL_DMA_Start(&hdma_tim6_up, (uint32_t)salinity_dma_buff, (uint32_t) & (GPIO_SALINITY->BSRR), 3
 151:Core/Src/main.c ****     HAL_TIM_Base_Start(&htim6);
 152:Core/Src/main.c ****     __HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****     HAL_DMA_Start(&hdma_tim17_ch1_up, (uint32_t)depth_dma_buff, (uint32_t) & (GPIO_DEPTH->BSRR), 3)
 155:Core/Src/main.c ****     HAL_TIM_Base_Start(&htim17);
 156:Core/Src/main.c ****     __HAL_TIM_ENABLE_DMA(&htim17, TIM_DMA_CC1);
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****     // uint8_t command[] = {COMMAND_RESET};
 159:Core/Src/main.c ****     // rs485_transmit(command, 1);
 160:Core/Src/main.c ****     /* USER CODE END 2 */
 161:Core/Src/main.c ****     /* Infinite loop */
 162:Core/Src/main.c ****     /* USER CODE BEGIN WHILE */
 163:Core/Src/main.c ****     while (1)
 164:Core/Src/main.c ****     {
 165:Core/Src/main.c ****         /* USER CODE END WHILE */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 168:Core/Src/main.c ****     }
 169:Core/Src/main.c ****     /* USER CODE END 3 */
 170:Core/Src/main.c **** }
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /**
 173:Core/Src/main.c ****  * @brief System Clock Configuration
 174:Core/Src/main.c ****  * @retval None
 175:Core/Src/main.c ****  */
 176:Core/Src/main.c **** void SystemClock_Config(void)
 177:Core/Src/main.c **** {
 178:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 179:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 180:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 183:Core/Src/main.c ****      * in the RCC_OscInitTypeDef structure.
 184:Core/Src/main.c ****      */
 185:Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 186:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 187:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 188:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 189:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 190:Core/Src/main.c ****     {
 191:Core/Src/main.c ****         Error_Handler();
 192:Core/Src/main.c ****     }
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****     /** Initializes the CPU, AHB and APB buses clocks
 195:Core/Src/main.c ****      */
 196:Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 197:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 198:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 199:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 202:Core/Src/main.c ****     {
 203:Core/Src/main.c ****         Error_Handler();
 204:Core/Src/main.c ****     }
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 5


 205:Core/Src/main.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 206:Core/Src/main.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 207:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 208:Core/Src/main.c ****     {
 209:Core/Src/main.c ****         Error_Handler();
 210:Core/Src/main.c ****     }
 211:Core/Src/main.c **** }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** /**
 214:Core/Src/main.c ****  * @brief NVIC Configuration.
 215:Core/Src/main.c ****  * @retval None
 216:Core/Src/main.c ****  */
 217:Core/Src/main.c **** static void MX_NVIC_Init(void)
 218:Core/Src/main.c **** {
  26              		.loc 1 218 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 10B5     		push	{r4, lr}
  31              		.cfi_def_cfa_offset 8
  32              		.cfi_offset 4, -8
  33              		.cfi_offset 14, -4
 219:Core/Src/main.c ****     /* TIM6_IRQn interrupt configuration */
 220:Core/Src/main.c ****     HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
  34              		.loc 1 220 5 view .LVU1
  35 0002 0022     		movs	r2, #0
  36 0004 0021     		movs	r1, #0
  37 0006 1120     		movs	r0, #17
  38 0008 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  39              	.LVL0:
 221:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
  40              		.loc 1 221 5 view .LVU2
  41 000c 1120     		movs	r0, #17
  42 000e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  43              	.LVL1:
 222:Core/Src/main.c ****     /* USART1_IRQn interrupt configuration */
 223:Core/Src/main.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
  44              		.loc 1 223 5 view .LVU3
  45 0012 0022     		movs	r2, #0
  46 0014 0021     		movs	r1, #0
  47 0016 1B20     		movs	r0, #27
  48 0018 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  49              	.LVL2:
 224:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
  50              		.loc 1 224 5 view .LVU4
  51 001c 1B20     		movs	r0, #27
  52 001e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  53              	.LVL3:
 225:Core/Src/main.c ****     /* EXTI4_15_IRQn interrupt configuration */
 226:Core/Src/main.c ****     HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
  54              		.loc 1 226 5 view .LVU5
  55 0022 0022     		movs	r2, #0
  56 0024 0021     		movs	r1, #0
  57 0026 0720     		movs	r0, #7
  58 0028 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  59              	.LVL4:
 227:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 6


  60              		.loc 1 227 5 view .LVU6
  61 002c 0720     		movs	r0, #7
  62 002e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  63              	.LVL5:
 228:Core/Src/main.c **** }
  64              		.loc 1 228 1 is_stmt 0 view .LVU7
  65              		@ sp needed
  66 0032 10BD     		pop	{r4, pc}
  67              		.cfi_endproc
  68              	.LFE42:
  70              		.section	.text.update_buffer,"ax",%progbits
  71              		.align	1
  72              		.global	update_buffer
  73              		.syntax unified
  74              		.code	16
  75              		.thumb_func
  77              	update_buffer:
  78              	.LVL6:
  79              	.LFB45:
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 233:Core/Src/main.c **** {
 234:Core/Src/main.c ****     if (huart->Instance == USART1)
 235:Core/Src/main.c ****     {
 236:Core/Src/main.c ****         HAL_GPIO_TogglePin(LED_Green_GPIO_Port, LED_Green_Pin);
 237:Core/Src/main.c ****         switch (expecting_response)
 238:Core/Src/main.c ****         {
 239:Core/Src/main.c ****         case EXPECTING_SALINITY_DEPTH:
 240:Core/Src/main.c ****             salinity[0] = rx_buffer[0];
 241:Core/Src/main.c ****             salinity[1] = rx_buffer[1];
 242:Core/Src/main.c ****             salinity[2] = rx_buffer[2];
 243:Core/Src/main.c ****             if (display_mode == DISPLAY_SALINITY_DEPTH)
 244:Core/Src/main.c ****             {
 245:Core/Src/main.c ****                 update_buffer(salinity_dma_buff, salinity);
 246:Core/Src/main.c ****             }
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****             expecting_response = EXPECTING_DEPTH;
 249:Core/Src/main.c ****             uint8_t command[] = {COMMAND_GET_DEPTH};
 250:Core/Src/main.c ****             rs485_transmit(command, 1);
 251:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 252:Core/Src/main.c ****             break;
 253:Core/Src/main.c ****         case EXPECTING_TEMPERATURE:
 254:Core/Src/main.c ****             temperature[0] = rx_buffer[0];
 255:Core/Src/main.c ****             temperature[1] = rx_buffer[1];
 256:Core/Src/main.c ****             temperature[2] = rx_buffer[2];
 257:Core/Src/main.c ****             if (display_mode == DISPLAY_TEMPERATURE)
 258:Core/Src/main.c ****             {
 259:Core/Src/main.c ****                 update_buffer(depth_dma_buff, temperature);
 260:Core/Src/main.c ****             }
 261:Core/Src/main.c ****             break;
 262:Core/Src/main.c ****         case EXPECTING_DEPTH:
 263:Core/Src/main.c ****             depth[0] = rx_buffer[0];
 264:Core/Src/main.c ****             depth[1] = rx_buffer[1];
 265:Core/Src/main.c ****             depth[2] = rx_buffer[2];
 266:Core/Src/main.c ****             if (display_mode == DISPLAY_DEPTH)
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 7


 267:Core/Src/main.c ****             {
 268:Core/Src/main.c ****                 update_buffer(depth_dma_buff, depth);
 269:Core/Src/main.c ****             }
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****             break;
 272:Core/Src/main.c ****         case EXPECTING_SALINITY:
 273:Core/Src/main.c ****             salinity[0] = rx_buffer[0];
 274:Core/Src/main.c ****             salinity[1] = rx_buffer[1];
 275:Core/Src/main.c ****             salinity[2] = rx_buffer[2];
 276:Core/Src/main.c ****             if (display_mode == DISPLAY_SALINITY)
 277:Core/Src/main.c ****             {
 278:Core/Src/main.c ****                 update_buffer(depth_dma_buff, salinity);
 279:Core/Src/main.c ****             }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****             break;
 282:Core/Src/main.c ****         case EXPECTING_CONDUCTIVITY:
 283:Core/Src/main.c ****             conductivity[0] = rx_buffer[0];
 284:Core/Src/main.c ****             conductivity[1] = rx_buffer[1];
 285:Core/Src/main.c ****             conductivity[2] = rx_buffer[2];
 286:Core/Src/main.c ****             if (display_mode == DISPLAY_CONDUCTIVITY)
 287:Core/Src/main.c ****             {
 288:Core/Src/main.c ****                 update_buffer(depth_dma_buff, conductivity);
 289:Core/Src/main.c ****             }
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****             break;
 292:Core/Src/main.c ****         case EXPECTING_RESISTANCE:
 293:Core/Src/main.c ****             resistance[0] = rx_buffer[0];
 294:Core/Src/main.c ****             resistance[1] = rx_buffer[1];
 295:Core/Src/main.c ****             resistance[2] = rx_buffer[2];
 296:Core/Src/main.c ****             if (display_mode == DISPLAY_RESISTANCE)
 297:Core/Src/main.c ****             {
 298:Core/Src/main.c ****                 update_buffer(depth_dma_buff, resistance);
 299:Core/Src/main.c ****             }
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****             break;
 302:Core/Src/main.c ****         default:
 303:Core/Src/main.c ****             break;
 304:Core/Src/main.c ****         }
 305:Core/Src/main.c ****     }
 306:Core/Src/main.c **** }
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 309:Core/Src/main.c **** {
 310:Core/Src/main.c ****     uint8_t command[] = {0};
 311:Core/Src/main.c ****     switch (GPIO_Pin)
 312:Core/Src/main.c ****     {
 313:Core/Src/main.c ****     case SW1_Pin:
 314:Core/Src/main.c ****         switch (display_mode)
 315:Core/Src/main.c ****         {
 316:Core/Src/main.c ****         case DISPLAY_SALINITY_DEPTH:
 317:Core/Src/main.c ****             expecting_response = EXPECTING_SALINITY_DEPTH;
 318:Core/Src/main.c ****             command[0] = COMMAND_GET_SALINITY_DEPTH;
 319:Core/Src/main.c ****             rs485_transmit(command, 1);
 320:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 321:Core/Src/main.c ****             break;
 322:Core/Src/main.c ****         case DISPLAY_TEMPERATURE:
 323:Core/Src/main.c ****             expecting_response = EXPECTING_TEMPERATURE;
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 8


 324:Core/Src/main.c ****             command[0] = COMMAND_GET_TEMPERATURE;
 325:Core/Src/main.c ****             rs485_transmit(command, 1);
 326:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 327:Core/Src/main.c ****             break;
 328:Core/Src/main.c ****         case DISPLAY_DEPTH:
 329:Core/Src/main.c ****             expecting_response = EXPECTING_DEPTH;
 330:Core/Src/main.c ****             command[0] = COMMAND_GET_DEPTH;
 331:Core/Src/main.c ****             rs485_transmit(command, 1);
 332:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 333:Core/Src/main.c ****             break;
 334:Core/Src/main.c ****         case DISPLAY_SALINITY:
 335:Core/Src/main.c ****             expecting_response = EXPECTING_SALINITY;
 336:Core/Src/main.c ****             command[0] = COMMAND_GET_SALINITY;
 337:Core/Src/main.c ****             rs485_transmit(command, 1);
 338:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 339:Core/Src/main.c ****             break;
 340:Core/Src/main.c ****         case DISPLAY_CONDUCTIVITY:
 341:Core/Src/main.c ****             expecting_response = EXPECTING_CONDUCTIVITY;
 342:Core/Src/main.c ****             command[0] = COMMAND_GET_CONDUCTIVITY;
 343:Core/Src/main.c ****             rs485_transmit(command, 1);
 344:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 345:Core/Src/main.c ****             break;
 346:Core/Src/main.c ****         case DISPLAY_RESISTANCE:
 347:Core/Src/main.c ****             expecting_response = EXPECTING_RESISTANCE;
 348:Core/Src/main.c ****             command[0] = COMMAND_GET_RESISTANCE;
 349:Core/Src/main.c ****             rs485_transmit(command, 1);
 350:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 351:Core/Src/main.c ****             break;
 352:Core/Src/main.c ****         default:
 353:Core/Src/main.c ****             break;
 354:Core/Src/main.c ****         }
 355:Core/Src/main.c ****         break;
 356:Core/Src/main.c ****     case SW2_Pin:
 357:Core/Src/main.c ****         display_mode = (display_mode + 1) % DISPLAY_END;
 358:Core/Src/main.c ****         salinity_dma_buff[0] = display_values[display_mode][0];
 359:Core/Src/main.c ****         salinity_dma_buff[1] = display_values[display_mode][1];
 360:Core/Src/main.c ****         salinity_dma_buff[2] = display_values[display_mode][2];
 361:Core/Src/main.c ****         switch (display_mode)
 362:Core/Src/main.c ****         {
 363:Core/Src/main.c ****         case DISPLAY_SALINITY_DEPTH:
 364:Core/Src/main.c ****             update_buffer(salinity_dma_buff, salinity);
 365:Core/Src/main.c ****             update_buffer(depth_dma_buff, depth);
 366:Core/Src/main.c ****             break;
 367:Core/Src/main.c ****         case DISPLAY_TEMPERATURE:
 368:Core/Src/main.c ****             update_buffer(depth_dma_buff, temperature);
 369:Core/Src/main.c ****             break;
 370:Core/Src/main.c ****         case DISPLAY_DEPTH:
 371:Core/Src/main.c ****             update_buffer(depth_dma_buff, depth);
 372:Core/Src/main.c ****             break;
 373:Core/Src/main.c ****         case DISPLAY_SALINITY:
 374:Core/Src/main.c ****             update_buffer(depth_dma_buff, salinity);
 375:Core/Src/main.c ****             break;
 376:Core/Src/main.c ****         case DISPLAY_CONDUCTIVITY:
 377:Core/Src/main.c ****             update_buffer(depth_dma_buff, conductivity);
 378:Core/Src/main.c ****             break;
 379:Core/Src/main.c ****         case DISPLAY_RESISTANCE:
 380:Core/Src/main.c ****             update_buffer(depth_dma_buff, resistance);
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 9


 381:Core/Src/main.c ****             break;
 382:Core/Src/main.c ****         default:
 383:Core/Src/main.c ****             break;
 384:Core/Src/main.c ****         }
 385:Core/Src/main.c ****         break;
 386:Core/Src/main.c ****     default:
 387:Core/Src/main.c ****         break;
 388:Core/Src/main.c ****     }
 389:Core/Src/main.c **** }
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** void update_buffer(uint32_t *buffer, uint8_t *data)
 392:Core/Src/main.c **** {
  80              		.loc 1 392 1 is_stmt 1 view -0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		.loc 1 392 1 is_stmt 0 view .LVU9
  85 0000 70B5     		push	{r4, r5, r6, lr}
  86              		.cfi_def_cfa_offset 16
  87              		.cfi_offset 4, -16
  88              		.cfi_offset 5, -12
  89              		.cfi_offset 6, -8
  90              		.cfi_offset 14, -4
 393:Core/Src/main.c ****     for (uint8_t i = 0; i < DATA_PACKET_SIZE; i++)
  91              		.loc 1 393 5 is_stmt 1 view .LVU10
  92              	.LBB4:
  93              		.loc 1 393 10 view .LVU11
  94              	.LVL7:
  95              		.loc 1 393 18 is_stmt 0 view .LVU12
  96 0002 0023     		movs	r3, #0
  97              		.loc 1 393 5 view .LVU13
  98 0004 14E0     		b	.L3
  99              	.LVL8:
 100              	.L4:
 394:Core/Src/main.c ****     {
 395:Core/Src/main.c ****         if (data[i] & NEGATIVE_SIGN)
 396:Core/Src/main.c ****         {
 397:Core/Src/main.c ****             buffer[i] = (0xffff << 16) | digit_masks[i] | NEGATIVE_SIGN_MASK;
 398:Core/Src/main.c ****         }
 399:Core/Src/main.c ****         else
 400:Core/Src/main.c ****         {
 401:Core/Src/main.c ****             buffer[i] = (0xffff << 16) | digit_masks[i] | number_masks[data[i] & 0x0f];
 101              		.loc 1 401 13 is_stmt 1 view .LVU14
 102              		.loc 1 401 53 is_stmt 0 view .LVU15
 103 0006 124A     		ldr	r2, .L9
 104 0008 5D00     		lsls	r5, r3, #1
 105 000a AD5A     		ldrh	r5, [r5, r2]
 106              		.loc 1 401 40 view .LVU16
 107 000c 114A     		ldr	r2, .L9+4
 108 000e 2A43     		orrs	r2, r5
 109              		.loc 1 401 80 view .LVU17
 110 0010 0F25     		movs	r5, #15
 111 0012 2C40     		ands	r4, r5
 112              		.loc 1 401 71 view .LVU18
 113 0014 104D     		ldr	r5, .L9+8
 114 0016 2C5D     		ldrb	r4, [r5, r4]
 115              		.loc 1 401 57 view .LVU19
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 10


 116 0018 2243     		orrs	r2, r4
 117              		.loc 1 401 19 view .LVU20
 118 001a 9C00     		lsls	r4, r3, #2
 119 001c 0419     		adds	r4, r0, r4
 120              		.loc 1 401 23 view .LVU21
 121 001e 2260     		str	r2, [r4]
 402:Core/Src/main.c ****             if (data[i] & DECIMAL_POINT)
 122              		.loc 1 402 13 is_stmt 1 view .LVU22
 123              		.loc 1 402 21 is_stmt 0 view .LVU23
 124 0020 3578     		ldrb	r5, [r6]
 125              		.loc 1 402 16 view .LVU24
 126 0022 ED06     		lsls	r5, r5, #27
 127 0024 02D5     		bpl	.L5
 403:Core/Src/main.c ****             {
 404:Core/Src/main.c ****                 buffer[i] |= DP_MASK;
 128              		.loc 1 404 17 is_stmt 1 view .LVU25
 129              		.loc 1 404 27 is_stmt 0 view .LVU26
 130 0026 8025     		movs	r5, #128
 131 0028 2A43     		orrs	r2, r5
 132 002a 2260     		str	r2, [r4]
 133              	.L5:
 393:Core/Src/main.c ****     {
 134              		.loc 1 393 48 is_stmt 1 discriminator 2 view .LVU27
 135 002c 0133     		adds	r3, r3, #1
 136              	.LVL9:
 393:Core/Src/main.c ****     {
 137              		.loc 1 393 48 is_stmt 0 discriminator 2 view .LVU28
 138 002e DBB2     		uxtb	r3, r3
 139              	.LVL10:
 140              	.L3:
 393:Core/Src/main.c ****     {
 141              		.loc 1 393 27 is_stmt 1 discriminator 1 view .LVU29
 142 0030 022B     		cmp	r3, #2
 143 0032 0BD8     		bhi	.L8
 395:Core/Src/main.c ****         {
 144              		.loc 1 395 9 view .LVU30
 395:Core/Src/main.c ****         {
 145              		.loc 1 395 17 is_stmt 0 view .LVU31
 146 0034 CE18     		adds	r6, r1, r3
 147 0036 CC5C     		ldrb	r4, [r1, r3]
 395:Core/Src/main.c ****         {
 148              		.loc 1 395 12 view .LVU32
 149 0038 A206     		lsls	r2, r4, #26
 150 003a E4D5     		bpl	.L4
 397:Core/Src/main.c ****         }
 151              		.loc 1 397 13 is_stmt 1 view .LVU33
 397:Core/Src/main.c ****         }
 152              		.loc 1 397 53 is_stmt 0 view .LVU34
 153 003c 044A     		ldr	r2, .L9
 154 003e 5C00     		lsls	r4, r3, #1
 155 0040 A55A     		ldrh	r5, [r4, r2]
 397:Core/Src/main.c ****         }
 156              		.loc 1 397 19 view .LVU35
 157 0042 9C00     		lsls	r4, r3, #2
 397:Core/Src/main.c ****         }
 158              		.loc 1 397 57 view .LVU36
 159 0044 054A     		ldr	r2, .L9+12
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 11


 160 0046 2A43     		orrs	r2, r5
 397:Core/Src/main.c ****         }
 161              		.loc 1 397 23 view .LVU37
 162 0048 0251     		str	r2, [r0, r4]
 163 004a EFE7     		b	.L5
 164              	.L8:
 397:Core/Src/main.c ****         }
 165              		.loc 1 397 23 view .LVU38
 166              	.LBE4:
 405:Core/Src/main.c ****             }
 406:Core/Src/main.c ****         }
 407:Core/Src/main.c ****     }
 408:Core/Src/main.c **** }
 167              		.loc 1 408 1 view .LVU39
 168              		@ sp needed
 169 004c 70BD     		pop	{r4, r5, r6, pc}
 170              	.L10:
 171 004e C046     		.align	2
 172              	.L9:
 173 0050 00000000 		.word	digit_masks
 174 0054 0000FFFF 		.word	-65536
 175 0058 00000000 		.word	number_masks
 176 005c 4000FFFF 		.word	-65472
 177              		.cfi_endproc
 178              	.LFE45:
 180              		.section	.text.Error_Handler,"ax",%progbits
 181              		.align	1
 182              		.global	Error_Handler
 183              		.syntax unified
 184              		.code	16
 185              		.thumb_func
 187              	Error_Handler:
 188              	.LFB48:
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** void rs485_transmit(uint8_t *data, uint16_t size)
 411:Core/Src/main.c **** {
 412:Core/Src/main.c ****     HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 413:Core/Src/main.c ****     if (HAL_HalfDuplex_EnableTransmitter(&huart1) != HAL_OK)
 414:Core/Src/main.c ****     {
 415:Core/Src/main.c ****         Error_Handler();
 416:Core/Src/main.c ****     }
 417:Core/Src/main.c ****     if (HAL_UART_Transmit(&huart1, data, size, 1000) != HAL_OK)
 418:Core/Src/main.c ****     {
 419:Core/Src/main.c ****         Error_Handler();
 420:Core/Src/main.c ****     }
 421:Core/Src/main.c **** }
 422:Core/Src/main.c **** 
 423:Core/Src/main.c **** void rs485_receive_IT(uint16_t size)
 424:Core/Src/main.c **** {
 425:Core/Src/main.c ****     HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 426:Core/Src/main.c ****     if (HAL_HalfDuplex_EnableReceiver(&huart1) != HAL_OK)
 427:Core/Src/main.c ****     {
 428:Core/Src/main.c ****         Error_Handler();
 429:Core/Src/main.c ****     }
 430:Core/Src/main.c ****     if (HAL_UART_Receive_IT(&huart1, rx_buffer, size) != HAL_OK)
 431:Core/Src/main.c ****     {
 432:Core/Src/main.c ****         Error_Handler();
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 12


 433:Core/Src/main.c ****     }
 434:Core/Src/main.c **** }
 435:Core/Src/main.c **** 
 436:Core/Src/main.c **** /* USER CODE END 4 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** /**
 439:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 440:Core/Src/main.c ****  * @retval None
 441:Core/Src/main.c ****  */
 442:Core/Src/main.c **** void Error_Handler(void)
 443:Core/Src/main.c **** {
 189              		.loc 1 443 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ Volatile: function does not return.
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194 0000 10B5     		push	{r4, lr}
 195              		.cfi_def_cfa_offset 8
 196              		.cfi_offset 4, -8
 197              		.cfi_offset 14, -4
 444:Core/Src/main.c ****     /* USER CODE BEGIN Error_Handler_Debug */
 445:Core/Src/main.c ****     /* User can add his own implementation to report the HAL error return state */
 446:Core/Src/main.c ****     __disable_irq();
 198              		.loc 1 446 5 view .LVU41
 199              	.LBB5:
 200              	.LBI5:
 201              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 13


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 14


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 202              		.loc 2 140 27 view .LVU42
 203              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 15


 204              		.loc 2 142 3 view .LVU43
 205              		.syntax divided
 206              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 207 0002 72B6     		cpsid i
 208              	@ 0 "" 2
 209              		.thumb
 210              		.syntax unified
 211              	.LBE6:
 212              	.LBE5:
 447:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 213              		.loc 1 447 5 view .LVU44
 214 0004 0122     		movs	r2, #1
 215 0006 0121     		movs	r1, #1
 216 0008 0148     		ldr	r0, .L13
 217 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 218              	.LVL11:
 219              	.L12:
 448:Core/Src/main.c ****     while (1)
 220              		.loc 1 448 5 view .LVU45
 449:Core/Src/main.c ****     {
 450:Core/Src/main.c ****     }
 221              		.loc 1 450 5 view .LVU46
 448:Core/Src/main.c ****     while (1)
 222              		.loc 1 448 11 view .LVU47
 223 000e FEE7     		b	.L12
 224              	.L14:
 225              		.align	2
 226              	.L13:
 227 0010 00140048 		.word	1207964672
 228              		.cfi_endproc
 229              	.LFE48:
 231              		.section	.text.SystemClock_Config,"ax",%progbits
 232              		.align	1
 233              		.global	SystemClock_Config
 234              		.syntax unified
 235              		.code	16
 236              		.thumb_func
 238              	SystemClock_Config:
 239              	.LFB41:
 177:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 240              		.loc 1 177 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 80
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244 0000 00B5     		push	{lr}
 245              		.cfi_def_cfa_offset 4
 246              		.cfi_offset 14, -4
 247 0002 95B0     		sub	sp, sp, #84
 248              		.cfi_def_cfa_offset 88
 178:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 249              		.loc 1 178 5 view .LVU49
 178:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 250              		.loc 1 178 24 is_stmt 0 view .LVU50
 251 0004 3022     		movs	r2, #48
 252 0006 0021     		movs	r1, #0
 253 0008 08A8     		add	r0, sp, #32
 254 000a FFF7FEFF 		bl	memset
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 16


 255              	.LVL12:
 179:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 256              		.loc 1 179 5 is_stmt 1 view .LVU51
 179:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 257              		.loc 1 179 24 is_stmt 0 view .LVU52
 258 000e 1022     		movs	r2, #16
 259 0010 0021     		movs	r1, #0
 260 0012 04A8     		add	r0, sp, #16
 261 0014 FFF7FEFF 		bl	memset
 262              	.LVL13:
 180:Core/Src/main.c **** 
 263              		.loc 1 180 5 is_stmt 1 view .LVU53
 180:Core/Src/main.c **** 
 264              		.loc 1 180 30 is_stmt 0 view .LVU54
 265 0018 1022     		movs	r2, #16
 266 001a 0021     		movs	r1, #0
 267 001c 6846     		mov	r0, sp
 268 001e FFF7FEFF 		bl	memset
 269              	.LVL14:
 185:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 270              		.loc 1 185 5 is_stmt 1 view .LVU55
 185:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 271              		.loc 1 185 38 is_stmt 0 view .LVU56
 272 0022 0223     		movs	r3, #2
 273 0024 0893     		str	r3, [sp, #32]
 186:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 274              		.loc 1 186 5 is_stmt 1 view .LVU57
 186:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 275              		.loc 1 186 32 is_stmt 0 view .LVU58
 276 0026 013B     		subs	r3, r3, #1
 277 0028 0B93     		str	r3, [sp, #44]
 187:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 278              		.loc 1 187 5 is_stmt 1 view .LVU59
 187:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 279              		.loc 1 187 43 is_stmt 0 view .LVU60
 280 002a 0F33     		adds	r3, r3, #15
 281 002c 0C93     		str	r3, [sp, #48]
 188:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 282              		.loc 1 188 5 is_stmt 1 view .LVU61
 189:Core/Src/main.c ****     {
 283              		.loc 1 189 5 view .LVU62
 189:Core/Src/main.c ****     {
 284              		.loc 1 189 9 is_stmt 0 view .LVU63
 285 002e 08A8     		add	r0, sp, #32
 286 0030 FFF7FEFF 		bl	HAL_RCC_OscConfig
 287              	.LVL15:
 189:Core/Src/main.c ****     {
 288              		.loc 1 189 8 discriminator 1 view .LVU64
 289 0034 0028     		cmp	r0, #0
 290 0036 16D1     		bne	.L19
 196:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 291              		.loc 1 196 5 is_stmt 1 view .LVU65
 196:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 292              		.loc 1 196 33 is_stmt 0 view .LVU66
 293 0038 0723     		movs	r3, #7
 294 003a 0493     		str	r3, [sp, #16]
 197:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 17


 295              		.loc 1 197 5 is_stmt 1 view .LVU67
 197:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 296              		.loc 1 197 36 is_stmt 0 view .LVU68
 297 003c 0023     		movs	r3, #0
 298 003e 0593     		str	r3, [sp, #20]
 198:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 299              		.loc 1 198 5 is_stmt 1 view .LVU69
 198:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 300              		.loc 1 198 37 is_stmt 0 view .LVU70
 301 0040 0693     		str	r3, [sp, #24]
 199:Core/Src/main.c **** 
 302              		.loc 1 199 5 is_stmt 1 view .LVU71
 199:Core/Src/main.c **** 
 303              		.loc 1 199 38 is_stmt 0 view .LVU72
 304 0042 0793     		str	r3, [sp, #28]
 201:Core/Src/main.c ****     {
 305              		.loc 1 201 5 is_stmt 1 view .LVU73
 201:Core/Src/main.c ****     {
 306              		.loc 1 201 9 is_stmt 0 view .LVU74
 307 0044 0021     		movs	r1, #0
 308 0046 04A8     		add	r0, sp, #16
 309 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 310              	.LVL16:
 201:Core/Src/main.c ****     {
 311              		.loc 1 201 8 discriminator 1 view .LVU75
 312 004c 0028     		cmp	r0, #0
 313 004e 0CD1     		bne	.L20
 205:Core/Src/main.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 314              		.loc 1 205 5 is_stmt 1 view .LVU76
 205:Core/Src/main.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 315              		.loc 1 205 40 is_stmt 0 view .LVU77
 316 0050 0123     		movs	r3, #1
 317 0052 0093     		str	r3, [sp]
 206:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 318              		.loc 1 206 5 is_stmt 1 view .LVU78
 206:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 319              		.loc 1 206 40 is_stmt 0 view .LVU79
 320 0054 0023     		movs	r3, #0
 321 0056 0293     		str	r3, [sp, #8]
 207:Core/Src/main.c ****     {
 322              		.loc 1 207 5 is_stmt 1 view .LVU80
 207:Core/Src/main.c ****     {
 323              		.loc 1 207 9 is_stmt 0 view .LVU81
 324 0058 6846     		mov	r0, sp
 325 005a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 326              	.LVL17:
 207:Core/Src/main.c ****     {
 327              		.loc 1 207 8 discriminator 1 view .LVU82
 328 005e 0028     		cmp	r0, #0
 329 0060 05D1     		bne	.L21
 211:Core/Src/main.c **** 
 330              		.loc 1 211 1 view .LVU83
 331 0062 15B0     		add	sp, sp, #84
 332              		@ sp needed
 333 0064 00BD     		pop	{pc}
 334              	.L19:
 191:Core/Src/main.c ****     }
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 18


 335              		.loc 1 191 9 is_stmt 1 view .LVU84
 336 0066 FFF7FEFF 		bl	Error_Handler
 337              	.LVL18:
 338              	.L20:
 203:Core/Src/main.c ****     }
 339              		.loc 1 203 9 view .LVU85
 340 006a FFF7FEFF 		bl	Error_Handler
 341              	.LVL19:
 342              	.L21:
 209:Core/Src/main.c ****     }
 343              		.loc 1 209 9 view .LVU86
 344 006e FFF7FEFF 		bl	Error_Handler
 345              	.LVL20:
 346              		.cfi_endproc
 347              	.LFE41:
 349              		.section	.text.main,"ax",%progbits
 350              		.align	1
 351              		.global	main
 352              		.syntax unified
 353              		.code	16
 354              		.thumb_func
 356              	main:
 357              	.LFB40:
 118:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
 358              		.loc 1 118 1 view -0
 359              		.cfi_startproc
 360              		@ Volatile: function does not return.
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363 0000 10B5     		push	{r4, lr}
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 4, -8
 366              		.cfi_offset 14, -4
 126:Core/Src/main.c **** 
 367              		.loc 1 126 5 view .LVU88
 368 0002 FFF7FEFF 		bl	HAL_Init
 369              	.LVL21:
 133:Core/Src/main.c **** 
 370              		.loc 1 133 5 view .LVU89
 371 0006 FFF7FEFF 		bl	SystemClock_Config
 372              	.LVL22:
 140:Core/Src/main.c ****     MX_DMA_Init();
 373              		.loc 1 140 5 view .LVU90
 374 000a FFF7FEFF 		bl	MX_GPIO_Init
 375              	.LVL23:
 141:Core/Src/main.c ****     MX_SPI2_Init();
 376              		.loc 1 141 5 view .LVU91
 377 000e FFF7FEFF 		bl	MX_DMA_Init
 378              	.LVL24:
 142:Core/Src/main.c ****     MX_USART1_UART_Init();
 379              		.loc 1 142 5 view .LVU92
 380 0012 FFF7FEFF 		bl	MX_SPI2_Init
 381              	.LVL25:
 143:Core/Src/main.c ****     MX_TIM6_Init();
 382              		.loc 1 143 5 view .LVU93
 383 0016 FFF7FEFF 		bl	MX_USART1_UART_Init
 384              	.LVL26:
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 19


 144:Core/Src/main.c ****     MX_TIM17_Init();
 385              		.loc 1 144 5 view .LVU94
 386 001a FFF7FEFF 		bl	MX_TIM6_Init
 387              	.LVL27:
 145:Core/Src/main.c **** 
 388              		.loc 1 145 5 view .LVU95
 389 001e FFF7FEFF 		bl	MX_TIM17_Init
 390              	.LVL28:
 148:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 391              		.loc 1 148 5 view .LVU96
 392 0022 FFF7FEFF 		bl	MX_NVIC_Init
 393              	.LVL29:
 150:Core/Src/main.c ****     HAL_TIM_Base_Start(&htim6);
 394              		.loc 1 150 5 view .LVU97
 395 0026 1049     		ldr	r1, .L24
 396 0028 1048     		ldr	r0, .L24+4
 397 002a 0323     		movs	r3, #3
 398 002c 104A     		ldr	r2, .L24+8
 399 002e FFF7FEFF 		bl	HAL_DMA_Start
 400              	.LVL30:
 151:Core/Src/main.c ****     __HAL_TIM_ENABLE_DMA(&htim6, TIM_DMA_UPDATE);
 401              		.loc 1 151 5 view .LVU98
 402 0032 104C     		ldr	r4, .L24+12
 403 0034 2000     		movs	r0, r4
 404 0036 FFF7FEFF 		bl	HAL_TIM_Base_Start
 405              	.LVL31:
 152:Core/Src/main.c **** 
 406              		.loc 1 152 5 view .LVU99
 407 003a 2268     		ldr	r2, [r4]
 408 003c D168     		ldr	r1, [r2, #12]
 409 003e 8023     		movs	r3, #128
 410 0040 5B00     		lsls	r3, r3, #1
 411 0042 0B43     		orrs	r3, r1
 412 0044 D360     		str	r3, [r2, #12]
 154:Core/Src/main.c ****     HAL_TIM_Base_Start(&htim17);
 413              		.loc 1 154 5 view .LVU100
 414 0046 0C49     		ldr	r1, .L24+16
 415 0048 0C48     		ldr	r0, .L24+20
 416 004a 0323     		movs	r3, #3
 417 004c 0C4A     		ldr	r2, .L24+24
 418 004e FFF7FEFF 		bl	HAL_DMA_Start
 419              	.LVL32:
 155:Core/Src/main.c ****     __HAL_TIM_ENABLE_DMA(&htim17, TIM_DMA_CC1);
 420              		.loc 1 155 5 view .LVU101
 421 0052 0C4C     		ldr	r4, .L24+28
 422 0054 2000     		movs	r0, r4
 423 0056 FFF7FEFF 		bl	HAL_TIM_Base_Start
 424              	.LVL33:
 156:Core/Src/main.c **** 
 425              		.loc 1 156 5 view .LVU102
 426 005a 2268     		ldr	r2, [r4]
 427 005c D168     		ldr	r1, [r2, #12]
 428 005e 8023     		movs	r3, #128
 429 0060 9B00     		lsls	r3, r3, #2
 430 0062 0B43     		orrs	r3, r1
 431 0064 D360     		str	r3, [r2, #12]
 432              	.L23:
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 20


 163:Core/Src/main.c ****     {
 433              		.loc 1 163 5 view .LVU103
 168:Core/Src/main.c ****     /* USER CODE END 3 */
 434              		.loc 1 168 5 view .LVU104
 163:Core/Src/main.c ****     {
 435              		.loc 1 163 11 view .LVU105
 436 0066 FEE7     		b	.L23
 437              	.L25:
 438              		.align	2
 439              	.L24:
 440 0068 00000000 		.word	salinity_dma_buff
 441 006c 00000000 		.word	hdma_tim6_up
 442 0070 18080048 		.word	1207961624
 443 0074 00000000 		.word	htim6
 444 0078 00000000 		.word	depth_dma_buff
 445 007c 00000000 		.word	hdma_tim17_ch1_up
 446 0080 18000048 		.word	1207959576
 447 0084 00000000 		.word	htim17
 448              		.cfi_endproc
 449              	.LFE40:
 451              		.section	.text.rs485_transmit,"ax",%progbits
 452              		.align	1
 453              		.global	rs485_transmit
 454              		.syntax unified
 455              		.code	16
 456              		.thumb_func
 458              	rs485_transmit:
 459              	.LVL34:
 460              	.LFB46:
 411:Core/Src/main.c ****     HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 461              		.loc 1 411 1 view -0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 411:Core/Src/main.c ****     HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 465              		.loc 1 411 1 is_stmt 0 view .LVU107
 466 0000 70B5     		push	{r4, r5, r6, lr}
 467              		.cfi_def_cfa_offset 16
 468              		.cfi_offset 4, -16
 469              		.cfi_offset 5, -12
 470              		.cfi_offset 6, -8
 471              		.cfi_offset 14, -4
 472 0002 0400     		movs	r4, r0
 473 0004 0D00     		movs	r5, r1
 412:Core/Src/main.c ****     if (HAL_HalfDuplex_EnableTransmitter(&huart1) != HAL_OK)
 474              		.loc 1 412 5 is_stmt 1 view .LVU108
 475 0006 0122     		movs	r2, #1
 476 0008 8021     		movs	r1, #128
 477              	.LVL35:
 412:Core/Src/main.c ****     if (HAL_HalfDuplex_EnableTransmitter(&huart1) != HAL_OK)
 478              		.loc 1 412 5 is_stmt 0 view .LVU109
 479 000a 0B48     		ldr	r0, .L31
 480              	.LVL36:
 412:Core/Src/main.c ****     if (HAL_HalfDuplex_EnableTransmitter(&huart1) != HAL_OK)
 481              		.loc 1 412 5 view .LVU110
 482 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 483              	.LVL37:
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 21


 413:Core/Src/main.c ****     {
 484              		.loc 1 413 5 is_stmt 1 view .LVU111
 413:Core/Src/main.c ****     {
 485              		.loc 1 413 9 is_stmt 0 view .LVU112
 486 0010 0A48     		ldr	r0, .L31+4
 487 0012 FFF7FEFF 		bl	HAL_HalfDuplex_EnableTransmitter
 488              	.LVL38:
 413:Core/Src/main.c ****     {
 489              		.loc 1 413 8 discriminator 1 view .LVU113
 490 0016 0028     		cmp	r0, #0
 491 0018 09D1     		bne	.L29
 417:Core/Src/main.c ****     {
 492              		.loc 1 417 5 is_stmt 1 view .LVU114
 417:Core/Src/main.c ****     {
 493              		.loc 1 417 9 is_stmt 0 view .LVU115
 494 001a FA23     		movs	r3, #250
 495 001c 0748     		ldr	r0, .L31+4
 496 001e 9B00     		lsls	r3, r3, #2
 497 0020 2A00     		movs	r2, r5
 498 0022 2100     		movs	r1, r4
 499 0024 FFF7FEFF 		bl	HAL_UART_Transmit
 500              	.LVL39:
 417:Core/Src/main.c ****     {
 501              		.loc 1 417 8 discriminator 1 view .LVU116
 502 0028 0028     		cmp	r0, #0
 503 002a 02D1     		bne	.L30
 421:Core/Src/main.c **** 
 504              		.loc 1 421 1 view .LVU117
 505              		@ sp needed
 506              	.LVL40:
 507              	.LVL41:
 421:Core/Src/main.c **** 
 508              		.loc 1 421 1 view .LVU118
 509 002c 70BD     		pop	{r4, r5, r6, pc}
 510              	.LVL42:
 511              	.L29:
 415:Core/Src/main.c ****     }
 512              		.loc 1 415 9 is_stmt 1 view .LVU119
 513 002e FFF7FEFF 		bl	Error_Handler
 514              	.LVL43:
 515              	.L30:
 419:Core/Src/main.c ****     }
 516              		.loc 1 419 9 view .LVU120
 517 0032 FFF7FEFF 		bl	Error_Handler
 518              	.LVL44:
 519              	.L32:
 520 0036 C046     		.align	2
 521              	.L31:
 522 0038 00040048 		.word	1207960576
 523 003c 00000000 		.word	huart1
 524              		.cfi_endproc
 525              	.LFE46:
 527              		.section	.text.rs485_receive_IT,"ax",%progbits
 528              		.align	1
 529              		.global	rs485_receive_IT
 530              		.syntax unified
 531              		.code	16
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 22


 532              		.thumb_func
 534              	rs485_receive_IT:
 535              	.LVL45:
 536              	.LFB47:
 424:Core/Src/main.c ****     HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 537              		.loc 1 424 1 view -0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 0
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 424:Core/Src/main.c ****     HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 541              		.loc 1 424 1 is_stmt 0 view .LVU122
 542 0000 10B5     		push	{r4, lr}
 543              		.cfi_def_cfa_offset 8
 544              		.cfi_offset 4, -8
 545              		.cfi_offset 14, -4
 546 0002 0400     		movs	r4, r0
 425:Core/Src/main.c ****     if (HAL_HalfDuplex_EnableReceiver(&huart1) != HAL_OK)
 547              		.loc 1 425 5 is_stmt 1 view .LVU123
 548 0004 0022     		movs	r2, #0
 549 0006 8021     		movs	r1, #128
 550 0008 0948     		ldr	r0, .L38
 551              	.LVL46:
 425:Core/Src/main.c ****     if (HAL_HalfDuplex_EnableReceiver(&huart1) != HAL_OK)
 552              		.loc 1 425 5 is_stmt 0 view .LVU124
 553 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 554              	.LVL47:
 426:Core/Src/main.c ****     {
 555              		.loc 1 426 5 is_stmt 1 view .LVU125
 426:Core/Src/main.c ****     {
 556              		.loc 1 426 9 is_stmt 0 view .LVU126
 557 000e 0948     		ldr	r0, .L38+4
 558 0010 FFF7FEFF 		bl	HAL_HalfDuplex_EnableReceiver
 559              	.LVL48:
 426:Core/Src/main.c ****     {
 560              		.loc 1 426 8 discriminator 1 view .LVU127
 561 0014 0028     		cmp	r0, #0
 562 0016 07D1     		bne	.L36
 430:Core/Src/main.c ****     {
 563              		.loc 1 430 5 is_stmt 1 view .LVU128
 430:Core/Src/main.c ****     {
 564              		.loc 1 430 9 is_stmt 0 view .LVU129
 565 0018 0749     		ldr	r1, .L38+8
 566 001a 0648     		ldr	r0, .L38+4
 567 001c 2200     		movs	r2, r4
 568 001e FFF7FEFF 		bl	HAL_UART_Receive_IT
 569              	.LVL49:
 430:Core/Src/main.c ****     {
 570              		.loc 1 430 8 discriminator 1 view .LVU130
 571 0022 0028     		cmp	r0, #0
 572 0024 02D1     		bne	.L37
 434:Core/Src/main.c **** 
 573              		.loc 1 434 1 view .LVU131
 574              		@ sp needed
 575              	.LVL50:
 434:Core/Src/main.c **** 
 576              		.loc 1 434 1 view .LVU132
 577 0026 10BD     		pop	{r4, pc}
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 23


 578              	.L36:
 428:Core/Src/main.c ****     }
 579              		.loc 1 428 9 is_stmt 1 view .LVU133
 580 0028 FFF7FEFF 		bl	Error_Handler
 581              	.LVL51:
 582              	.L37:
 432:Core/Src/main.c ****     }
 583              		.loc 1 432 9 view .LVU134
 584 002c FFF7FEFF 		bl	Error_Handler
 585              	.LVL52:
 586              	.L39:
 587              		.align	2
 588              	.L38:
 589 0030 00040048 		.word	1207960576
 590 0034 00000000 		.word	huart1
 591 0038 00000000 		.word	rx_buffer
 592              		.cfi_endproc
 593              	.LFE47:
 595              		.section	.rodata.HAL_UART_RxCpltCallback.str1.4,"aMS",%progbits,1
 596              		.align	2
 597              	.LC17:
 598 0000 0200     		.ascii	"\002\000"
 599              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 600              		.align	1
 601              		.global	HAL_UART_RxCpltCallback
 602              		.syntax unified
 603              		.code	16
 604              		.thumb_func
 606              	HAL_UART_RxCpltCallback:
 607              	.LVL53:
 608              	.LFB43:
 233:Core/Src/main.c ****     if (huart->Instance == USART1)
 609              		.loc 1 233 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 8
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 233:Core/Src/main.c ****     if (huart->Instance == USART1)
 613              		.loc 1 233 1 is_stmt 0 view .LVU136
 614 0000 00B5     		push	{lr}
 615              		.cfi_def_cfa_offset 4
 616              		.cfi_offset 14, -4
 617 0002 83B0     		sub	sp, sp, #12
 618              		.cfi_def_cfa_offset 16
 234:Core/Src/main.c ****     {
 619              		.loc 1 234 5 is_stmt 1 view .LVU137
 234:Core/Src/main.c ****     {
 620              		.loc 1 234 14 is_stmt 0 view .LVU138
 621 0004 0268     		ldr	r2, [r0]
 234:Core/Src/main.c ****     {
 622              		.loc 1 234 8 view .LVU139
 623 0006 444B     		ldr	r3, .L53
 624 0008 9A42     		cmp	r2, r3
 625 000a 01D0     		beq	.L51
 626              	.LVL54:
 627              	.L40:
 306:Core/Src/main.c **** 
 628              		.loc 1 306 1 view .LVU140
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 24


 629 000c 03B0     		add	sp, sp, #12
 630              		@ sp needed
 631 000e 00BD     		pop	{pc}
 632              	.LVL55:
 633              	.L51:
 236:Core/Src/main.c ****         switch (expecting_response)
 634              		.loc 1 236 9 is_stmt 1 view .LVU141
 635 0010 0221     		movs	r1, #2
 636 0012 4248     		ldr	r0, .L53+4
 637              	.LVL56:
 236:Core/Src/main.c ****         switch (expecting_response)
 638              		.loc 1 236 9 is_stmt 0 view .LVU142
 639 0014 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 640              	.LVL57:
 237:Core/Src/main.c ****         {
 641              		.loc 1 237 9 is_stmt 1 view .LVU143
 642 0018 414B     		ldr	r3, .L53+8
 643 001a 1B78     		ldrb	r3, [r3]
 644 001c 033B     		subs	r3, r3, #3
 645 001e DAB2     		uxtb	r2, r3
 646 0020 052A     		cmp	r2, #5
 647 0022 F3D8     		bhi	.L40
 648 0024 9300     		lsls	r3, r2, #2
 649 0026 3F4A     		ldr	r2, .L53+12
 650 0028 D358     		ldr	r3, [r2, r3]
 651 002a 9F46     		mov	pc, r3
 652              		.section	.rodata.HAL_UART_RxCpltCallback,"a",%progbits
 653              		.align	2
 654              	.L44:
 655 0000 6A000000 		.word	.L49
 656 0004 8C000000 		.word	.L48
 657 0008 F4000000 		.word	.L47
 658 000c D0000000 		.word	.L46
 659 0010 AE000000 		.word	.L45
 660 0014 2C000000 		.word	.L43
 661              		.section	.text.HAL_UART_RxCpltCallback
 662              	.L43:
 663              	.LBB7:
 240:Core/Src/main.c ****             salinity[1] = rx_buffer[1];
 664              		.loc 1 240 13 view .LVU144
 240:Core/Src/main.c ****             salinity[1] = rx_buffer[1];
 665              		.loc 1 240 36 is_stmt 0 view .LVU145
 666 002c 3E4A     		ldr	r2, .L53+16
 667 002e 1178     		ldrb	r1, [r2]
 240:Core/Src/main.c ****             salinity[1] = rx_buffer[1];
 668              		.loc 1 240 25 view .LVU146
 669 0030 3E4B     		ldr	r3, .L53+20
 670 0032 1970     		strb	r1, [r3]
 241:Core/Src/main.c ****             salinity[2] = rx_buffer[2];
 671              		.loc 1 241 13 is_stmt 1 view .LVU147
 241:Core/Src/main.c ****             salinity[2] = rx_buffer[2];
 672              		.loc 1 241 36 is_stmt 0 view .LVU148
 673 0034 5178     		ldrb	r1, [r2, #1]
 241:Core/Src/main.c ****             salinity[2] = rx_buffer[2];
 674              		.loc 1 241 25 view .LVU149
 675 0036 5970     		strb	r1, [r3, #1]
 242:Core/Src/main.c ****             if (display_mode == DISPLAY_SALINITY_DEPTH)
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 25


 676              		.loc 1 242 13 is_stmt 1 view .LVU150
 242:Core/Src/main.c ****             if (display_mode == DISPLAY_SALINITY_DEPTH)
 677              		.loc 1 242 36 is_stmt 0 view .LVU151
 678 0038 9278     		ldrb	r2, [r2, #2]
 242:Core/Src/main.c ****             if (display_mode == DISPLAY_SALINITY_DEPTH)
 679              		.loc 1 242 25 view .LVU152
 680 003a 9A70     		strb	r2, [r3, #2]
 243:Core/Src/main.c ****             {
 681              		.loc 1 243 13 is_stmt 1 view .LVU153
 243:Core/Src/main.c ****             {
 682              		.loc 1 243 30 is_stmt 0 view .LVU154
 683 003c 3C4B     		ldr	r3, .L53+24
 684 003e 1B78     		ldrb	r3, [r3]
 243:Core/Src/main.c ****             {
 685              		.loc 1 243 16 view .LVU155
 686 0040 002B     		cmp	r3, #0
 687 0042 0DD0     		beq	.L52
 688              	.L50:
 248:Core/Src/main.c ****             uint8_t command[] = {COMMAND_GET_DEPTH};
 689              		.loc 1 248 13 is_stmt 1 view .LVU156
 248:Core/Src/main.c ****             uint8_t command[] = {COMMAND_GET_DEPTH};
 690              		.loc 1 248 32 is_stmt 0 view .LVU157
 691 0044 364B     		ldr	r3, .L53+8
 692 0046 0422     		movs	r2, #4
 693 0048 1A70     		strb	r2, [r3]
 249:Core/Src/main.c ****             rs485_transmit(command, 1);
 694              		.loc 1 249 13 is_stmt 1 view .LVU158
 249:Core/Src/main.c ****             rs485_transmit(command, 1);
 695              		.loc 1 249 21 is_stmt 0 view .LVU159
 696 004a 01A8     		add	r0, sp, #4
 697 004c 394B     		ldr	r3, .L53+28
 698 004e 1B78     		ldrb	r3, [r3]
 699 0050 0370     		strb	r3, [r0]
 250:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 700              		.loc 1 250 13 is_stmt 1 view .LVU160
 701 0052 0121     		movs	r1, #1
 702 0054 FFF7FEFF 		bl	rs485_transmit
 703              	.LVL58:
 251:Core/Src/main.c ****             break;
 704              		.loc 1 251 13 view .LVU161
 705 0058 0320     		movs	r0, #3
 706 005a FFF7FEFF 		bl	rs485_receive_IT
 707              	.LVL59:
 252:Core/Src/main.c ****         case EXPECTING_TEMPERATURE:
 708              		.loc 1 252 13 view .LVU162
 709 005e D5E7     		b	.L40
 710              	.L52:
 245:Core/Src/main.c ****             }
 711              		.loc 1 245 17 view .LVU163
 712 0060 3249     		ldr	r1, .L53+20
 713 0062 3548     		ldr	r0, .L53+32
 714 0064 FFF7FEFF 		bl	update_buffer
 715              	.LVL60:
 716 0068 ECE7     		b	.L50
 717              	.L49:
 254:Core/Src/main.c ****             temperature[1] = rx_buffer[1];
 718              		.loc 1 254 13 view .LVU164
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 26


 254:Core/Src/main.c ****             temperature[1] = rx_buffer[1];
 719              		.loc 1 254 39 is_stmt 0 view .LVU165
 720 006a 2F4A     		ldr	r2, .L53+16
 721 006c 1178     		ldrb	r1, [r2]
 254:Core/Src/main.c ****             temperature[1] = rx_buffer[1];
 722              		.loc 1 254 28 view .LVU166
 723 006e 334B     		ldr	r3, .L53+36
 724 0070 1970     		strb	r1, [r3]
 255:Core/Src/main.c ****             temperature[2] = rx_buffer[2];
 725              		.loc 1 255 13 is_stmt 1 view .LVU167
 255:Core/Src/main.c ****             temperature[2] = rx_buffer[2];
 726              		.loc 1 255 39 is_stmt 0 view .LVU168
 727 0072 5178     		ldrb	r1, [r2, #1]
 255:Core/Src/main.c ****             temperature[2] = rx_buffer[2];
 728              		.loc 1 255 28 view .LVU169
 729 0074 5970     		strb	r1, [r3, #1]
 256:Core/Src/main.c ****             if (display_mode == DISPLAY_TEMPERATURE)
 730              		.loc 1 256 13 is_stmt 1 view .LVU170
 256:Core/Src/main.c ****             if (display_mode == DISPLAY_TEMPERATURE)
 731              		.loc 1 256 39 is_stmt 0 view .LVU171
 732 0076 9278     		ldrb	r2, [r2, #2]
 256:Core/Src/main.c ****             if (display_mode == DISPLAY_TEMPERATURE)
 733              		.loc 1 256 28 view .LVU172
 734 0078 9A70     		strb	r2, [r3, #2]
 257:Core/Src/main.c ****             {
 735              		.loc 1 257 13 is_stmt 1 view .LVU173
 257:Core/Src/main.c ****             {
 736              		.loc 1 257 30 is_stmt 0 view .LVU174
 737 007a 2D4B     		ldr	r3, .L53+24
 738 007c 1B78     		ldrb	r3, [r3]
 257:Core/Src/main.c ****             {
 739              		.loc 1 257 16 view .LVU175
 740 007e 012B     		cmp	r3, #1
 741 0080 C4D1     		bne	.L40
 259:Core/Src/main.c ****             }
 742              		.loc 1 259 17 is_stmt 1 view .LVU176
 743 0082 2E49     		ldr	r1, .L53+36
 744 0084 2E48     		ldr	r0, .L53+40
 745 0086 FFF7FEFF 		bl	update_buffer
 746              	.LVL61:
 747 008a BFE7     		b	.L40
 748              	.L48:
 263:Core/Src/main.c ****             depth[1] = rx_buffer[1];
 749              		.loc 1 263 13 view .LVU177
 263:Core/Src/main.c ****             depth[1] = rx_buffer[1];
 750              		.loc 1 263 33 is_stmt 0 view .LVU178
 751 008c 264A     		ldr	r2, .L53+16
 752 008e 1178     		ldrb	r1, [r2]
 263:Core/Src/main.c ****             depth[1] = rx_buffer[1];
 753              		.loc 1 263 22 view .LVU179
 754 0090 2C4B     		ldr	r3, .L53+44
 755 0092 1970     		strb	r1, [r3]
 264:Core/Src/main.c ****             depth[2] = rx_buffer[2];
 756              		.loc 1 264 13 is_stmt 1 view .LVU180
 264:Core/Src/main.c ****             depth[2] = rx_buffer[2];
 757              		.loc 1 264 33 is_stmt 0 view .LVU181
 758 0094 5178     		ldrb	r1, [r2, #1]
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 27


 264:Core/Src/main.c ****             depth[2] = rx_buffer[2];
 759              		.loc 1 264 22 view .LVU182
 760 0096 5970     		strb	r1, [r3, #1]
 265:Core/Src/main.c ****             if (display_mode == DISPLAY_DEPTH)
 761              		.loc 1 265 13 is_stmt 1 view .LVU183
 265:Core/Src/main.c ****             if (display_mode == DISPLAY_DEPTH)
 762              		.loc 1 265 33 is_stmt 0 view .LVU184
 763 0098 9278     		ldrb	r2, [r2, #2]
 265:Core/Src/main.c ****             if (display_mode == DISPLAY_DEPTH)
 764              		.loc 1 265 22 view .LVU185
 765 009a 9A70     		strb	r2, [r3, #2]
 266:Core/Src/main.c ****             {
 766              		.loc 1 266 13 is_stmt 1 view .LVU186
 266:Core/Src/main.c ****             {
 767              		.loc 1 266 30 is_stmt 0 view .LVU187
 768 009c 244B     		ldr	r3, .L53+24
 769 009e 1B78     		ldrb	r3, [r3]
 266:Core/Src/main.c ****             {
 770              		.loc 1 266 16 view .LVU188
 771 00a0 022B     		cmp	r3, #2
 772 00a2 B3D1     		bne	.L40
 268:Core/Src/main.c ****             }
 773              		.loc 1 268 17 is_stmt 1 view .LVU189
 774 00a4 2749     		ldr	r1, .L53+44
 775 00a6 2648     		ldr	r0, .L53+40
 776 00a8 FFF7FEFF 		bl	update_buffer
 777              	.LVL62:
 778 00ac AEE7     		b	.L40
 779              	.L45:
 273:Core/Src/main.c ****             salinity[1] = rx_buffer[1];
 780              		.loc 1 273 13 view .LVU190
 273:Core/Src/main.c ****             salinity[1] = rx_buffer[1];
 781              		.loc 1 273 36 is_stmt 0 view .LVU191
 782 00ae 1E4A     		ldr	r2, .L53+16
 783 00b0 1178     		ldrb	r1, [r2]
 273:Core/Src/main.c ****             salinity[1] = rx_buffer[1];
 784              		.loc 1 273 25 view .LVU192
 785 00b2 1E4B     		ldr	r3, .L53+20
 786 00b4 1970     		strb	r1, [r3]
 274:Core/Src/main.c ****             salinity[2] = rx_buffer[2];
 787              		.loc 1 274 13 is_stmt 1 view .LVU193
 274:Core/Src/main.c ****             salinity[2] = rx_buffer[2];
 788              		.loc 1 274 36 is_stmt 0 view .LVU194
 789 00b6 5178     		ldrb	r1, [r2, #1]
 274:Core/Src/main.c ****             salinity[2] = rx_buffer[2];
 790              		.loc 1 274 25 view .LVU195
 791 00b8 5970     		strb	r1, [r3, #1]
 275:Core/Src/main.c ****             if (display_mode == DISPLAY_SALINITY)
 792              		.loc 1 275 13 is_stmt 1 view .LVU196
 275:Core/Src/main.c ****             if (display_mode == DISPLAY_SALINITY)
 793              		.loc 1 275 36 is_stmt 0 view .LVU197
 794 00ba 9278     		ldrb	r2, [r2, #2]
 275:Core/Src/main.c ****             if (display_mode == DISPLAY_SALINITY)
 795              		.loc 1 275 25 view .LVU198
 796 00bc 9A70     		strb	r2, [r3, #2]
 276:Core/Src/main.c ****             {
 797              		.loc 1 276 13 is_stmt 1 view .LVU199
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 28


 276:Core/Src/main.c ****             {
 798              		.loc 1 276 30 is_stmt 0 view .LVU200
 799 00be 1C4B     		ldr	r3, .L53+24
 800 00c0 1B78     		ldrb	r3, [r3]
 276:Core/Src/main.c ****             {
 801              		.loc 1 276 16 view .LVU201
 802 00c2 032B     		cmp	r3, #3
 803 00c4 A2D1     		bne	.L40
 278:Core/Src/main.c ****             }
 804              		.loc 1 278 17 is_stmt 1 view .LVU202
 805 00c6 1949     		ldr	r1, .L53+20
 806 00c8 1D48     		ldr	r0, .L53+40
 807 00ca FFF7FEFF 		bl	update_buffer
 808              	.LVL63:
 809 00ce 9DE7     		b	.L40
 810              	.L46:
 283:Core/Src/main.c ****             conductivity[1] = rx_buffer[1];
 811              		.loc 1 283 13 view .LVU203
 283:Core/Src/main.c ****             conductivity[1] = rx_buffer[1];
 812              		.loc 1 283 40 is_stmt 0 view .LVU204
 813 00d0 154A     		ldr	r2, .L53+16
 814 00d2 1178     		ldrb	r1, [r2]
 283:Core/Src/main.c ****             conductivity[1] = rx_buffer[1];
 815              		.loc 1 283 29 view .LVU205
 816 00d4 1C4B     		ldr	r3, .L53+48
 817 00d6 1970     		strb	r1, [r3]
 284:Core/Src/main.c ****             conductivity[2] = rx_buffer[2];
 818              		.loc 1 284 13 is_stmt 1 view .LVU206
 284:Core/Src/main.c ****             conductivity[2] = rx_buffer[2];
 819              		.loc 1 284 40 is_stmt 0 view .LVU207
 820 00d8 5178     		ldrb	r1, [r2, #1]
 284:Core/Src/main.c ****             conductivity[2] = rx_buffer[2];
 821              		.loc 1 284 29 view .LVU208
 822 00da 5970     		strb	r1, [r3, #1]
 285:Core/Src/main.c ****             if (display_mode == DISPLAY_CONDUCTIVITY)
 823              		.loc 1 285 13 is_stmt 1 view .LVU209
 285:Core/Src/main.c ****             if (display_mode == DISPLAY_CONDUCTIVITY)
 824              		.loc 1 285 40 is_stmt 0 view .LVU210
 825 00dc 9278     		ldrb	r2, [r2, #2]
 285:Core/Src/main.c ****             if (display_mode == DISPLAY_CONDUCTIVITY)
 826              		.loc 1 285 29 view .LVU211
 827 00de 9A70     		strb	r2, [r3, #2]
 286:Core/Src/main.c ****             {
 828              		.loc 1 286 13 is_stmt 1 view .LVU212
 286:Core/Src/main.c ****             {
 829              		.loc 1 286 30 is_stmt 0 view .LVU213
 830 00e0 134B     		ldr	r3, .L53+24
 831 00e2 1B78     		ldrb	r3, [r3]
 286:Core/Src/main.c ****             {
 832              		.loc 1 286 16 view .LVU214
 833 00e4 042B     		cmp	r3, #4
 834 00e6 00D0     		beq	.LCB657
 835 00e8 90E7     		b	.L40	@long jump
 836              	.LCB657:
 288:Core/Src/main.c ****             }
 837              		.loc 1 288 17 is_stmt 1 view .LVU215
 838 00ea 1749     		ldr	r1, .L53+48
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 29


 839 00ec 1448     		ldr	r0, .L53+40
 840 00ee FFF7FEFF 		bl	update_buffer
 841              	.LVL64:
 842 00f2 8BE7     		b	.L40
 843              	.L47:
 293:Core/Src/main.c ****             resistance[1] = rx_buffer[1];
 844              		.loc 1 293 13 view .LVU216
 293:Core/Src/main.c ****             resistance[1] = rx_buffer[1];
 845              		.loc 1 293 38 is_stmt 0 view .LVU217
 846 00f4 0C4A     		ldr	r2, .L53+16
 847 00f6 1178     		ldrb	r1, [r2]
 293:Core/Src/main.c ****             resistance[1] = rx_buffer[1];
 848              		.loc 1 293 27 view .LVU218
 849 00f8 144B     		ldr	r3, .L53+52
 850 00fa 1970     		strb	r1, [r3]
 294:Core/Src/main.c ****             resistance[2] = rx_buffer[2];
 851              		.loc 1 294 13 is_stmt 1 view .LVU219
 294:Core/Src/main.c ****             resistance[2] = rx_buffer[2];
 852              		.loc 1 294 38 is_stmt 0 view .LVU220
 853 00fc 5178     		ldrb	r1, [r2, #1]
 294:Core/Src/main.c ****             resistance[2] = rx_buffer[2];
 854              		.loc 1 294 27 view .LVU221
 855 00fe 5970     		strb	r1, [r3, #1]
 295:Core/Src/main.c ****             if (display_mode == DISPLAY_RESISTANCE)
 856              		.loc 1 295 13 is_stmt 1 view .LVU222
 295:Core/Src/main.c ****             if (display_mode == DISPLAY_RESISTANCE)
 857              		.loc 1 295 38 is_stmt 0 view .LVU223
 858 0100 9278     		ldrb	r2, [r2, #2]
 295:Core/Src/main.c ****             if (display_mode == DISPLAY_RESISTANCE)
 859              		.loc 1 295 27 view .LVU224
 860 0102 9A70     		strb	r2, [r3, #2]
 296:Core/Src/main.c ****             {
 861              		.loc 1 296 13 is_stmt 1 view .LVU225
 296:Core/Src/main.c ****             {
 862              		.loc 1 296 30 is_stmt 0 view .LVU226
 863 0104 0A4B     		ldr	r3, .L53+24
 864 0106 1B78     		ldrb	r3, [r3]
 296:Core/Src/main.c ****             {
 865              		.loc 1 296 16 view .LVU227
 866 0108 052B     		cmp	r3, #5
 867 010a 00D0     		beq	.LCB681
 868 010c 7EE7     		b	.L40	@long jump
 869              	.LCB681:
 298:Core/Src/main.c ****             }
 870              		.loc 1 298 17 is_stmt 1 view .LVU228
 871 010e 0F49     		ldr	r1, .L53+52
 872 0110 0B48     		ldr	r0, .L53+40
 873 0112 FFF7FEFF 		bl	update_buffer
 874              	.LVL65:
 875              	.LBE7:
 306:Core/Src/main.c **** 
 876              		.loc 1 306 1 is_stmt 0 view .LVU229
 877 0116 79E7     		b	.L40
 878              	.L54:
 879              		.align	2
 880              	.L53:
 881 0118 00380140 		.word	1073821696
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 30


 882 011c 00140048 		.word	1207964672
 883 0120 00000000 		.word	expecting_response
 884 0124 00000000 		.word	.L44
 885 0128 00000000 		.word	rx_buffer
 886 012c 00000000 		.word	salinity
 887 0130 00000000 		.word	display_mode
 888 0134 00000000 		.word	.LC17
 889 0138 00000000 		.word	salinity_dma_buff
 890 013c 00000000 		.word	temperature
 891 0140 00000000 		.word	depth_dma_buff
 892 0144 00000000 		.word	depth
 893 0148 00000000 		.word	conductivity
 894 014c 00000000 		.word	resistance
 895              		.cfi_endproc
 896              	.LFE43:
 898              		.global	__aeabi_idivmod
 899              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 900              		.align	2
 901              	.LC24:
 902 0000 00       		.ascii	"\000"
 903              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 904              		.align	1
 905              		.global	HAL_GPIO_EXTI_Callback
 906              		.syntax unified
 907              		.code	16
 908              		.thumb_func
 910              	HAL_GPIO_EXTI_Callback:
 911              	.LVL66:
 912              	.LFB44:
 309:Core/Src/main.c ****     uint8_t command[] = {0};
 913              		.loc 1 309 1 is_stmt 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 8
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 309:Core/Src/main.c ****     uint8_t command[] = {0};
 917              		.loc 1 309 1 is_stmt 0 view .LVU231
 918 0000 30B5     		push	{r4, r5, lr}
 919              		.cfi_def_cfa_offset 12
 920              		.cfi_offset 4, -12
 921              		.cfi_offset 5, -8
 922              		.cfi_offset 14, -4
 923 0002 83B0     		sub	sp, sp, #12
 924              		.cfi_def_cfa_offset 24
 310:Core/Src/main.c ****     switch (GPIO_Pin)
 925              		.loc 1 310 5 is_stmt 1 view .LVU232
 310:Core/Src/main.c ****     switch (GPIO_Pin)
 926              		.loc 1 310 13 is_stmt 0 view .LVU233
 927 0004 524B     		ldr	r3, .L73
 928 0006 1A78     		ldrb	r2, [r3]
 929 0008 01AB     		add	r3, sp, #4
 930 000a 1A70     		strb	r2, [r3]
 311:Core/Src/main.c ****     {
 931              		.loc 1 311 5 is_stmt 1 view .LVU234
 932 000c 1028     		cmp	r0, #16
 933 000e 03D0     		beq	.L56
 934 0010 2028     		cmp	r0, #32
 935 0012 57D0     		beq	.L57
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 31


 936              	.LVL67:
 937              	.L55:
 389:Core/Src/main.c **** 
 938              		.loc 1 389 1 is_stmt 0 view .LVU235
 939 0014 03B0     		add	sp, sp, #12
 940              		@ sp needed
 941 0016 30BD     		pop	{r4, r5, pc}
 942              	.LVL68:
 943              	.L56:
 314:Core/Src/main.c ****         {
 944              		.loc 1 314 9 is_stmt 1 view .LVU236
 945 0018 4E4B     		ldr	r3, .L73+4
 946 001a 1B78     		ldrb	r3, [r3]
 947 001c 052B     		cmp	r3, #5
 948 001e F9D8     		bhi	.L55
 949 0020 9B00     		lsls	r3, r3, #2
 950 0022 4D4A     		ldr	r2, .L73+8
 951 0024 D358     		ldr	r3, [r2, r3]
 952 0026 9F46     		mov	pc, r3
 953              		.section	.rodata.HAL_GPIO_EXTI_Callback,"a",%progbits
 954              		.align	2
 955              	.L60:
 956 0000 28000000 		.word	.L65
 957 0004 42000000 		.word	.L64
 958 0008 5C000000 		.word	.L63
 959 000c 76000000 		.word	.L62
 960 0010 90000000 		.word	.L61
 961 0014 AA000000 		.word	.L59
 962              		.section	.text.HAL_GPIO_EXTI_Callback
 963              	.L65:
 317:Core/Src/main.c ****             command[0] = COMMAND_GET_SALINITY_DEPTH;
 964              		.loc 1 317 13 view .LVU237
 317:Core/Src/main.c ****             command[0] = COMMAND_GET_SALINITY_DEPTH;
 965              		.loc 1 317 32 is_stmt 0 view .LVU238
 966 0028 4C4B     		ldr	r3, .L73+12
 967 002a 0822     		movs	r2, #8
 968 002c 1A70     		strb	r2, [r3]
 318:Core/Src/main.c ****             rs485_transmit(command, 1);
 969              		.loc 1 318 13 is_stmt 1 view .LVU239
 318:Core/Src/main.c ****             rs485_transmit(command, 1);
 970              		.loc 1 318 24 is_stmt 0 view .LVU240
 971 002e 01A8     		add	r0, sp, #4
 972              	.LVL69:
 318:Core/Src/main.c ****             rs485_transmit(command, 1);
 973              		.loc 1 318 24 view .LVU241
 974 0030 0623     		movs	r3, #6
 975 0032 0370     		strb	r3, [r0]
 319:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 976              		.loc 1 319 13 is_stmt 1 view .LVU242
 977 0034 0121     		movs	r1, #1
 978 0036 FFF7FEFF 		bl	rs485_transmit
 979              	.LVL70:
 320:Core/Src/main.c ****             break;
 980              		.loc 1 320 13 view .LVU243
 981 003a 0320     		movs	r0, #3
 982 003c FFF7FEFF 		bl	rs485_receive_IT
 983              	.LVL71:
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 32


 321:Core/Src/main.c ****         case DISPLAY_TEMPERATURE:
 984              		.loc 1 321 13 view .LVU244
 985 0040 E8E7     		b	.L55
 986              	.LVL72:
 987              	.L64:
 323:Core/Src/main.c ****             command[0] = COMMAND_GET_TEMPERATURE;
 988              		.loc 1 323 13 view .LVU245
 323:Core/Src/main.c ****             command[0] = COMMAND_GET_TEMPERATURE;
 989              		.loc 1 323 32 is_stmt 0 view .LVU246
 990 0042 464B     		ldr	r3, .L73+12
 991 0044 0322     		movs	r2, #3
 992 0046 1A70     		strb	r2, [r3]
 324:Core/Src/main.c ****             rs485_transmit(command, 1);
 993              		.loc 1 324 13 is_stmt 1 view .LVU247
 324:Core/Src/main.c ****             rs485_transmit(command, 1);
 994              		.loc 1 324 24 is_stmt 0 view .LVU248
 995 0048 01A8     		add	r0, sp, #4
 996              	.LVL73:
 324:Core/Src/main.c ****             rs485_transmit(command, 1);
 997              		.loc 1 324 24 view .LVU249
 998 004a 0123     		movs	r3, #1
 999 004c 0370     		strb	r3, [r0]
 325:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 1000              		.loc 1 325 13 is_stmt 1 view .LVU250
 1001 004e 0121     		movs	r1, #1
 1002 0050 FFF7FEFF 		bl	rs485_transmit
 1003              	.LVL74:
 326:Core/Src/main.c ****             break;
 1004              		.loc 1 326 13 view .LVU251
 1005 0054 0320     		movs	r0, #3
 1006 0056 FFF7FEFF 		bl	rs485_receive_IT
 1007              	.LVL75:
 327:Core/Src/main.c ****         case DISPLAY_DEPTH:
 1008              		.loc 1 327 13 view .LVU252
 1009 005a DBE7     		b	.L55
 1010              	.LVL76:
 1011              	.L63:
 329:Core/Src/main.c ****             command[0] = COMMAND_GET_DEPTH;
 1012              		.loc 1 329 13 view .LVU253
 329:Core/Src/main.c ****             command[0] = COMMAND_GET_DEPTH;
 1013              		.loc 1 329 32 is_stmt 0 view .LVU254
 1014 005c 3F4B     		ldr	r3, .L73+12
 1015 005e 0422     		movs	r2, #4
 1016 0060 1A70     		strb	r2, [r3]
 330:Core/Src/main.c ****             rs485_transmit(command, 1);
 1017              		.loc 1 330 13 is_stmt 1 view .LVU255
 330:Core/Src/main.c ****             rs485_transmit(command, 1);
 1018              		.loc 1 330 24 is_stmt 0 view .LVU256
 1019 0062 01A8     		add	r0, sp, #4
 1020              	.LVL77:
 330:Core/Src/main.c ****             rs485_transmit(command, 1);
 1021              		.loc 1 330 24 view .LVU257
 1022 0064 0223     		movs	r3, #2
 1023 0066 0370     		strb	r3, [r0]
 331:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 1024              		.loc 1 331 13 is_stmt 1 view .LVU258
 1025 0068 0121     		movs	r1, #1
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 33


 1026 006a FFF7FEFF 		bl	rs485_transmit
 1027              	.LVL78:
 332:Core/Src/main.c ****             break;
 1028              		.loc 1 332 13 view .LVU259
 1029 006e 0320     		movs	r0, #3
 1030 0070 FFF7FEFF 		bl	rs485_receive_IT
 1031              	.LVL79:
 333:Core/Src/main.c ****         case DISPLAY_SALINITY:
 1032              		.loc 1 333 13 view .LVU260
 1033 0074 CEE7     		b	.L55
 1034              	.LVL80:
 1035              	.L62:
 335:Core/Src/main.c ****             command[0] = COMMAND_GET_SALINITY;
 1036              		.loc 1 335 13 view .LVU261
 335:Core/Src/main.c ****             command[0] = COMMAND_GET_SALINITY;
 1037              		.loc 1 335 32 is_stmt 0 view .LVU262
 1038 0076 394B     		ldr	r3, .L73+12
 1039 0078 0722     		movs	r2, #7
 1040 007a 1A70     		strb	r2, [r3]
 336:Core/Src/main.c ****             rs485_transmit(command, 1);
 1041              		.loc 1 336 13 is_stmt 1 view .LVU263
 336:Core/Src/main.c ****             rs485_transmit(command, 1);
 1042              		.loc 1 336 24 is_stmt 0 view .LVU264
 1043 007c 01A8     		add	r0, sp, #4
 1044              	.LVL81:
 336:Core/Src/main.c ****             rs485_transmit(command, 1);
 1045              		.loc 1 336 24 view .LVU265
 1046 007e 0523     		movs	r3, #5
 1047 0080 0370     		strb	r3, [r0]
 337:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 1048              		.loc 1 337 13 is_stmt 1 view .LVU266
 1049 0082 0121     		movs	r1, #1
 1050 0084 FFF7FEFF 		bl	rs485_transmit
 1051              	.LVL82:
 338:Core/Src/main.c ****             break;
 1052              		.loc 1 338 13 view .LVU267
 1053 0088 0320     		movs	r0, #3
 1054 008a FFF7FEFF 		bl	rs485_receive_IT
 1055              	.LVL83:
 339:Core/Src/main.c ****         case DISPLAY_CONDUCTIVITY:
 1056              		.loc 1 339 13 view .LVU268
 1057 008e C1E7     		b	.L55
 1058              	.LVL84:
 1059              	.L61:
 341:Core/Src/main.c ****             command[0] = COMMAND_GET_CONDUCTIVITY;
 1060              		.loc 1 341 13 view .LVU269
 341:Core/Src/main.c ****             command[0] = COMMAND_GET_CONDUCTIVITY;
 1061              		.loc 1 341 32 is_stmt 0 view .LVU270
 1062 0090 324B     		ldr	r3, .L73+12
 1063 0092 0622     		movs	r2, #6
 1064 0094 1A70     		strb	r2, [r3]
 342:Core/Src/main.c ****             rs485_transmit(command, 1);
 1065              		.loc 1 342 13 is_stmt 1 view .LVU271
 342:Core/Src/main.c ****             rs485_transmit(command, 1);
 1066              		.loc 1 342 24 is_stmt 0 view .LVU272
 1067 0096 01A8     		add	r0, sp, #4
 1068              	.LVL85:
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 34


 342:Core/Src/main.c ****             rs485_transmit(command, 1);
 1069              		.loc 1 342 24 view .LVU273
 1070 0098 0423     		movs	r3, #4
 1071 009a 0370     		strb	r3, [r0]
 343:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 1072              		.loc 1 343 13 is_stmt 1 view .LVU274
 1073 009c 0121     		movs	r1, #1
 1074 009e FFF7FEFF 		bl	rs485_transmit
 1075              	.LVL86:
 344:Core/Src/main.c ****             break;
 1076              		.loc 1 344 13 view .LVU275
 1077 00a2 0320     		movs	r0, #3
 1078 00a4 FFF7FEFF 		bl	rs485_receive_IT
 1079              	.LVL87:
 345:Core/Src/main.c ****         case DISPLAY_RESISTANCE:
 1080              		.loc 1 345 13 view .LVU276
 1081 00a8 B4E7     		b	.L55
 1082              	.LVL88:
 1083              	.L59:
 347:Core/Src/main.c ****             command[0] = COMMAND_GET_RESISTANCE;
 1084              		.loc 1 347 13 view .LVU277
 347:Core/Src/main.c ****             command[0] = COMMAND_GET_RESISTANCE;
 1085              		.loc 1 347 32 is_stmt 0 view .LVU278
 1086 00aa 2C4B     		ldr	r3, .L73+12
 1087 00ac 0522     		movs	r2, #5
 1088 00ae 1A70     		strb	r2, [r3]
 348:Core/Src/main.c ****             rs485_transmit(command, 1);
 1089              		.loc 1 348 13 is_stmt 1 view .LVU279
 348:Core/Src/main.c ****             rs485_transmit(command, 1);
 1090              		.loc 1 348 24 is_stmt 0 view .LVU280
 1091 00b0 01A8     		add	r0, sp, #4
 1092              	.LVL89:
 348:Core/Src/main.c ****             rs485_transmit(command, 1);
 1093              		.loc 1 348 24 view .LVU281
 1094 00b2 0323     		movs	r3, #3
 1095 00b4 0370     		strb	r3, [r0]
 349:Core/Src/main.c ****             rs485_receive_IT(DATA_PACKET_SIZE);
 1096              		.loc 1 349 13 is_stmt 1 view .LVU282
 1097 00b6 0121     		movs	r1, #1
 1098 00b8 FFF7FEFF 		bl	rs485_transmit
 1099              	.LVL90:
 350:Core/Src/main.c ****             break;
 1100              		.loc 1 350 13 view .LVU283
 1101 00bc 0320     		movs	r0, #3
 1102 00be FFF7FEFF 		bl	rs485_receive_IT
 1103              	.LVL91:
 351:Core/Src/main.c ****         default:
 1104              		.loc 1 351 13 view .LVU284
 1105 00c2 A7E7     		b	.L55
 1106              	.LVL92:
 1107              	.L57:
 357:Core/Src/main.c ****         salinity_dma_buff[0] = display_values[display_mode][0];
 1108              		.loc 1 357 9 view .LVU285
 357:Core/Src/main.c ****         salinity_dma_buff[0] = display_values[display_mode][0];
 1109              		.loc 1 357 38 is_stmt 0 view .LVU286
 1110 00c4 234C     		ldr	r4, .L73+4
 1111 00c6 2078     		ldrb	r0, [r4]
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 35


 1112              	.LVL93:
 357:Core/Src/main.c ****         salinity_dma_buff[0] = display_values[display_mode][0];
 1113              		.loc 1 357 38 view .LVU287
 1114 00c8 0130     		adds	r0, r0, #1
 357:Core/Src/main.c ****         salinity_dma_buff[0] = display_values[display_mode][0];
 1115              		.loc 1 357 43 view .LVU288
 1116 00ca 0D21     		movs	r1, #13
 1117 00cc FFF7FEFF 		bl	__aeabi_idivmod
 1118              	.LVL94:
 1119 00d0 0B00     		movs	r3, r1
 1120 00d2 C8B2     		uxtb	r0, r1
 357:Core/Src/main.c ****         salinity_dma_buff[0] = display_values[display_mode][0];
 1121              		.loc 1 357 22 view .LVU289
 1122 00d4 2070     		strb	r0, [r4]
 358:Core/Src/main.c ****         salinity_dma_buff[1] = display_values[display_mode][1];
 1123              		.loc 1 358 9 is_stmt 1 view .LVU290
 1124 00d6 FF21     		movs	r1, #255
 1125 00d8 1940     		ands	r1, r3
 358:Core/Src/main.c ****         salinity_dma_buff[1] = display_values[display_mode][1];
 1126              		.loc 1 358 60 is_stmt 0 view .LVU291
 1127 00da 214B     		ldr	r3, .L73+16
 1128 00dc 4A00     		lsls	r2, r1, #1
 1129 00de 5418     		adds	r4, r2, r1
 1130 00e0 A400     		lsls	r4, r4, #2
 1131 00e2 E458     		ldr	r4, [r4, r3]
 358:Core/Src/main.c ****         salinity_dma_buff[1] = display_values[display_mode][1];
 1132              		.loc 1 358 30 view .LVU292
 1133 00e4 1F4D     		ldr	r5, .L73+20
 1134 00e6 2C60     		str	r4, [r5]
 359:Core/Src/main.c ****         salinity_dma_buff[2] = display_values[display_mode][2];
 1135              		.loc 1 359 9 is_stmt 1 view .LVU293
 359:Core/Src/main.c ****         salinity_dma_buff[2] = display_values[display_mode][2];
 1136              		.loc 1 359 60 is_stmt 0 view .LVU294
 1137 00e8 5418     		adds	r4, r2, r1
 1138 00ea A400     		lsls	r4, r4, #2
 1139 00ec 1C19     		adds	r4, r3, r4
 1140 00ee 6468     		ldr	r4, [r4, #4]
 359:Core/Src/main.c ****         salinity_dma_buff[2] = display_values[display_mode][2];
 1141              		.loc 1 359 30 view .LVU295
 1142 00f0 6C60     		str	r4, [r5, #4]
 360:Core/Src/main.c ****         switch (display_mode)
 1143              		.loc 1 360 9 is_stmt 1 view .LVU296
 360:Core/Src/main.c ****         switch (display_mode)
 1144              		.loc 1 360 60 is_stmt 0 view .LVU297
 1145 00f2 5218     		adds	r2, r2, r1
 1146 00f4 9200     		lsls	r2, r2, #2
 1147 00f6 9B18     		adds	r3, r3, r2
 1148 00f8 9B68     		ldr	r3, [r3, #8]
 360:Core/Src/main.c ****         switch (display_mode)
 1149              		.loc 1 360 30 view .LVU298
 1150 00fa AB60     		str	r3, [r5, #8]
 361:Core/Src/main.c ****         {
 1151              		.loc 1 361 9 is_stmt 1 view .LVU299
 1152 00fc 0528     		cmp	r0, #5
 1153 00fe 00D9     		bls	.LCB920
 1154 0100 88E7     		b	.L55	@long jump
 1155              	.LCB920:
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 36


 1156 0102 8000     		lsls	r0, r0, #2
 1157 0104 184B     		ldr	r3, .L73+24
 1158 0106 1B58     		ldr	r3, [r3, r0]
 1159 0108 9F46     		mov	pc, r3
 1160              		.section	.rodata.HAL_GPIO_EXTI_Callback
 1161              		.align	2
 1162              	.L67:
 1163 0018 0A010000 		.word	.L72
 1164 001c 1C010000 		.word	.L71
 1165 0020 26010000 		.word	.L70
 1166 0024 30010000 		.word	.L69
 1167 0028 3A010000 		.word	.L68
 1168 002c 44010000 		.word	.L66
 1169              		.section	.text.HAL_GPIO_EXTI_Callback
 1170              	.L72:
 364:Core/Src/main.c ****             update_buffer(depth_dma_buff, depth);
 1171              		.loc 1 364 13 view .LVU300
 1172 010a 1849     		ldr	r1, .L73+28
 1173 010c 1548     		ldr	r0, .L73+20
 1174 010e FFF7FEFF 		bl	update_buffer
 1175              	.LVL95:
 365:Core/Src/main.c ****             break;
 1176              		.loc 1 365 13 view .LVU301
 1177 0112 1749     		ldr	r1, .L73+32
 1178 0114 1748     		ldr	r0, .L73+36
 1179 0116 FFF7FEFF 		bl	update_buffer
 1180              	.LVL96:
 366:Core/Src/main.c ****         case DISPLAY_TEMPERATURE:
 1181              		.loc 1 366 13 view .LVU302
 1182 011a 7BE7     		b	.L55
 1183              	.L71:
 368:Core/Src/main.c ****             break;
 1184              		.loc 1 368 13 view .LVU303
 1185 011c 1649     		ldr	r1, .L73+40
 1186 011e 1548     		ldr	r0, .L73+36
 1187 0120 FFF7FEFF 		bl	update_buffer
 1188              	.LVL97:
 369:Core/Src/main.c ****         case DISPLAY_DEPTH:
 1189              		.loc 1 369 13 view .LVU304
 1190 0124 76E7     		b	.L55
 1191              	.L70:
 371:Core/Src/main.c ****             break;
 1192              		.loc 1 371 13 view .LVU305
 1193 0126 1249     		ldr	r1, .L73+32
 1194 0128 1248     		ldr	r0, .L73+36
 1195 012a FFF7FEFF 		bl	update_buffer
 1196              	.LVL98:
 372:Core/Src/main.c ****         case DISPLAY_SALINITY:
 1197              		.loc 1 372 13 view .LVU306
 1198 012e 71E7     		b	.L55
 1199              	.L69:
 374:Core/Src/main.c ****             break;
 1200              		.loc 1 374 13 view .LVU307
 1201 0130 0E49     		ldr	r1, .L73+28
 1202 0132 1048     		ldr	r0, .L73+36
 1203 0134 FFF7FEFF 		bl	update_buffer
 1204              	.LVL99:
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 37


 375:Core/Src/main.c ****         case DISPLAY_CONDUCTIVITY:
 1205              		.loc 1 375 13 view .LVU308
 1206 0138 6CE7     		b	.L55
 1207              	.L68:
 377:Core/Src/main.c ****             break;
 1208              		.loc 1 377 13 view .LVU309
 1209 013a 1049     		ldr	r1, .L73+44
 1210 013c 0D48     		ldr	r0, .L73+36
 1211 013e FFF7FEFF 		bl	update_buffer
 1212              	.LVL100:
 378:Core/Src/main.c ****         case DISPLAY_RESISTANCE:
 1213              		.loc 1 378 13 view .LVU310
 1214 0142 67E7     		b	.L55
 1215              	.L66:
 380:Core/Src/main.c ****             break;
 1216              		.loc 1 380 13 view .LVU311
 1217 0144 0E49     		ldr	r1, .L73+48
 1218 0146 0B48     		ldr	r0, .L73+36
 1219 0148 FFF7FEFF 		bl	update_buffer
 1220              	.LVL101:
 381:Core/Src/main.c ****         default:
 1221              		.loc 1 381 13 view .LVU312
 389:Core/Src/main.c **** 
 1222              		.loc 1 389 1 is_stmt 0 view .LVU313
 1223 014c 62E7     		b	.L55
 1224              	.L74:
 1225 014e C046     		.align	2
 1226              	.L73:
 1227 0150 00000000 		.word	.LC24
 1228 0154 00000000 		.word	display_mode
 1229 0158 00000000 		.word	.L60
 1230 015c 00000000 		.word	expecting_response
 1231 0160 00000000 		.word	display_values
 1232 0164 00000000 		.word	salinity_dma_buff
 1233 0168 18000000 		.word	.L67
 1234 016c 00000000 		.word	salinity
 1235 0170 00000000 		.word	depth
 1236 0174 00000000 		.word	depth_dma_buff
 1237 0178 00000000 		.word	temperature
 1238 017c 00000000 		.word	conductivity
 1239 0180 00000000 		.word	resistance
 1240              		.cfi_endproc
 1241              	.LFE44:
 1243              		.global	conductivity
 1244              		.section	.bss.conductivity,"aw",%nobits
 1245              		.align	2
 1248              	conductivity:
 1249 0000 000000   		.space	3
 1250              		.global	resistance
 1251              		.section	.bss.resistance,"aw",%nobits
 1252              		.align	2
 1255              	resistance:
 1256 0000 000000   		.space	3
 1257              		.global	salinity
 1258              		.section	.bss.salinity,"aw",%nobits
 1259              		.align	2
 1262              	salinity:
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 38


 1263 0000 000000   		.space	3
 1264              		.global	depth
 1265              		.section	.bss.depth,"aw",%nobits
 1266              		.align	2
 1269              	depth:
 1270 0000 000000   		.space	3
 1271              		.global	temperature
 1272              		.section	.bss.temperature,"aw",%nobits
 1273              		.align	2
 1276              	temperature:
 1277 0000 000000   		.space	3
 1278              		.global	rx_buffer
 1279              		.section	.bss.rx_buffer,"aw",%nobits
 1280              		.align	2
 1283              	rx_buffer:
 1284 0000 000000   		.space	3
 1285              		.global	expecting_response
 1286              		.section	.bss.expecting_response,"aw",%nobits
 1289              	expecting_response:
 1290 0000 00       		.space	1
 1291              		.global	display_mode
 1292              		.section	.bss.display_mode,"aw",%nobits
 1295              	display_mode:
 1296 0000 00       		.space	1
 1297              		.global	depth_dma_buff
 1298              		.section	.data.depth_dma_buff,"aw"
 1299              		.align	2
 1302              	depth_dma_buff:
 1303 0000 4006FFFF 		.word	-63936
 1304 0004 4005FFFF 		.word	-64192
 1305 0008 4003FFFF 		.word	-64704
 1306              		.global	salinity_dma_buff
 1307              		.section	.data.salinity_dma_buff,"aw"
 1308              		.align	2
 1311              	salinity_dma_buff:
 1312 0000 4006FFFF 		.word	-63936
 1313 0004 4005FFFF 		.word	-64192
 1314 0008 4003FFFF 		.word	-64704
 1315              		.global	display_values
 1316              		.section	.rodata.display_values,"a"
 1317              		.align	2
 1320              	display_values:
 1321 0000 00000000 		.word	0
 1322 0004 00000000 		.word	0
 1323 0008 00000000 		.word	0
 1324 000c 7806FFFF 		.word	-63880
 1325 0010 7905FFFF 		.word	-64135
 1326 0014 7303FFFF 		.word	-64653
 1327 0018 5E06FFFF 		.word	-63906
 1328 001c 7905FFFF 		.word	-64135
 1329 0020 7303FFFF 		.word	-64653
 1330 0024 6D06FFFF 		.word	-63891
 1331 0028 7705FFFF 		.word	-64137
 1332 002c 3803FFFF 		.word	-64712
 1333 0030 3906FFFF 		.word	-63943
 1334 0034 5405FFFF 		.word	-64172
 1335 0038 5E03FFFF 		.word	-64674
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 39


 1336 003c 5006FFFF 		.word	-63920
 1337 0040 7905FFFF 		.word	-64135
 1338 0044 6D03FFFF 		.word	-64659
 1339 0048 7906FFFF 		.word	-63879
 1340 004c 3805FFFF 		.word	-64200
 1341 0050 7903FFFF 		.word	-64647
 1342 0054 1C06FFFF 		.word	-63972
 1343 0058 6D05FFFF 		.word	-64147
 1344 005c 7803FFFF 		.word	-64648
 1345 0060 1C06FFFF 		.word	-63972
 1346 0064 7905FFFF 		.word	-64135
 1347 0068 5E03FFFF 		.word	-64674
 1348 006c 1C06FFFF 		.word	-63972
 1349 0070 6D05FFFF 		.word	-64147
 1350 0074 7303FFFF 		.word	-64653
 1351 0078 6D06FFFF 		.word	-63891
 1352 007c 7305FFFF 		.word	-64141
 1353 0080 3803FFFF 		.word	-64712
 1354 0084 5006FFFF 		.word	-63920
 1355 0088 0605FFFF 		.word	-64250
 1356 008c 0003FFFF 		.word	-64768
 1357 0090 3906FFFF 		.word	-63943
 1358 0094 7105FFFF 		.word	-64143
 1359 0098 3D03FFFF 		.word	-64707
 1360              		.global	number_masks
 1361              		.section	.rodata.number_masks,"a"
 1362              		.align	2
 1365              	number_masks:
 1366 0000 3F065B4F 		.ascii	"?\006[Ofm}\007\177o"
 1366      666D7D07 
 1366      7F6F
 1367              		.global	digit_masks
 1368              		.section	.rodata.digit_masks,"a"
 1369              		.align	2
 1372              	digit_masks:
 1373 0000 0006     		.short	1536
 1374 0002 0005     		.short	1280
 1375 0004 0003     		.short	768
 1376              		.text
 1377              	.Letext0:
 1378              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 1379              		.file 4 "/opt/local/arm-none-eabi/include/machine/_default_types.h"
 1380              		.file 5 "/opt/local/arm-none-eabi/include/sys/_stdint.h"
 1381              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 1382              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 1383              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 1384              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 1385              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 1386              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 1387              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 1388              		.file 13 "Core/Inc/tim.h"
 1389              		.file 14 "Core/Inc/usart.h"
 1390              		.file 15 "../RS485/RS485.h"
 1391              		.file 16 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 1392              		.file 17 "Core/Inc/spi.h"
 1393              		.file 18 "Core/Inc/dma.h"
 1394              		.file 19 "Core/Inc/gpio.h"
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 40


 1395              		.file 20 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 1396              		.file 21 "<built-in>"
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 41


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:19     .text.MX_NVIC_Init:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:24     .text.MX_NVIC_Init:00000000 MX_NVIC_Init
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:71     .text.update_buffer:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:77     .text.update_buffer:00000000 update_buffer
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:173    .text.update_buffer:00000050 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1372   .rodata.digit_masks:00000000 digit_masks
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1365   .rodata.number_masks:00000000 number_masks
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:181    .text.Error_Handler:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:187    .text.Error_Handler:00000000 Error_Handler
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:227    .text.Error_Handler:00000010 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:232    .text.SystemClock_Config:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:238    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:350    .text.main:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:356    .text.main:00000000 main
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:440    .text.main:00000068 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1311   .data.salinity_dma_buff:00000000 salinity_dma_buff
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1302   .data.depth_dma_buff:00000000 depth_dma_buff
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:452    .text.rs485_transmit:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:458    .text.rs485_transmit:00000000 rs485_transmit
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:522    .text.rs485_transmit:00000038 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:528    .text.rs485_receive_IT:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:534    .text.rs485_receive_IT:00000000 rs485_receive_IT
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:589    .text.rs485_receive_IT:00000030 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1283   .bss.rx_buffer:00000000 rx_buffer
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:596    .rodata.HAL_UART_RxCpltCallback.str1.4:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:600    .text.HAL_UART_RxCpltCallback:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:606    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:653    .rodata.HAL_UART_RxCpltCallback:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:881    .text.HAL_UART_RxCpltCallback:00000118 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1289   .bss.expecting_response:00000000 expecting_response
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1262   .bss.salinity:00000000 salinity
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1295   .bss.display_mode:00000000 display_mode
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1276   .bss.temperature:00000000 temperature
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1269   .bss.depth:00000000 depth
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1248   .bss.conductivity:00000000 conductivity
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1255   .bss.resistance:00000000 resistance
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:900    .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:904    .text.HAL_GPIO_EXTI_Callback:00000000 $t
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:910    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:954    .rodata.HAL_GPIO_EXTI_Callback:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1227   .text.HAL_GPIO_EXTI_Callback:00000150 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1320   .rodata.display_values:00000000 display_values
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1245   .bss.conductivity:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1252   .bss.resistance:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1259   .bss.salinity:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1266   .bss.depth:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1273   .bss.temperature:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1280   .bss.rx_buffer:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1290   .bss.expecting_response:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1296   .bss.display_mode:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1299   .data.depth_dma_buff:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1308   .data.salinity_dma_buff:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1317   .rodata.display_values:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1362   .rodata.number_masks:00000000 $d
/var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s:1369   .rodata.digit_masks:00000000 $d
ARM GAS  /var/folders/rj/9n9dpytj2n74_jwlj_p0xk9m0000gn/T//ccF2SGt0.s 			page 42



UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_WritePin
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_SPI2_Init
MX_USART1_UART_Init
MX_TIM6_Init
MX_TIM17_Init
HAL_DMA_Start
HAL_TIM_Base_Start
hdma_tim6_up
htim6
hdma_tim17_ch1_up
htim17
HAL_HalfDuplex_EnableTransmitter
HAL_UART_Transmit
huart1
HAL_HalfDuplex_EnableReceiver
HAL_UART_Receive_IT
HAL_GPIO_TogglePin
__aeabi_idivmod
