$date
	Fri Nov 03 19:36:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flip_flop_tb $end
$var wire 1 ! q $end
$var real 1 " period $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
r1.2 "
$end
#0
$dumpvars
0%
1$
0#
x!
$end
#600
1!
1#
#1200
0#
#1800
1#
#2400
0#
#2450
0$
#3000
0!
1#
#3600
0#
#4200
1#
#4800
0#
#5400
1#
