# ğ‘¹ğ‘°ğ‘ºğ‘ª-ğ‘½ åŸºç¡€

## æ•°æ®é€šè·¯ä¸ ALU

![ALU](../.vuepress/public/images/cs/risc-v/riscv_alu.png)

![ALU](../.vuepress/public/images/cs/risc-v/riscv_data_path.png)

## æŒ‡ä»¤é›†åˆ’åˆ†

| åŸºæœ¬æŒ‡ä»¤é›† | æŒ‡ä»¤æ•° | æè¿°                                               |
| ---------- | ------ | -------------------------------------------------- |
| RV32I      | 47     | 32ä½åœ°å€ç©ºé—´ä¸æ•´æ•°æŒ‡ä»¤,æ”¯æŒ32ä¸ªé€šç”¨æ•´æ•°å¯„å­˜å™¨      |
| RV32E      | 47     | ä»…æ”¯æŒ16ä¸ªé€šç”¨æ•´æ•°å¯„å­˜å™¨                           |
| RV64I      | 59     | 64ä½åœ°å€ç©ºé—´ä¸æ•´æ•°æŒ‡ä»¤,ä»¥åŠä¸€éƒ¨åˆ†64ä½å’Œ32ä½çš„æŒ‡ä»¤  |
| RV128I     | 71     | 128ä½åœ°å€ç©ºé—´ä¸æ•´æ•°æŒ‡ä»¤,ä»¥åŠä¸€éƒ¨åˆ†64ä½å’Œ32ä½çš„æŒ‡ä»¤ |

| æ‰©å±•æŒ‡ä»¤é›† | æŒ‡ä»¤æ•° | æè¿°                                                |
| ---------- | ------ | --------------------------------------------------- |
| M          | 8      | æ•´æ•°ä¹˜æ³•ä¸é™¤æ³•æŒ‡ä»¤                                  |
| A          | 11     | å­˜å‚¨å™¨åŸå­æ“ä½œå’ŒLoad-Reserved/Store-ConditionalæŒ‡ä»¤ |
| F          | 26     | å•ç²¾åº¦(32bit)æµ®ç‚¹æŒ‡ä»¤                               |
| D          | 26     | åŒç²¾åº¦(32bit)æµ®ç‚¹æŒ‡ä»¤,å¿…é¡»æ”¯æŒFæ‰©å±•æŒ‡ä»¤             |
| C          | 46     | å‹ç¼©æŒ‡ä»¤,æŒ‡ä»¤é•¿åº¦ä¸º16ä½                             |

## åŸºæœ¬æŒ‡ä»¤é›†ç±»å‹

![æŒ‡ä»¤ç¼–ç æ ¼å¼](../.vuepress/public/images/cs/risc-v/riscv_instruction_type.png)

### R(Register)å‹æŒ‡ä»¤

![Rå‹æŒ‡ä»¤](../.vuepress/public/images/cs/risc-v/riscv_R_instruction.png)

#### æŒ‡ä»¤æ±‡ç¼–æ ¼å¼

##### åŠ æ³•

```assembly
add rd, rs1, rs2
```

##### å‡æ³•

```assembly
sub rd, rs1, rs2
```

##### é€»è¾‘ä¸

```assembly
and rd, rs1, rs2
```

##### é€»è¾‘æˆ–

```assembly
or rd, rs1, rs2
```

##### é€»è¾‘å¼‚æˆ–

```assembly
xor rd, rs1, rs2
```

##### æœ‰ç¬¦å·å°äºæ¯”è¾ƒ

```assembly
slt rd, rs1, rs2
```

##### æ— ç¬¦å·å°äºæ¯”è¾ƒ

```assembly
sltu rd, rs1, rs2
```

##### é€»è¾‘å·¦ç§»

```assembly
sll rd, rs1, rs2
```

##### é€»è¾‘å³ç§»

```assembly
srl rd, rs1, rs2
```

##### ç®—æ•°å³ç§»

```assembly
sra rd, rs1, rs2
```

### I(Immediate)å‹æŒ‡ä»¤

![Iå‹æŒ‡ä»¤](../.vuepress/public/images/cs/risc-v/riscv_I_instruction.png)

#### æŒ‡ä»¤æ±‡ç¼–æ ¼å¼

##### ç«‹å³æ•°åŠ æ³•

```assembly
addi rd, rs1, imm[11:0]
```

##### ç«‹å³æ•°é€»è¾‘ä¸

```assembly
andi rd, rs1, imm[11:0]
```

##### ç«‹å³æ•°é€»è¾‘æˆ–

```assembly
ori rd, rs1, imm[11:0]
```

##### ç«‹å³æ•°é€»è¾‘å¼‚æˆ–

```assembly
xori rd, rs1, imm[11:0]
```

##### ç«‹å³æ•°æœ‰ç¬¦å·å°äºæ¯”è¾ƒ

```assembly
slti rd, rs1, imm[11:0]
```

##### ç«‹å³æ•°æ— ç¬¦å·å°äºæ¯”è¾ƒ

```assembly
sltui rd, rs1, imm[11:0]
```

##### ç«‹å³æ•°é€»è¾‘å·¦ç§»

```assembly
slli rd, rs1, shamt[4:0]
```

##### ç«‹å³æ•°é€»è¾‘å³ç§»

```assembly
srli rd, rs1, shamt[4:0]
```

##### ç«‹å³æ•°ç®—æ•°å³ç§»

```assembly
srai rd, rs1, shamt[4:0]
```

### Load/Store æŒ‡ä»¤

![Load/Store æŒ‡ä»¤](../.vuepress/public/images/cs/risc-v/riscv_load_store_instruction.png)

#### æŒ‡ä»¤æ±‡ç¼–æ ¼å¼

##### å­—åŠ è½½

```assembly
lw rd, offset[11:0](rs1)
```

##### åŠå­—åŠ è½½

```assembly
lh rd, offset[11:0](rs1)
```

##### æ— ç¬¦å·åŠå­—åŠ è½½

```assembly
lhu rd, offset[11:0](rs1)
```

##### å­—èŠ‚åŠ è½½

```assembly
lb rd, offset[11:0](rs1)
```

##### æ— ç¬¦å·å­—èŠ‚åŠ è½½

```assembly
lbu rd, offset[11:0](rs1)
```

##### å­—å­˜å‚¨

```assembly
sw rs2, offset[11:0](rs1)
```

##### åŠå­—å­˜å‚¨

```assembly
sh rs2, offset[11:0](rs1)
```

##### å­—èŠ‚å­˜å‚¨

```assembly
sb rs2, offset[11:0](rs1)
```

### B(Branch)å‹æŒ‡ä»¤

![Bå‹æŒ‡ä»¤](../.vuepress/public/images/cs/risc-v/riscv_B_instruction.png)

#### æŒ‡ä»¤æ±‡ç¼–æ ¼å¼

##### ç›¸ç­‰è·³è½¬

```assembly
beq rs1, rs2, label
```

##### ä¸ç­‰è·³è½¬

```assembly
bne rs1, rs2, label
```

##### å°äºè·³è½¬

```assembly
blt rs1, rs2, label
```

##### æ— ç¬¦å·å°äºè·³è½¬

```assembly
bltu rs1, rs2, label
```

##### å¤§äºè·³è½¬

```assembly
bge rs1, rs2, label
```

##### æ— ç¬¦å·å¤§äºè·³è½¬

```assembly
bgeu rs1, rs2, label
```

### J(Jump)å‹æŒ‡ä»¤

![Jå‹æŒ‡ä»¤](../.vuepress/public/images/cs/risc-v/riscv_jump_instruction.png)

#### æŒ‡ä»¤æ±‡ç¼–æ ¼å¼

##### æ— æ¡ä»¶è·³è½¬

```assembly
jal rd, label
```

##### æ— æ¡ä»¶ç›¸å¯¹è·³è½¬

```assembly
jalr rd, rs1, imm
```

### U(Upper immediate)å‹æŒ‡ä»¤

![Uå‹æŒ‡ä»¤](../.vuepress/public/images/cs/risc-v/riscv_U_instruction.png)

#### æŒ‡ä»¤æ±‡ç¼–æ ¼å¼

##### lui æŒ‡ä»¤

```assembly
lui rs, imm # å°† 20 ä½çš„ç«‹å³æ•°å·¦ç§»12ä½ï¼Œä½ 12 ä½è¡¥é›¶ï¼Œå¹¶å†™å›å¯„å­˜å™¨ rd ä¸­
```

##### auipc æŒ‡ä»¤

```assembly
auipc rd, imm # å°† 20 ä½çš„ç«‹å³æ•°å·¦ç§»12ä½ï¼Œä½ 12 ä½è¡¥é›¶ï¼Œå°†å¾—åˆ°çš„ 32 ä½æ•°ä¸ pc çš„å€¼ç›¸åŠ ï¼Œæœ€åå†™å›å¯„å­˜å™¨ rd ä¸­
```

## ALU çš„è®¾è®¡

![ALUè®¾è®¡æ¡†å›¾](../.vuepress/public/images/cs/risc-v/riscv_alu_design.png)

### åŠ æ³•è¿ç®—çš„å®ç°

```verilog
module adder #(
parameter N = 8
) (
	input [N - 1 : 0] a,
	input [N - 1 : 0] b,
	input			  cin,
   
	output [N - 1 : 0] sum,
	output 			   cout
);
	assign {cout, sum} = a + b + cin;
endmodule
```

### å‡æ³•è¿ç®—çš„å®ç°

```verilog
module subtractor #(
parameter N = 8
) (
    input [N - 1 : 0] a,
    input [N - 1 : 0] b,
    
    output [N - 1 : 0] y
);
    assign y = a - b;
endmodule
```

### æ¯”è¾ƒè¿ç®—çš„å®ç°

#### ç›¸ç­‰æ¯”è¾ƒ

ç”¨å¼‚æˆ–é—¨æ£€æŸ¥ A å’Œ B ä¸­å¯¹åº”çš„ä½æ˜¯å¦ç›¸ç­‰

#### é‡å€¼æ¯”è¾ƒï¼ˆå‡æ³•ï¼‰

é¦–å…ˆè®¡ç®—A-Bçš„å€¼ï¼Œç„¶åæ£€æŸ¥ç»“æœçš„ç¬¦å·ä½

```verilog
module comparator #(
parameter N = 8
) (
    input [N - 1 : 0] a,
    input [N - 1 : 0] b
	
    output eq,
    output neq,
    output lt,
    output lte,
    output gt,
    output gte
);
    assign eq = (a == b);
    assign neq = (a != b);
    assign lt = (a < b);
    assign lte = (a <= b);
    assign gt = (a > b);
    assign gte = (a >= b);
endmodule
```

## é€šç”¨å¯„å­˜å™¨ç»„

| å¯„å­˜å™¨  | ABIåå­— | æè¿°                | è°ƒç”¨     |
| ------- | ------- | ------------------- | -------- |
| x0      | zero    | ç¡¬ä»¶è¿çº¿0           | -        |
| x1      | ra      | è¿”å›åœ°å€            | è°ƒç”¨è€…   |
| x2      | sp      | æ ˆæŒ‡é’ˆ              | è¢«è°ƒç”¨è€… |
| x3      | gp      | å…¨å±€æŒ‡é’ˆ            | -        |
| x4      | tp      | çº¿ç¨‹æŒ‡é’ˆ            | -        |
| x5-x7   | t0-t2   | ä¸´æ—¶å˜é‡            | è°ƒç”¨è€…   |
| x8      | s0/fp   | ä¿å­˜çš„å¯„å­˜å™¨/å¸§æŒ‡é’ˆ | è¢«è°ƒç”¨è€… |
| x9      | s1      | ä¿å­˜çš„å¯„å­˜å™¨        | è¢«è°ƒç”¨è€… |
| x10-x11 | a0-a1   | å‡½æ•°å‚æ•°/è¿”å›å€¼     | è°ƒç”¨è€…   |
| x12-x17 | a2-a7   | å‡½æ•°å‚æ•°            | è°ƒç”¨è€…   |
| x18-x27 | s2-s11  | ä¿å­˜çš„å¯„å­˜å™¨        | è¢«è°ƒç”¨è€… |
| x28-x31 | t3-t6   | ä¸´æ—¶å˜é‡            | è°ƒç”¨è€…   |

## CSR å¯„å­˜å™¨ç»„

### ç‹¬ç«‹çš„12ä½åœ°å€ç¼–ç ç©ºé—´

![CSRå¯„å­˜å™¨è®¿é—®æŒ‡ä»¤çš„ç¼–ç ](../.vuepress/public/images/cs/risc-v/csr_register_encoding.png)

![CSRå¯„å­˜å™¨è®¿é—®æŒ‡ä»¤](../.vuepress/public/images/cs/risc-v/csr_register_access_instruction.png)

## RISC-V çš„å­˜å‚¨è®¿é—®

* **ä¸æ”¯æŒåœ°å€è‡ªå¢/è‡ªå‡æ¨¡å¼**
  * é™ä½å¤„ç†å™¨è®¾è®¡éš¾åº¦
* é‡‡ç”¨æ¾æ•£çš„å­˜å‚¨å™¨æ¨¡å‹
  * å¯ç»“åˆå­˜å‚¨å™¨å±è”½æŒ‡ä»¤
* ä»…ä»…æ”¯æŒå°ç«¯æ ¼å¼

## RISC-V çš„å¯»å€æ–¹å¼

### ç«‹å³æ•°å¯»å€

![ç«‹å³æ•°å¯»å€](../.vuepress/public/images/cs/risc-v/immediate_addressing.png)

### å¯„å­˜å™¨å¯»å€

![ç«‹å³æ•°å¯»å€](../.vuepress/public/images/cs/risc-v/register_addressing.png)

### åŸºå€å¯»å€

![åŸºå€å¯»å€](../.vuepress/public/images/cs/risc-v/base_addressing.png)

### ç¨‹åºè®¡æ•°å™¨ç›¸å¯¹å¯»å€

![ç›¸å¯¹å¯»å€](../.vuepress/public/images/cs/risc-v/relative_addressing.png)

## RISC-V çš„ä¸­æ–­

![è¿›å…¥ä¸­æ–­](../.vuepress/public/images/cs/risc-v/riscv_interrupt_enter.png)

![é€€å‡ºä¸­æ–­](../.vuepress/public/images/cs/risc-v/riscv_interrupt_exit.png)