Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 29 10:00:03 2022
| Host         : DIGITAL-21 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file rx_top_control_sets_placed.rpt
| Design       : rx_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            7 |
| Yes          | No                    | No                     |               9 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              77 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | rx_inst/BaudFullTimer/E[0]                | rx_inst/bitCounter[3]_i_1_n_0             |                1 |              4 |
|  clk_IBUF_BUFG | rx_inst/BaudFullTimer/E[0]                |                                           |                2 |              9 |
|  clk_IBUF_BUFG | rx_inst/BaudHalfTimer/sel                 | rx_inst/BaudHalfTimer/clear               |                4 |             13 |
|  clk_IBUF_BUFG | rx_inst/BaudFullTimer/count[0]_i_2__0_n_0 | rx_inst/BaudFullTimer/count[0]_i_1__0_n_0 |                4 |             13 |
|  clk_IBUF_BUFG |                                           | btnu_IBUF                                 |                7 |             20 |
|  clk_IBUF_BUFG | rx_inst/E[0]                              | btnu_IBUF                                 |               16 |             47 |
+----------------+-------------------------------------------+-------------------------------------------+------------------+----------------+


