Running: xsim.dir/FPGA_ADC_interface_tb_behav/xsimk.exe -simmode gui -wdb FPGA_ADC_interface_tb_behav.wdb -simrunnum 0 -socket 49873
Design successfully loaded
Design Loading Memory Usage: 4820 KB (Peak: 4820 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 5432 KB (Peak: 5432 KB)
Simulation CPU Usage: 46 ms
