Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Sep 30 19:07:11 2023
| Host         : rocksmashgood running 64-bit major release  (build 9200)
| Command      : report_methodology -file toplevelmultiplier_methodology_drc_routed.rpt -pb toplevelmultiplier_methodology_drc_routed.pb -rpx toplevelmultiplier_methodology_drc_routed.rpx
| Design       : toplevelmultiplier
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 55
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-18 | Warning  | Missing input or output delay                   | 39         |
| TIMING-20 | Warning  | Non-clocked latch                               | 5          |
| LATCH-1   | Advisory | Existing latches in the design                  | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X13Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X15Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X14Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X16Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X17Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X16Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X17Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X25Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X30Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X29Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Reset_Clear relative to clock(s) Clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Run_Accumulate relative to clock(s) Clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Aval[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Aval[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Aval[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Aval[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Aval[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Aval[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Aval[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Aval[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Bval[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Bval[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Bval[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Bval[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Bval[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Bval[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on Bval[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on Bval[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Xval relative to clock(s) Clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on hex_segA[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on hex_segA[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on hex_segA[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on hex_segA[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on hex_segA[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on hex_segA[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on hex_segA[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on hex_segA[7] relative to clock(s) Clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch carry_in_reg cannot be properly analyzed as its control pin carry_in_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch run_once/ADD_reg cannot be properly analyzed as its control pin run_once/ADD_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch run_once/Clear_reg cannot be properly analyzed as its control pin run_once/Clear_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch run_once/SUB_reg cannot be properly analyzed as its control pin run_once/SUB_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch run_once/Shift_reg cannot be properly analyzed as its control pin run_once/Shift_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 5 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


