<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>Pipeline | Helia&#39;s Tech-Blog</title>
<meta name="keywords" content="CS61C, RISC-V, Pipeline, Computer Architecture">
<meta name="description" content="
title: &ldquo;09_Pipeline&rdquo;
date: 2025-03-31
tags: [&ldquo;RISC-V&rdquo;, &ldquo;Pipeline&rdquo;, &ldquo;Computer Architecture&rdquo;, &ldquo;CS61C&rdquo;]
categories: [&ldquo;CS61C Notes&rdquo;]
Pipeline
What is a pipeline?
Pipelining refers to processing different parts of multiple instructions simultaneously to improve CPU throughput.
Five-stage pipeline structure (RISC-V)

IF ➝ ID ➝ EX ➝ MEM ➝ WB



This diagram shows the five classic stages in a RISC-V pipelined processor:

Instruction Fetch (IF) – Fetch instruction from memory.
Instruction Decode / Register Read (ID) – Decode the instruction and read source registers.
Execute / Address Calculation (EX) – Perform ALU operations or calculate addresses.
Memory Access (MEM) – Read/write data from/to memory.
Write Back (WB) – Write result back to register file.

">
<meta name="author" content="Helia">
<link rel="canonical" href="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/09_pipeline/">
<link crossorigin="anonymous" href="/Tech-Blog-Website/assets/css/stylesheet.f49d66caae9ea0fd43f21f29e71a8d3e284517ed770f2aa86fa012953ad3c9ef.css" integrity="sha256-9J1myq6eoP1D8h8p5xqNPihFF&#43;13Dyqob6ASlTrTye8=" rel="preload stylesheet" as="style">
<link rel="icon" href="https://dev-helia.github.io/Tech-Blog-Website/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://dev-helia.github.io/Tech-Blog-Website/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://dev-helia.github.io/Tech-Blog-Website/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://dev-helia.github.io/Tech-Blog-Website/apple-touch-icon.png">
<link rel="mask-icon" href="https://dev-helia.github.io/Tech-Blog-Website/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<link rel="alternate" hreflang="en" href="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/09_pipeline/">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
</noscript><meta property="og:url" content="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/09_pipeline/">
  <meta property="og:site_name" content="Helia&#39;s Tech-Blog">
  <meta property="og:title" content="Pipeline">
  <meta property="og:description" content=" title: “09_Pipeline” date: 2025-03-31 tags: [“RISC-V”, “Pipeline”, “Computer Architecture”, “CS61C”] categories: [“CS61C Notes”] Pipeline What is a pipeline? Pipelining refers to processing different parts of multiple instructions simultaneously to improve CPU throughput.
Five-stage pipeline structure (RISC-V) IF ➝ ID ➝ EX ➝ MEM ➝ WB This diagram shows the five classic stages in a RISC-V pipelined processor:
Instruction Fetch (IF) – Fetch instruction from memory. Instruction Decode / Register Read (ID) – Decode the instruction and read source registers. Execute / Address Calculation (EX) – Perform ALU operations or calculate addresses. Memory Access (MEM) – Read/write data from/to memory. Write Back (WB) – Write result back to register file. ">
  <meta property="og:locale" content="en-us">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2025-03-31T00:00:00+00:00">
    <meta property="article:modified_time" content="2025-03-31T00:00:00+00:00">
    <meta property="article:tag" content="CS61C">
    <meta property="article:tag" content="RISC-V">
    <meta property="article:tag" content="Pipeline">
    <meta property="article:tag" content="Computer Architecture">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="Pipeline">
<meta name="twitter:description" content="
title: &ldquo;09_Pipeline&rdquo;
date: 2025-03-31
tags: [&ldquo;RISC-V&rdquo;, &ldquo;Pipeline&rdquo;, &ldquo;Computer Architecture&rdquo;, &ldquo;CS61C&rdquo;]
categories: [&ldquo;CS61C Notes&rdquo;]
Pipeline
What is a pipeline?
Pipelining refers to processing different parts of multiple instructions simultaneously to improve CPU throughput.
Five-stage pipeline structure (RISC-V)

IF ➝ ID ➝ EX ➝ MEM ➝ WB



This diagram shows the five classic stages in a RISC-V pipelined processor:

Instruction Fetch (IF) – Fetch instruction from memory.
Instruction Decode / Register Read (ID) – Decode the instruction and read source registers.
Execute / Address Calculation (EX) – Perform ALU operations or calculate addresses.
Memory Access (MEM) – Read/write data from/to memory.
Write Back (WB) – Write result back to register file.

">


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Posts",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "Principles of Computer Composition",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/"
    }, 
    {
      "@type": "ListItem",
      "position":  3 ,
      "name": "Pipeline",
      "item": "https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/09_pipeline/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Pipeline",
  "name": "Pipeline",
  "description": " title: \u0026ldquo;09_Pipeline\u0026rdquo; date: 2025-03-31 tags: [\u0026ldquo;RISC-V\u0026rdquo;, \u0026ldquo;Pipeline\u0026rdquo;, \u0026ldquo;Computer Architecture\u0026rdquo;, \u0026ldquo;CS61C\u0026rdquo;] categories: [\u0026ldquo;CS61C Notes\u0026rdquo;] Pipeline What is a pipeline? Pipelining refers to processing different parts of multiple instructions simultaneously to improve CPU throughput.\nFive-stage pipeline structure (RISC-V) IF ➝ ID ➝ EX ➝ MEM ➝ WB This diagram shows the five classic stages in a RISC-V pipelined processor:\nInstruction Fetch (IF) – Fetch instruction from memory. Instruction Decode / Register Read (ID) – Decode the instruction and read source registers. Execute / Address Calculation (EX) – Perform ALU operations or calculate addresses. Memory Access (MEM) – Read/write data from/to memory. Write Back (WB) – Write result back to register file. ",
  "keywords": [
    "CS61C", "RISC-V", "Pipeline", "Computer Architecture"
  ],
  "articleBody": " title: “09_Pipeline” date: 2025-03-31 tags: [“RISC-V”, “Pipeline”, “Computer Architecture”, “CS61C”] categories: [“CS61C Notes”] Pipeline What is a pipeline? Pipelining refers to processing different parts of multiple instructions simultaneously to improve CPU throughput.\nFive-stage pipeline structure (RISC-V) IF ➝ ID ➝ EX ➝ MEM ➝ WB This diagram shows the five classic stages in a RISC-V pipelined processor:\nInstruction Fetch (IF) – Fetch instruction from memory. Instruction Decode / Register Read (ID) – Decode the instruction and read source registers. Execute / Address Calculation (EX) – Perform ALU operations or calculate addresses. Memory Access (MEM) – Read/write data from/to memory. Write Back (WB) – Write result back to register file. Multicycle → Pipelining Five Classic Pipeline Stages in RISC-V Stage Name Description IF Instruction Fetch Fetch instruction from memory ID Instruction Decode / Register Read Decode instruction and read registers EX Execute / Address Calculation Perform ALU operations or address compute MEM Memory Access Access memory (read/write) WB Write Back Write result back to registers How do multiple instructions run in parallel? Each instruction enters the pipeline and advances one stage per cycle.\nCycle IF ID EX MEM WB Cycle 1 A Cycle 2 B A Cycle 3 C B A Cycle 4 D C B A Cycle 5 E D C B A Pipeline Registers Register Role IF/ID Stores the instruction address and content from the IF stage ID/EX Stores decoded register values, immediate values, control signals EX/MEM Stores ALU results, target addresses, data to be written MEM/WB Stores memory output or ALU result, ready to be written back Data Hazard A data hazard occurs when an instruction depends on the result of a previous instruction that hasn’t completed its write-back yet.\nSolutions: Forwarding: Fetch the result early from the EX/MEM or MEM/WB pipeline stage Stall: Pause the instruction for one or two cycles until the data is ready Comparison of Solutions: Method Mechanism Example Cycles Notes Stall Pause the pipeline until data is ready add x1, x2, x3sub x4, x1, x5 +1 ~ 2 Simple but slows performance Forwarding Forward results from EX/MEM or MEM/WB stage Same as above 0 High performance, no stall Example: add x1, x2, x3 // result written to x1 sub x4, x1, x5 // needs x1 → Data hazard! With Stall: sub must wait until add finishes WB stage With Forwarding: sub can grab x1 early from EX/MEM → No stall! Timeline when Forwarding works Cycle | add x1,x2,x3 | sub x4,x1,x5 | nop | ------|--------------|--------------|-----| C1 | IF | | | C2 | ID | IF | | C3 | EX | ID | | C4 | MEM | EX [Forward] | | C5 | WB | MEM | | C6 | | WB | | At Cycle 4:\nadd is in MEM stage, x1 result stored in EX/MEM sub is in EX stage, needs x1 Forwarding module detects it, grabs x1 from EX/MEM What if there’s no Forwarding? Cycle | add x1,x2,x3 | nop | sub x4,x1,x5 | ------|--------------|-----|--------------| C1 | IF | | | C2 | ID | IF | | C3 | EX | ID | | C4 | MEM | NOP | IF | C5 | WB | | ID | C6 | | | EX | You’ll have to insert a nop to stall the sub instruction!\nControl Hazard A control hazard occurs when a branch or jump instruction (e.g., beq) is encountered, and the next instruction to execute is uncertain.\nSolutions: Branch prediction: Predict the next instruction path Insert NOP (bubble): Stall until the branch decision is known What is a Control Hazard? When we encounter conditional branch instructions (e.g., beq, bne, jalr):\nWe don’t know which instruction to execute next — it depends on whether the branch is taken.\nThe condition is only known in the EX stage,\nBut we’ve already fetched the next instruction in the IF stage.\n→ This may lead to executing the wrong path.\nThe Most Conservative Fix: Insert a Bubble Example: beq x1, x2, label // branch instruction add x3, x4, x5 // possibly wrong instruction If the beq is taken, the add is incorrect and must be flushed.\nSo we insert a NOP (bubble) to wait for the result of beq.\nCycle | beq | add ------|-----------|----------- C1 | IF | C2 | ID | IF C3 | EX | ID (wait) C4 | MEM | EX C5 | WB | MEM Is Bubble Too Conservative? Use Branch Prediction What is Branch Prediction? Before knowing whether to take the branch, the CPU guesses:\nPredict taken → fetch the target instruction Predict not taken → continue sequentially If the guess is correct, pipelining continues\nIf the guess is wrong, the pipeline is flushed and restarted\nStatic Branch Prediction (Simplest) Rule Meaning Predict Not Taken Assume all branches are not taken Predict Taken Assume all branches are taken Advantage: Simple logic Disadvantage: Easy to mispredict Dynamic Branch Prediction Let the CPU learn from past branch behavior and make smarter predictions.\n1-bit Predictor Each branch instruction maintains a 1-bit flag:\n0 means “not taken last time”, so predict not taken 1 means “taken last time”, so predict taken Actual Outcome New Predictor State Taken vs Not Taken Change to 1 Not Taken vs Taken Change to 0 Disadvantage: Flips too often in alternating branch cases, like at loop boundaries.\n2-bit Predictor (Common and Effective) Improved predictor with 2-bit state machine:\nState Meaning Transition Rule 00 Strongly Not Taken Stay if correct, else → 01 01 Weakly Not Taken Wrong once → 10 10 Weakly Taken Wrong once → 01 11 Strongly Taken Stay if correct, else → 10 Overall structure: A branch predictor with memory that reduces fluctuation.\nFull Logic Overview (Text Version) IF: Fetch instruction (with prediction) → ID: Decode → EX: Evaluate branch condition ↑ If prediction is wrong → flush following stages Structural Hazard A structural hazard occurs when multiple pipeline stages compete for the same hardware resource (e.g., trying to access memory simultaneously).\nSolutions: Split instruction memory and data memory (Harvard Architecture) Add more hardware resources (more costly) Suppose we only have one memory block, which is responsible for both:\nInstruction Memory (fetch instructions) Data Memory (load/store data) Then we run these two instructions:\nlw x1, 0(x2) // Requires access to data memory (MEM stage) add x3, x4, x5 // Normal execution (instruction fetched in IF stage) In a certain cycle:\nlw is in MEM stage accessing data memory add is in IF stage fetching instruction → But instruction memory and data memory are the same module!\nResult: These two stages compete for memory, causing a structural hazard.\nComparison of Solutions Method Principle Example Pros and Cons Add hardware resources Separate instruction and data memory (Harvard) Two separate memories High efficiency, but costly Insert bubble Delay the conflicting stage nop or stall Simple but hurts performance Pipeline scheduling Avoid simultaneous access Smart instruction reordering Complex but effective Memory Stall A memory stall is one of the most common performance bottlenecks in pipelining.\nWhat is a Memory Stall? A memory stall occurs when the CPU or pipeline is forced to wait for a memory access to complete. During this wait, the CPU becomes stalled and stops progressing.\nIn Other Words: When you are executing a pipelined program, and the five stages are flowing smoothly…\nSuddenly, at the Memory (MEM) stage, one instruction says:\n“I haven’t received the data yet… You all go ahead without me!”\nThis causes the entire pipeline to stall, just like lag in a video game.\nCommon Scenarios Causing Memory Stall Scenario Description Example Load/Store instructions access memory Load or store takes too long lw, sw with slow memory Cache Miss Data not in cache, must fetch from main memory Cache miss ➝ DRAM access (100+ cycles) Multiple stages accessing memory Not enough ports for concurrent memory access IF and MEM both accessing instruction memory A Very Simple Example Suppose we execute:\nlw t0, 0(t1) And the address pointed to by t1 happens to be in memory, but causes a cache miss…\nThen we must fetch from DRAM, which may take hundreds of cycles.\nThe next pipeline instruction cannot proceed, because t0 is not ready yet.\nSo the pipeline becomes stalled, waiting for memory response.\nHow to Reduce Memory Stalls Method Principle Increase Cache Hit Rate Leverage locality, preload data Add Write Buffer Allow non-blocking writes Optimize Memory Hierarchy Use L1/L2/L3 cache to reduce DRAM dependency Pipeline Forwarding + Stall Slot Avoid data-related hazards ",
  "wordCount" : "1407",
  "inLanguage": "en",
  "datePublished": "2025-03-31T00:00:00Z",
  "dateModified": "2025-03-31T00:00:00Z",
  "author":{
    "@type": "Person",
    "name": "Helia"
  },
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/09_pipeline/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Helia's Tech-Blog",
    "logo": {
      "@type": "ImageObject",
      "url": "https://dev-helia.github.io/Tech-Blog-Website/favicon.ico"
    }
  }
}
</script>
</head>

<body class=" dark" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "light") {
        document.body.classList.remove('dark')
    }

</script>

<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://dev-helia.github.io/Tech-Blog-Website/" accesskey="h" title="Helia&#39;s Tech-Blog (Alt + H)">Helia&#39;s Tech-Blog</a>
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)" aria-label="Toggle theme">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://dev-helia.github.io/Tech-Blog-Website/posts/" title="Posts">
                    <span>Posts</span>
                </a>
            </li>
            <li>
                <a href="https://dev-helia.github.io/Tech-Blog-Website/archives/" title="Archive">
                    <span>Archive</span>
                </a>
            </li>
            <li>
                <a href="https://dev-helia.github.io/Tech-Blog-Website/tags/" title="Tags">
                    <span>Tags</span>
                </a>
            </li>
        </ul>
    </nav>
</header>
<main class="main">

<article class="post-single">
  <header class="post-header">
    <div class="breadcrumbs"><a href="https://dev-helia.github.io/Tech-Blog-Website/">Home</a>&nbsp;»&nbsp;<a href="https://dev-helia.github.io/Tech-Blog-Website/posts/">Posts</a>&nbsp;»&nbsp;<a href="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/">Principles of Computer Composition</a></div>
    <h1 class="post-title entry-hint-parent">
      Pipeline
    </h1>
    <div class="post-meta"><span title='2025-03-31 00:00:00 +0000 UTC'>March 31, 2025</span>&nbsp;·&nbsp;7 min&nbsp;·&nbsp;1407 words&nbsp;·&nbsp;Helia

</div>
  </header> 
  <div class="post-content"><hr>
<h2 id="categories-cs61c-notes">title: &ldquo;09_Pipeline&rdquo;
date: 2025-03-31
tags: [&ldquo;RISC-V&rdquo;, &ldquo;Pipeline&rdquo;, &ldquo;Computer Architecture&rdquo;, &ldquo;CS61C&rdquo;]
categories: [&ldquo;CS61C Notes&rdquo;]</h2>
<h1 id="pipeline">Pipeline<a hidden class="anchor" aria-hidden="true" href="#pipeline">#</a></h1>
<h2 id="what-is-a-pipeline">What is a pipeline?<a hidden class="anchor" aria-hidden="true" href="#what-is-a-pipeline">#</a></h2>
<p>Pipelining refers to processing different parts of multiple instructions simultaneously to improve CPU <strong>throughput</strong>.</p>
<h2 id="five-stage-pipeline-structure-risc-v">Five-stage pipeline structure (RISC-V)<a hidden class="anchor" aria-hidden="true" href="#five-stage-pipeline-structure-risc-v">#</a></h2>
<ul>
<li>IF ➝ ID ➝ EX ➝ MEM ➝ WB</li>
</ul>
<p><img alt="alt text" loading="lazy" src="/Tech-Blog-Website/posts/principles_of_computer_composition/09_pipeline/image.png">
<img alt="alt text" loading="lazy" src="/Tech-Blog-Website/posts/principles_of_computer_composition/09_pipeline/image-1.png">
This diagram shows the five classic stages in a RISC-V pipelined processor:</p>
<ol>
<li><strong>Instruction Fetch (IF)</strong> – Fetch instruction from memory.</li>
<li><strong>Instruction Decode / Register Read (ID)</strong> – Decode the instruction and read source registers.</li>
<li><strong>Execute / Address Calculation (EX)</strong> – Perform ALU operations or calculate addresses.</li>
<li><strong>Memory Access (MEM)</strong> – Read/write data from/to memory.</li>
<li><strong>Write Back (WB)</strong> – Write result back to register file.</li>
</ol>
<p><img alt="Pipelining with RISC-V Detailed" loading="lazy" src="/images/pipeline_diagram_detailed.png"></p>
<hr>
<h2 id="multicycle--pipelining">Multicycle → Pipelining<a hidden class="anchor" aria-hidden="true" href="#multicycle--pipelining">#</a></h2>
<h3 id="five-classic-pipeline-stages-in-risc-v">Five Classic Pipeline Stages in RISC-V<a hidden class="anchor" aria-hidden="true" href="#five-classic-pipeline-stages-in-risc-v">#</a></h3>
<table>
  <thead>
      <tr>
          <th>Stage</th>
          <th>Name</th>
          <th>Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>IF</td>
          <td>Instruction Fetch</td>
          <td>Fetch instruction from memory</td>
      </tr>
      <tr>
          <td>ID</td>
          <td>Instruction Decode / Register Read</td>
          <td>Decode instruction and read registers</td>
      </tr>
      <tr>
          <td>EX</td>
          <td>Execute / Address Calculation</td>
          <td>Perform ALU operations or address compute</td>
      </tr>
      <tr>
          <td>MEM</td>
          <td>Memory Access</td>
          <td>Access memory (read/write)</td>
      </tr>
      <tr>
          <td>WB</td>
          <td>Write Back</td>
          <td>Write result back to registers</td>
      </tr>
  </tbody>
</table>
<hr>
<h3 id="how-do-multiple-instructions-run-in-parallel">How do multiple instructions run in parallel?<a hidden class="anchor" aria-hidden="true" href="#how-do-multiple-instructions-run-in-parallel">#</a></h3>
<p>Each instruction enters the pipeline and advances one stage per cycle.</p>
<table>
  <thead>
      <tr>
          <th>Cycle</th>
          <th>IF</th>
          <th>ID</th>
          <th>EX</th>
          <th>MEM</th>
          <th>WB</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Cycle 1</td>
          <td>A</td>
          <td></td>
          <td></td>
          <td></td>
          <td></td>
      </tr>
      <tr>
          <td>Cycle 2</td>
          <td>B</td>
          <td>A</td>
          <td></td>
          <td></td>
          <td></td>
      </tr>
      <tr>
          <td>Cycle 3</td>
          <td>C</td>
          <td>B</td>
          <td>A</td>
          <td></td>
          <td></td>
      </tr>
      <tr>
          <td>Cycle 4</td>
          <td>D</td>
          <td>C</td>
          <td>B</td>
          <td>A</td>
          <td></td>
      </tr>
      <tr>
          <td>Cycle 5</td>
          <td>E</td>
          <td>D</td>
          <td>C</td>
          <td>B</td>
          <td>A</td>
      </tr>
  </tbody>
</table>
<hr>
<h2 id="pipeline-registers">Pipeline Registers<a hidden class="anchor" aria-hidden="true" href="#pipeline-registers">#</a></h2>
<table>
  <thead>
      <tr>
          <th>Register</th>
          <th>Role</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>IF/ID</td>
          <td>Stores the instruction address and content from the IF stage</td>
      </tr>
      <tr>
          <td>ID/EX</td>
          <td>Stores decoded register values, immediate values, control signals</td>
      </tr>
      <tr>
          <td>EX/MEM</td>
          <td>Stores ALU results, target addresses, data to be written</td>
      </tr>
      <tr>
          <td>MEM/WB</td>
          <td>Stores memory output or ALU result, ready to be written back</td>
      </tr>
  </tbody>
</table>
<h2 id="data-hazard">Data Hazard<a hidden class="anchor" aria-hidden="true" href="#data-hazard">#</a></h2>
<p>A <strong>data hazard</strong> occurs when an instruction depends on the result of a previous instruction that hasn’t completed its write-back yet.</p>
<h4 id="solutions">Solutions:<a hidden class="anchor" aria-hidden="true" href="#solutions">#</a></h4>
<ul>
<li><strong>Forwarding</strong>: Fetch the result early from the EX/MEM or MEM/WB pipeline stage</li>
<li><strong>Stall</strong>: Pause the instruction for one or two cycles until the data is ready</li>
</ul>
<hr>
<h4 id="comparison-of-solutions">Comparison of Solutions:<a hidden class="anchor" aria-hidden="true" href="#comparison-of-solutions">#</a></h4>
<table>
  <thead>
      <tr>
          <th>Method</th>
          <th>Mechanism</th>
          <th>Example</th>
          <th>Cycles</th>
          <th>Notes</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Stall</td>
          <td>Pause the pipeline until data is ready</td>
          <td><code>add x1, x2, x3</code><!-- raw HTML omitted --><code>sub x4, x1, x5</code></td>
          <td>+1 ~ 2</td>
          <td>Simple but slows performance</td>
      </tr>
      <tr>
          <td>Forwarding</td>
          <td>Forward results from EX/MEM or MEM/WB stage</td>
          <td>Same as above</td>
          <td>0</td>
          <td>High performance, no stall</td>
      </tr>
  </tbody>
</table>
<hr>
<h4 id="example">Example:<a hidden class="anchor" aria-hidden="true" href="#example">#</a></h4>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#a6e22e">add</span> <span style="color:#66d9ef">x1</span>, <span style="color:#66d9ef">x2</span>, <span style="color:#66d9ef">x3</span>   <span style="color:#75715e">// result written to x1
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#a6e22e">sub</span> <span style="color:#66d9ef">x4</span>, <span style="color:#66d9ef">x1</span>, <span style="color:#66d9ef">x5</span>   <span style="color:#75715e">// needs x1 → Data hazard!
</span></span></span></code></pre></div><ul>
<li>With <strong>Stall</strong>: sub must wait until <code>add</code> finishes WB stage</li>
<li>With <strong>Forwarding</strong>: sub can grab x1 early from EX/MEM → No stall!</li>
</ul>
<hr>
<h3 id="timeline-when-forwarding-works">Timeline when Forwarding works<a hidden class="anchor" aria-hidden="true" href="#timeline-when-forwarding-works">#</a></h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#a6e22e">Cycle</span> <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">add</span> <span style="color:#66d9ef">x1</span>,<span style="color:#66d9ef">x2</span>,<span style="color:#66d9ef">x3</span> <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">sub</span> <span style="color:#66d9ef">x4</span>,<span style="color:#66d9ef">x1</span>,<span style="color:#66d9ef">x5</span> <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">nop</span> <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#960050;background-color:#1e0010">------|--------------|--------------|-----|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C1</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">IF</span>           <span style="color:#960050;background-color:#1e0010">|</span>              <span style="color:#960050;background-color:#1e0010">|</span>     <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C2</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">ID</span>           <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">IF</span>           <span style="color:#960050;background-color:#1e0010">|</span>     <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C3</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">EX</span>           <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">ID</span>           <span style="color:#960050;background-color:#1e0010">|</span>     <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C4</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">MEM</span>          <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">EX</span> [<span style="color:#66d9ef">Forward</span>] <span style="color:#960050;background-color:#1e0010">|</span>     <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C5</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">WB</span>           <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">MEM</span>          <span style="color:#960050;background-color:#1e0010">|</span>     <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C6</span>    <span style="color:#960050;background-color:#1e0010">|</span>              <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">WB</span>           <span style="color:#960050;background-color:#1e0010">|</span>     <span style="color:#960050;background-color:#1e0010">|</span>
</span></span></code></pre></div><blockquote>
<p>At <strong>Cycle 4</strong>:</p>
<ul>
<li><code>add</code> is in MEM stage, x1 result stored in EX/MEM</li>
<li><code>sub</code> is in EX stage, needs x1</li>
<li>Forwarding module detects it, grabs x1 from EX/MEM</li>
</ul></blockquote>
<hr>
<h3 id="what-if-theres-no-forwarding">What if there&rsquo;s no Forwarding?<a hidden class="anchor" aria-hidden="true" href="#what-if-theres-no-forwarding">#</a></h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#a6e22e">Cycle</span> <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">add</span> <span style="color:#66d9ef">x1</span>,<span style="color:#66d9ef">x2</span>,<span style="color:#66d9ef">x3</span> <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">nop</span> <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">sub</span> <span style="color:#66d9ef">x4</span>,<span style="color:#66d9ef">x1</span>,<span style="color:#66d9ef">x5</span> <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#960050;background-color:#1e0010">------|--------------|-----|--------------|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C1</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">IF</span>           <span style="color:#960050;background-color:#1e0010">|</span>     <span style="color:#960050;background-color:#1e0010">|</span>              <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C2</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">ID</span>           <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">IF</span>  <span style="color:#960050;background-color:#1e0010">|</span>              <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C3</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">EX</span>           <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">ID</span>  <span style="color:#960050;background-color:#1e0010">|</span>              <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C4</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">MEM</span>          <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">NOP</span> <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">IF</span>           <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C5</span>    <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">WB</span>           <span style="color:#960050;background-color:#1e0010">|</span>     <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">ID</span>           <span style="color:#960050;background-color:#1e0010">|</span>
</span></span><span style="display:flex;"><span><span style="color:#a6e22e">C6</span>    <span style="color:#960050;background-color:#1e0010">|</span>              <span style="color:#960050;background-color:#1e0010">|</span>     <span style="color:#960050;background-color:#1e0010">|</span> <span style="color:#66d9ef">EX</span>           <span style="color:#960050;background-color:#1e0010">|</span>
</span></span></code></pre></div><blockquote>
<p>You’ll have to insert a <code>nop</code> to stall the <code>sub</code> instruction!</p></blockquote>
<h3 id="control-hazard">Control Hazard<a hidden class="anchor" aria-hidden="true" href="#control-hazard">#</a></h3>
<p>A <strong>control hazard</strong> occurs when a branch or jump instruction (e.g., <code>beq</code>) is encountered, and the next instruction to execute is uncertain.</p>
<h4 id="solutions-1">Solutions:<a hidden class="anchor" aria-hidden="true" href="#solutions-1">#</a></h4>
<ul>
<li><strong>Branch prediction</strong>: Predict the next instruction path</li>
<li><strong>Insert NOP (bubble)</strong>: Stall until the branch decision is known</li>
</ul>
<hr>
<h3 id="what-is-a-control-hazard">What is a Control Hazard?<a hidden class="anchor" aria-hidden="true" href="#what-is-a-control-hazard">#</a></h3>
<p>When we encounter <strong>conditional branch instructions</strong> (e.g., <code>beq</code>, <code>bne</code>, <code>jalr</code>):</p>
<p>We don’t know <strong>which instruction</strong> to execute next — it depends on whether the branch is taken.</p>
<p>The condition is only known in the <strong>EX</strong> stage,<br>
But we’ve already fetched the next instruction in the <strong>IF</strong> stage.</p>
<p>→ This may lead to executing the wrong path.</p>
<hr>
<h3 id="the-most-conservative-fix-insert-a-bubble">The Most Conservative Fix: Insert a Bubble<a hidden class="anchor" aria-hidden="true" href="#the-most-conservative-fix-insert-a-bubble">#</a></h3>
<h4 id="example-1">Example:<a hidden class="anchor" aria-hidden="true" href="#example-1">#</a></h4>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#a6e22e">beq</span> <span style="color:#66d9ef">x1</span>, <span style="color:#66d9ef">x2</span>, <span style="color:#66d9ef">label</span>   <span style="color:#75715e">// branch instruction
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#a6e22e">add</span> <span style="color:#66d9ef">x3</span>, <span style="color:#66d9ef">x4</span>, <span style="color:#66d9ef">x5</span>      <span style="color:#75715e">// possibly wrong instruction
</span></span></span></code></pre></div><p>If the <code>beq</code> is taken, the <code>add</code> is incorrect and must be flushed.</p>
<p>So we insert a <strong>NOP (bubble)</strong> to wait for the result of <code>beq</code>.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-text" data-lang="text"><span style="display:flex;"><span>Cycle | beq       | add
</span></span><span style="display:flex;"><span>------|-----------|-----------
</span></span><span style="display:flex;"><span>C1    | IF        |
</span></span><span style="display:flex;"><span>C2    | ID        | IF
</span></span><span style="display:flex;"><span>C3    | EX        | ID (wait)
</span></span><span style="display:flex;"><span>C4    | MEM       | EX
</span></span><span style="display:flex;"><span>C5    | WB        | MEM
</span></span></code></pre></div><hr>
<h3 id="is-bubble-too-conservative-use-branch-prediction">Is Bubble Too Conservative? Use Branch Prediction<a hidden class="anchor" aria-hidden="true" href="#is-bubble-too-conservative-use-branch-prediction">#</a></h3>
<hr>
<h3 id="what-is-branch-prediction">What is Branch Prediction?<a hidden class="anchor" aria-hidden="true" href="#what-is-branch-prediction">#</a></h3>
<p>Before knowing whether to take the branch, the CPU <strong>guesses</strong>:</p>
<ul>
<li><strong>Predict taken</strong> → fetch the target instruction</li>
<li><strong>Predict not taken</strong> → continue sequentially</li>
</ul>
<p>If the guess is correct, pipelining continues<br>
If the guess is wrong, the pipeline is flushed and restarted</p>
<hr>
<h3 id="static-branch-prediction-simplest">Static Branch Prediction (Simplest)<a hidden class="anchor" aria-hidden="true" href="#static-branch-prediction-simplest">#</a></h3>
<table>
  <thead>
      <tr>
          <th>Rule</th>
          <th>Meaning</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Predict Not Taken</td>
          <td>Assume all branches are not taken</td>
      </tr>
      <tr>
          <td>Predict Taken</td>
          <td>Assume all branches are taken</td>
      </tr>
  </tbody>
</table>
<ul>
<li>Advantage: Simple logic</li>
<li>Disadvantage: Easy to mispredict</li>
</ul>
<hr>
<h3 id="dynamic-branch-prediction">Dynamic Branch Prediction<a hidden class="anchor" aria-hidden="true" href="#dynamic-branch-prediction">#</a></h3>
<p>Let the CPU learn from past branch behavior and make smarter predictions.</p>
<h4 id="1-bit-predictor">1-bit Predictor<a hidden class="anchor" aria-hidden="true" href="#1-bit-predictor">#</a></h4>
<p>Each branch instruction maintains a 1-bit flag:</p>
<ul>
<li><code>0</code> means &ldquo;not taken last time&rdquo;, so predict not taken</li>
<li><code>1</code> means &ldquo;taken last time&rdquo;, so predict taken</li>
</ul>
<table>
  <thead>
      <tr>
          <th>Actual Outcome</th>
          <th>New Predictor State</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Taken vs Not Taken</td>
          <td>Change to 1</td>
      </tr>
      <tr>
          <td>Not Taken vs Taken</td>
          <td>Change to 0</td>
      </tr>
  </tbody>
</table>
<p>Disadvantage: Flips too often in alternating branch cases, like at loop boundaries.</p>
<hr>
<h3 id="2-bit-predictor-common-and-effective">2-bit Predictor (Common and Effective)<a hidden class="anchor" aria-hidden="true" href="#2-bit-predictor-common-and-effective">#</a></h3>
<p>Improved predictor with 2-bit state machine:</p>
<table>
  <thead>
      <tr>
          <th>State</th>
          <th>Meaning</th>
          <th>Transition Rule</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>00</td>
          <td>Strongly Not Taken</td>
          <td>Stay if correct, else → 01</td>
      </tr>
      <tr>
          <td>01</td>
          <td>Weakly Not Taken</td>
          <td>Wrong once → 10</td>
      </tr>
      <tr>
          <td>10</td>
          <td>Weakly Taken</td>
          <td>Wrong once → 01</td>
      </tr>
      <tr>
          <td>11</td>
          <td>Strongly Taken</td>
          <td>Stay if correct, else → 10</td>
      </tr>
  </tbody>
</table>
<p>Overall structure: A branch predictor with memory that reduces fluctuation.</p>
<hr>
<h3 id="full-logic-overview-text-version">Full Logic Overview (Text Version)<a hidden class="anchor" aria-hidden="true" href="#full-logic-overview-text-version">#</a></h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-yaml" data-lang="yaml"><span style="display:flex;"><span><span style="color:#f92672">IF</span>: <span style="color:#ae81ff">Fetch instruction (with prediction)  </span>
</span></span><span style="display:flex;"><span><span style="color:#f92672">→ ID</span>: <span style="color:#ae81ff">Decode  </span>
</span></span><span style="display:flex;"><span><span style="color:#f92672">→ EX</span>: <span style="color:#ae81ff">Evaluate branch condition  </span>
</span></span><span style="display:flex;"><span><span style="color:#ae81ff">↑  </span>
</span></span><span style="display:flex;"><span><span style="color:#ae81ff">If prediction is wrong → flush following stages</span>
</span></span></code></pre></div><h3 id="structural-hazard">Structural Hazard<a hidden class="anchor" aria-hidden="true" href="#structural-hazard">#</a></h3>
<p>A <strong>structural hazard</strong> occurs when multiple pipeline stages compete for the same hardware resource (e.g., trying to access memory simultaneously).</p>
<h4 id="solutions-2">Solutions:<a hidden class="anchor" aria-hidden="true" href="#solutions-2">#</a></h4>
<ul>
<li><strong>Split instruction memory and data memory</strong> (Harvard Architecture)</li>
<li><strong>Add more hardware resources</strong> (more costly)</li>
</ul>
<hr>
<p>Suppose we only have <strong>one memory block</strong>, which is responsible for both:</p>
<ul>
<li><strong>Instruction Memory</strong> (fetch instructions)</li>
<li><strong>Data Memory</strong> (load/store data)</li>
</ul>
<p>Then we run these two instructions:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#a6e22e">lw</span> <span style="color:#66d9ef">x1</span>, <span style="color:#ae81ff">0</span>(<span style="color:#66d9ef">x2</span>)       <span style="color:#75715e">// Requires access to data memory (MEM stage)
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#a6e22e">add</span> <span style="color:#66d9ef">x3</span>, <span style="color:#66d9ef">x4</span>, <span style="color:#66d9ef">x5</span>     <span style="color:#75715e">// Normal execution (instruction fetched in IF stage)
</span></span></span></code></pre></div><p>In a certain cycle:</p>
<ul>
<li><code>lw</code> is in <strong>MEM</strong> stage accessing data memory</li>
<li><code>add</code> is in <strong>IF</strong> stage fetching instruction</li>
</ul>
<p>→ But instruction memory and data memory are the <strong>same module</strong>!</p>
<p><strong>Result:</strong> These two stages <strong>compete for memory</strong>, causing a <strong>structural hazard</strong>.</p>
<hr>
<h3 id="comparison-of-solutions-1">Comparison of Solutions<a hidden class="anchor" aria-hidden="true" href="#comparison-of-solutions-1">#</a></h3>
<table>
  <thead>
      <tr>
          <th>Method</th>
          <th>Principle</th>
          <th>Example</th>
          <th>Pros and Cons</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Add hardware resources</td>
          <td>Separate instruction and data memory (Harvard)</td>
          <td>Two separate memories</td>
          <td>High efficiency, but costly</td>
      </tr>
      <tr>
          <td>Insert bubble</td>
          <td>Delay the conflicting stage</td>
          <td>nop or stall</td>
          <td>Simple but hurts performance</td>
      </tr>
      <tr>
          <td>Pipeline scheduling</td>
          <td>Avoid simultaneous access</td>
          <td>Smart instruction reordering</td>
          <td>Complex but effective</td>
      </tr>
  </tbody>
</table>
<h3 id="memory-stall">Memory Stall<a hidden class="anchor" aria-hidden="true" href="#memory-stall">#</a></h3>
<p>A <strong>memory stall</strong> is one of the most common performance bottlenecks in pipelining.</p>
<h4 id="what-is-a-memory-stall">What is a Memory Stall?<a hidden class="anchor" aria-hidden="true" href="#what-is-a-memory-stall">#</a></h4>
<p>A memory stall occurs when the CPU or pipeline is forced to wait for a memory access to complete. During this wait, the CPU becomes stalled and stops progressing.</p>
<hr>
<h4 id="in-other-words">In Other Words:<a hidden class="anchor" aria-hidden="true" href="#in-other-words">#</a></h4>
<p>When you are executing a pipelined program, and the five stages are flowing smoothly&hellip;</p>
<p>Suddenly, at the <strong>Memory (MEM)</strong> stage, one instruction says:</p>
<blockquote>
<p>&ldquo;I haven&rsquo;t received the data yet&hellip; You all go ahead without me!&rdquo;</p></blockquote>
<p>This causes the entire pipeline to <strong>stall</strong>, just like lag in a video game.</p>
<hr>
<h3 id="common-scenarios-causing-memory-stall">Common Scenarios Causing Memory Stall<a hidden class="anchor" aria-hidden="true" href="#common-scenarios-causing-memory-stall">#</a></h3>
<table>
  <thead>
      <tr>
          <th>Scenario</th>
          <th>Description</th>
          <th>Example</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Load/Store instructions access memory</td>
          <td>Load or store takes too long</td>
          <td><code>lw</code>, <code>sw</code> with slow memory</td>
      </tr>
      <tr>
          <td>Cache Miss</td>
          <td>Data not in cache, must fetch from main memory</td>
          <td>Cache miss ➝ DRAM access (100+ cycles)</td>
      </tr>
      <tr>
          <td>Multiple stages accessing memory</td>
          <td>Not enough ports for concurrent memory access</td>
          <td>IF and MEM both accessing instruction memory</td>
      </tr>
  </tbody>
</table>
<hr>
<h3 id="a-very-simple-example">A Very Simple Example<a hidden class="anchor" aria-hidden="true" href="#a-very-simple-example">#</a></h3>
<p>Suppose we execute:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#a6e22e">lw</span> <span style="color:#66d9ef">t0</span>, <span style="color:#ae81ff">0</span>(<span style="color:#66d9ef">t1</span>)
</span></span></code></pre></div><p>And the address pointed to by <code>t1</code> happens to be in memory, but causes a <strong>cache miss</strong>&hellip;</p>
<p>Then we must <strong>fetch from DRAM</strong>, which may take <strong>hundreds of cycles</strong>.</p>
<p>The next pipeline instruction cannot proceed, because <code>t0</code> is not ready yet.</p>
<p>So the pipeline becomes <strong>stalled</strong>, waiting for memory response.</p>
<hr>
<h3 id="how-to-reduce-memory-stalls">How to Reduce Memory Stalls<a hidden class="anchor" aria-hidden="true" href="#how-to-reduce-memory-stalls">#</a></h3>
<table>
  <thead>
      <tr>
          <th>Method</th>
          <th>Principle</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>Increase Cache Hit Rate</td>
          <td>Leverage locality, preload data</td>
      </tr>
      <tr>
          <td>Add Write Buffer</td>
          <td>Allow non-blocking writes</td>
      </tr>
      <tr>
          <td>Optimize Memory Hierarchy</td>
          <td>Use L1/L2/L3 cache to reduce DRAM dependency</td>
      </tr>
      <tr>
          <td>Pipeline Forwarding + Stall Slot</td>
          <td>Avoid data-related hazards</td>
      </tr>
  </tbody>
</table>
<pre tabindex="0"><code></code></pre>

  </div>

  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/cs61c/">CS61C</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/risc-v/">RISC-V</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/pipeline/">Pipeline</a></li>
      <li><a href="https://dev-helia.github.io/Tech-Blog-Website/tags/computer-architecture/">Computer Architecture</a></li>
    </ul>
<nav class="paginav">
  <a class="prev" href="https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/08_datapath/">
    <span class="title">« Prev</span>
    <br>
    <span>Data Path</span>
  </a>
  <a class="next" href="https://dev-helia.github.io/Tech-Blog-Website/posts/promptllery/">
    <span class="title">Next »</span>
    <br>
    <span>My First Full-Stack Project — Promptllery</span>
  </a>
</nav>


<ul class="share-buttons">
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Pipeline on x"
            href="https://x.com/intent/tweet/?text=Pipeline&amp;url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f09_pipeline%2f&amp;hashtags=CS61C%2cRISC-V%2cPipeline%2cComputerArchitecture">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M512 62.554 L 512 449.446 C 512 483.97 483.97 512 449.446 512 L 62.554 512 C 28.03 512 0 483.97 0 449.446 L 0 62.554 C 0 28.03 28.029 0 62.554 0 L 449.446 0 C 483.971 0 512 28.03 512 62.554 Z M 269.951 190.75 L 182.567 75.216 L 56 75.216 L 207.216 272.95 L 63.9 436.783 L 125.266 436.783 L 235.9 310.383 L 332.567 436.783 L 456 436.783 L 298.367 228.367 L 432.367 75.216 L 371.033 75.216 Z M 127.633 110 L 164.101 110 L 383.481 400.065 L 349.5 400.065 Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Pipeline on linkedin"
            href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f09_pipeline%2f&amp;title=Pipeline&amp;summary=Pipeline&amp;source=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f09_pipeline%2f">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-386.892,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Zm-288.985,423.278l0,-225.717l-75.04,0l0,225.717l75.04,0Zm270.539,0l0,-129.439c0,-69.333 -37.018,-101.586 -86.381,-101.586c-39.804,0 -57.634,21.891 -67.617,37.266l0,-31.958l-75.021,0c0.995,21.181 0,225.717 0,225.717l75.02,0l0,-126.056c0,-6.748 0.486,-13.492 2.474,-18.315c5.414,-13.475 17.767,-27.434 38.494,-27.434c27.135,0 38.007,20.707 38.007,51.037l0,120.768l75.024,0Zm-307.552,-334.556c-25.674,0 -42.448,16.879 -42.448,39.002c0,21.658 16.264,39.002 41.455,39.002l0.484,0c26.165,0 42.452,-17.344 42.452,-39.002c-0.485,-22.092 -16.241,-38.954 -41.943,-39.002Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Pipeline on reddit"
            href="https://reddit.com/submit?url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f09_pipeline%2f&title=Pipeline">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-386.892,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Zm-3.446,265.638c0,-22.964 -18.616,-41.58 -41.58,-41.58c-11.211,0 -21.361,4.457 -28.841,11.666c-28.424,-20.508 -67.586,-33.757 -111.204,-35.278l18.941,-89.121l61.884,13.157c0.756,15.734 13.642,28.29 29.56,28.29c16.407,0 29.706,-13.299 29.706,-29.701c0,-16.403 -13.299,-29.702 -29.706,-29.702c-11.666,0 -21.657,6.792 -26.515,16.578l-69.105,-14.69c-1.922,-0.418 -3.939,-0.042 -5.585,1.036c-1.658,1.073 -2.811,2.761 -3.224,4.686l-21.152,99.438c-44.258,1.228 -84.046,14.494 -112.837,35.232c-7.468,-7.164 -17.589,-11.591 -28.757,-11.591c-22.965,0 -41.585,18.616 -41.585,41.58c0,16.896 10.095,31.41 24.568,37.918c-0.639,4.135 -0.99,8.328 -0.99,12.576c0,63.977 74.469,115.836 166.33,115.836c91.861,0 166.334,-51.859 166.334,-115.836c0,-4.218 -0.347,-8.387 -0.977,-12.493c14.564,-6.47 24.735,-21.034 24.735,-38.001Zm-119.474,108.193c-20.27,20.241 -59.115,21.816 -70.534,21.816c-11.428,0 -50.277,-1.575 -70.522,-21.82c-3.007,-3.008 -3.007,-7.882 0,-10.889c3.003,-2.999 7.882,-3.003 10.885,0c12.777,12.781 40.11,17.317 59.637,17.317c19.522,0 46.86,-4.536 59.657,-17.321c3.016,-2.999 7.886,-2.995 10.885,0.008c3.008,3.011 3.003,7.882 -0.008,10.889Zm-5.23,-48.781c-16.373,0 -29.701,-13.324 -29.701,-29.698c0,-16.381 13.328,-29.714 29.701,-29.714c16.378,0 29.706,13.333 29.706,29.714c0,16.374 -13.328,29.698 -29.706,29.698Zm-160.386,-29.702c0,-16.381 13.328,-29.71 29.714,-29.71c16.369,0 29.689,13.329 29.689,29.71c0,16.373 -13.32,29.693 -29.689,29.693c-16.386,0 -29.714,-13.32 -29.714,-29.693Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Pipeline on facebook"
            href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f09_pipeline%2f">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-106.468,0l0,-192.915l66.6,0l12.672,-82.621l-79.272,0l0,-53.617c0,-22.603 11.073,-44.636 46.58,-44.636l36.042,0l0,-70.34c0,0 -32.71,-5.582 -63.982,-5.582c-65.288,0 -107.96,39.569 -107.96,111.204l0,62.971l-72.573,0l0,82.621l72.573,0l0,192.915l-191.104,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Pipeline on whatsapp"
            href="https://api.whatsapp.com/send?text=Pipeline%20-%20https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f09_pipeline%2f">
            <svg version="1.1" viewBox="0 0 512 512" xml:space="preserve" height="30px" width="30px" fill="currentColor">
                <path
                    d="M449.446,0c34.525,0 62.554,28.03 62.554,62.554l0,386.892c0,34.524 -28.03,62.554 -62.554,62.554l-386.892,0c-34.524,0 -62.554,-28.03 -62.554,-62.554l0,-386.892c0,-34.524 28.029,-62.554 62.554,-62.554l386.892,0Zm-58.673,127.703c-33.842,-33.881 -78.847,-52.548 -126.798,-52.568c-98.799,0 -179.21,80.405 -179.249,179.234c-0.013,31.593 8.241,62.428 23.927,89.612l-25.429,92.884l95.021,-24.925c26.181,14.28 55.659,21.807 85.658,21.816l0.074,0c98.789,0 179.206,-80.413 179.247,-179.243c0.018,-47.895 -18.61,-92.93 -52.451,-126.81Zm-126.797,275.782l-0.06,0c-26.734,-0.01 -52.954,-7.193 -75.828,-20.767l-5.441,-3.229l-56.386,14.792l15.05,-54.977l-3.542,-5.637c-14.913,-23.72 -22.791,-51.136 -22.779,-79.287c0.033,-82.142 66.867,-148.971 149.046,-148.971c39.793,0.014 77.199,15.531 105.329,43.692c28.128,28.16 43.609,65.592 43.594,105.4c-0.034,82.149 -66.866,148.983 -148.983,148.984Zm81.721,-111.581c-4.479,-2.242 -26.499,-13.075 -30.604,-14.571c-4.105,-1.495 -7.091,-2.241 -10.077,2.241c-2.986,4.483 -11.569,14.572 -14.182,17.562c-2.612,2.988 -5.225,3.364 -9.703,1.12c-4.479,-2.241 -18.91,-6.97 -36.017,-22.23c-13.314,-11.876 -22.304,-26.542 -24.916,-31.026c-2.612,-4.484 -0.279,-6.908 1.963,-9.14c2.016,-2.007 4.48,-5.232 6.719,-7.847c2.24,-2.615 2.986,-4.484 4.479,-7.472c1.493,-2.99 0.747,-5.604 -0.374,-7.846c-1.119,-2.241 -10.077,-24.288 -13.809,-33.256c-3.635,-8.733 -7.327,-7.55 -10.077,-7.688c-2.609,-0.13 -5.598,-0.158 -8.583,-0.158c-2.986,0 -7.839,1.121 -11.944,5.604c-4.105,4.484 -15.675,15.32 -15.675,37.364c0,22.046 16.048,43.342 18.287,46.332c2.24,2.99 31.582,48.227 76.511,67.627c10.685,4.615 19.028,7.371 25.533,9.434c10.728,3.41 20.492,2.929 28.209,1.775c8.605,-1.285 26.499,-10.833 30.231,-21.295c3.732,-10.464 3.732,-19.431 2.612,-21.298c-1.119,-1.869 -4.105,-2.99 -8.583,-5.232Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Pipeline on telegram"
            href="https://telegram.me/share/url?text=Pipeline&amp;url=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f09_pipeline%2f">
            <svg version="1.1" xml:space="preserve" viewBox="2 2 28 28" height="30px" width="30px" fill="currentColor">
                <path
                    d="M26.49,29.86H5.5a3.37,3.37,0,0,1-2.47-1,3.35,3.35,0,0,1-1-2.47V5.48A3.36,3.36,0,0,1,3,3,3.37,3.37,0,0,1,5.5,2h21A3.38,3.38,0,0,1,29,3a3.36,3.36,0,0,1,1,2.46V26.37a3.35,3.35,0,0,1-1,2.47A3.38,3.38,0,0,1,26.49,29.86Zm-5.38-6.71a.79.79,0,0,0,.85-.66L24.73,9.24a.55.55,0,0,0-.18-.46.62.62,0,0,0-.41-.17q-.08,0-16.53,6.11a.59.59,0,0,0-.41.59.57.57,0,0,0,.43.52l4,1.24,1.61,4.83a.62.62,0,0,0,.63.43.56.56,0,0,0,.4-.17L16.54,20l4.09,3A.9.9,0,0,0,21.11,23.15ZM13.8,20.71l-1.21-4q8.72-5.55,8.78-5.55c.15,0,.23,0,.23.16a.18.18,0,0,1,0,.06s-2.51,2.3-7.52,6.8Z" />
            </svg>
        </a>
    </li>
    <li>
        <a target="_blank" rel="noopener noreferrer" aria-label="share Pipeline on ycombinator"
            href="https://news.ycombinator.com/submitlink?t=Pipeline&u=https%3a%2f%2fdev-helia.github.io%2fTech-Blog-Website%2fposts%2fprinciples_of_computer_composition%2f09_pipeline%2f">
            <svg version="1.1" xml:space="preserve" width="30px" height="30px" viewBox="0 0 512 512" fill="currentColor"
                xmlns:inkscape="http://www.inkscape.org/namespaces/inkscape">
                <path
                    d="M449.446 0C483.971 0 512 28.03 512 62.554L512 449.446C512 483.97 483.97 512 449.446 512L62.554 512C28.03 512 0 483.97 0 449.446L0 62.554C0 28.03 28.029 0 62.554 0L449.446 0ZM183.8767 87.9921H121.8427L230.6673 292.4508V424.0079H281.3328V292.4508L390.1575 87.9921H328.1233L256 238.2489z" />
            </svg>
        </a>
    </li>
</ul>

  </footer>
</article>
    </main>
    
<footer class="footer">
        <span>&copy; 2025 <a href="https://dev-helia.github.io/Tech-Blog-Website/">Helia&#39;s Tech-Blog</a></span> · 

    <span>
        Powered by
        <a href="https://gohugo.io/" rel="noopener noreferrer" target="_blank">Hugo</a> &
        <a href="https://github.com/adityatelange/hugo-PaperMod/" rel="noopener" target="_blank">PaperMod</a>
    </span>
</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a>

<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
<script>
    document.querySelectorAll('pre > code').forEach((codeblock) => {
        const container = codeblock.parentNode.parentNode;

        const copybutton = document.createElement('button');
        copybutton.classList.add('copy-code');
        copybutton.innerHTML = 'copy';

        function copyingDone() {
            copybutton.innerHTML = 'copied!';
            setTimeout(() => {
                copybutton.innerHTML = 'copy';
            }, 2000);
        }

        copybutton.addEventListener('click', (cb) => {
            if ('clipboard' in navigator) {
                navigator.clipboard.writeText(codeblock.textContent);
                copyingDone();
                return;
            }

            const range = document.createRange();
            range.selectNodeContents(codeblock);
            const selection = window.getSelection();
            selection.removeAllRanges();
            selection.addRange(range);
            try {
                document.execCommand('copy');
                copyingDone();
            } catch (e) { };
            selection.removeRange(range);
        });

        if (container.classList.contains("highlight")) {
            container.appendChild(copybutton);
        } else if (container.parentNode.firstChild == container) {
            
        } else if (codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName == "TABLE") {
            
            codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(copybutton);
        } else {
            
            codeblock.parentNode.appendChild(copybutton);
        }
    });
</script>
</body>

</html>
