<!DOCTYPE Robei>
<Module Time_Scale="" Height="600" Code="initial&#xa;begin&#xa;clk=1'b0;&#xa;rst_n=1'b0;&#xa;#10 rst_n=1'b1;&#xa;#1000 $finish;&#xa;end&#xa;always #5 clk=~clk;&#xa;reg[3:0] i;&#xa;always @(posedge clk or negedge rst_n)&#xa;begin&#xa;if(!rst_n)&#xa;begin&#xa;dividend&lt;=8'd0;&#xa;divisor&lt;=8'd0;&#xa;start_sig&lt;=1'b0;&#xa;i&lt;=1'b0;&#xa;end&#xa;else&#xa;begin&#xa;case(i)&#xa;0:if(done_sig)&#xa;begin&#xa;start_sig&lt;=1'b0;&#xa;i&lt;=i+1;&#xa;end&#xa;else&#xa;begin&#xa;dividend&lt;=8'd9;&#xa;divisor&lt;=8'd3;&#xa;start_sig&lt;=1'b1;&#xa;end&#xa;1:if(done_sig)&#xa;begin&#xa;start_sig&lt;=1'b0;&#xa;i&lt;=i+1;&#xa;end&#xa;else&#xa;begin&#xa;dividend&lt;=8'd3;&#xa;divisor&lt;=8'd9;&#xa;start_sig&lt;=1'b1;&#xa;end&#xa;2:if(done_sig)&#xa;begin&#xa;start_sig&lt;=1'b0;&#xa;i&lt;=i+1;&#xa;end&#xa;else&#xa;begin&#xa;dividend&lt;=8'd8;&#xa;divisor&lt;=8'd2;&#xa;start_sig&lt;=1'b1;&#xa;end&#xa;3:if(done_sig)&#xa;begin&#xa;start_sig&lt;=1'b0;&#xa;i&lt;=i+1;&#xa;end&#xa;else&#xa;begin&#xa;dividend&lt;=8'd8;&#xa;divisor&lt;=8'd4;&#xa;start_sig&lt;=1'b1;&#xa;end&#xa;4:if(done_sig)&#xa;begin&#xa;start_sig&lt;=1'b0;&#xa;i&lt;=i+1;&#xa;end&#xa;else&#xa;begin&#xa;dividend&lt;=8'd8;&#xa;divisor&lt;=8'd3;&#xa;start_sig&lt;=1'b1;&#xa;end&#xa;5:i&lt;=4'd5;&#xa;endcase&#xa;end&#xa;end&#xa;&#xa;&#xa;" Class="module" X="0" Type="testbench" Width="900" Y="0" Color="#d3d3d3" Include="" Name="divider_test" Comment="" Parent="0" File="Current/divider_test.test">
 <Module Height="304" Code="reg[3:0] i;&#xa;reg[7:0] dsor;&#xa;reg[7:0] rd;&#xa;reg[7:0] dend;&#xa;reg[7:0] qent;&#xa;reg isneg;&#xa;reg isdone;&#xa;always @(posedge clk or negedge rst_n)&#xa;if(!rst_n)&#xa;begin&#xa;i&lt;=4'd0;&#xa;dend&lt;=8'd0;&#xa;dsor&lt;=8'd0;&#xa;rd&lt;=8'd0;&#xa;qent&lt;=8'd0;&#xa;isneg&lt;=1'b0;&#xa;isdone&lt;=1'b0;&#xa;end&#xa;else if(start_sig)&#xa;case(i)&#xa;0: begin&#xa;dend&lt;=dividend[7]?~dividend+1:dividend;&#xa;dsor&lt;=divisor[7]?~divisor+1:divisor;&#xa;rd&lt;=divisor[7]?divisor:(~divisor+1);&#xa;isneg&lt;=dividend[7]^divisor[7];&#xa;qent&lt;=8'd0;&#xa;i&lt;=i+1;&#xa;end&#xa;1: begin&#xa;if(dend&lt;dsor)&#xa;begin&#xa;qent&lt;=isneg?(~qent+1):qent;&#xa;i&lt;=i+1;&#xa;end&#xa;else&#xa;begin&#xa;dend&lt;=dend+rd;&#xa;qent&lt;=qent+1;&#xa;end&#xa;end&#xa;2:begin&#xa;isdone&lt;=1'b1;&#xa;i&lt;=i+1;&#xa;end&#xa;3:begin&#xa;isdone&lt;=1'b0;&#xa;i&lt;=4'd0;&#xa;end&#xa;endcase&#xa;assign done_sig=isdone;&#xa;assign quotient=qent;&#xa;assign remainder=dend;&#xa;&#xa;&#xa;" Class="divider" X="295.545" Type="model" Width="344" Y="102.036" Color="#d3d3d3" Include="" Name="divider1" Comment="" Parameters="" Parent="divider_test" File="Current/divider.model">
  <Port Connect="" Side="left" Height="20" Function="" X="-0.0581395" Inout="input" Width="20" Y="0.108553" Datatype="wire" Color="#00ffff" Name="clk" Datasize="1" Parent="divider1"/>
  <Port Connect="" Side="left" Height="20" Function="" X="-0.0581395" Inout="input" Width="20" Y="0.25" Datatype="wire" Color="#0000ff" Name="rst_n" Datasize="1" Parent="divider1"/>
  <Port Connect="" Side="left" Height="20" Function="" X="-0.0581395" Inout="input" Width="20" Y="0.391447" Datatype="wire" Color="#8a2be2" Name="start_sig" Datasize="1" Parent="divider1"/>
  <Port Connect="" Side="left" Height="20" Function="" X="-0.0581395" Inout="input" Width="20" Y="0.532895" Datatype="wire" Color="#a52a2a" Name="dividend" Datasize="8" Parent="divider1"/>
  <Port Connect="" Side="left" Height="20" Function="" X="-0.0581395" Inout="input" Width="20" Y="0.674342" Datatype="wire" Color="#5f9ea0" Name="divisor" Datasize="8" Parent="divider1"/>
  <Port Connect="" Side="right" Height="20" Function="" X="0.94186" Inout="output" Width="20" Y="0.164474" Datatype="wire" Color="#00008b" Name="done_sig" Datasize="1" Parent="divider1"/>
  <Port Connect="" Side="right" Height="20" Function="" X="0.94186" Inout="output" Width="20" Y="0.361842" Datatype="wire" Color="#ff1493" Name="quotient" Datasize="8" Parent="divider1"/>
  <Port Connect="" Side="right" Height="20" Function="" X="0.94186" Inout="output" Width="20" Y="0.559211" Datatype="wire" Color="#bdb76b" Name="remainder" Datasize="8" Parent="divider1"/>
 </Module>
 <Port Side="left" Height="20" Function="" X="-0.0222222" Inout="input" Width="20" Y="0.125" Datatype="reg" Color="#00ffff" Name="clk" Datasize="1" Parent="divider_test"/>
 <Port Side="left" Height="20" Function="" X="-0.0222222" Inout="input" Width="20" Y="0.266667" Datatype="reg" Color="#0000ff" Name="rst_n" Datasize="1" Parent="divider_test"/>
 <Port Side="left" Height="20" Function="" X="-0.0222222" Inout="input" Width="20" Y="0.408333" Datatype="reg" Color="#8a2be2" Name="start_sig" Datasize="1" Parent="divider_test"/>
 <Port Side="left" Height="20" Function="" X="-0.0222222" Inout="input" Width="20" Y="0.55" Datatype="reg" Color="#a52a2a" Name="dividend" Datasize="8" Parent="divider_test"/>
 <Port Side="left" Height="20" Function="" X="-0.0222222" Inout="input" Width="20" Y="0.691667" Datatype="reg" Color="#5f9ea0" Name="divisor" Datasize="8" Parent="divider_test"/>
 <Port Side="right" Height="20" Function="" X="0.977778" Inout="output" Width="20" Y="0.183333" Datatype="wire" Color="#00008b" Name="done_sig" Datasize="1" Parent="divider_test"/>
 <Port Side="right" Height="20" Function="" X="0.977778" Inout="output" Width="20" Y="0.383333" Datatype="wire" Color="#ff1493" Name="quotient" Datasize="8" Parent="divider_test"/>
 <Port Side="right" Height="20" Function="" X="0.977778" Inout="output" Width="20" Y="0.583333" Datatype="wire" Color="#bdb76b" Name="remainder" Datasize="8" Parent="divider_test"/>
 <Wire Datatype="wire" Name="divider_clk" Datasize="1" Parent="divider_test" From="divider_test>clk" To="divider_test#divider1>clk"/>
 <Wire Datatype="wire" Name="divider_rst_n" Datasize="1" Parent="divider_test" From="divider_test>rst_n" To="divider_test#divider1>rst_n"/>
 <Wire Datatype="wire" Name="divider_start_sig" Datasize="1" Parent="divider_test" From="divider_test>start_sig" To="divider_test#divider1>start_sig"/>
 <Wire Datatype="wire" Name="divider_dividend" Datasize="8" Parent="divider_test" From="divider_test>dividend" To="divider_test#divider1>dividend"/>
 <Wire Datatype="wire" Name="divider_divisor" Datasize="8" Parent="divider_test" From="divider_test>divisor" To="divider_test#divider1>divisor"/>
 <Wire Datatype="wire" Name="divider1_done_sig" Datasize="1" Parent="divider_test" From="divider_test#divider1>done_sig" To="divider_test>done_sig"/>
 <Wire Datatype="wire" Name="divider1_quotient" Datasize="8" Parent="divider_test" From="divider_test#divider1>quotient" To="divider_test>quotient"/>
 <Wire Datatype="wire" Name="divider1_remainder" Datasize="8" Parent="divider_test" From="divider_test#divider1>remainder" To="divider_test>remainder"/>
</Module>
