--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_class.twx cpu_class.ncd -o cpu_class.twr cpu_class.pcf
-ucf nexys3.ucf

Design file:              cpu_class.ncd
Physical constraint file: cpu_class.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 378 paths analyzed, 91 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.655ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X29Y37.A1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_15 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.615ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.147 - 0.152)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_15 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y39.DQ      Tcko                  0.408   clock_divider.counter<15>
                                                       clock_divider.counter_15
    SLICE_X29Y39.D1      net (fanout=2)        0.630   clock_divider.counter<15>
    SLICE_X29Y39.D       Tilo                  0.259   GND_5_o_clock_divider.counter[25]_equal_6_o<25>2
                                                       GND_5_o_clock_divider.counter[25]_equal_6_o<25>3
    SLICE_X29Y37.A1      net (fanout=1)        0.996   GND_5_o_clock_divider.counter[25]_equal_6_o<25>2
    SLICE_X29Y37.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.615ns (0.989ns logic, 1.626ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_16 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.464ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.264 - 0.273)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_16 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AQ      Tcko                  0.408   clock_divider.counter<19>
                                                       clock_divider.counter_16
    SLICE_X29Y39.D6      net (fanout=2)        0.479   clock_divider.counter<16>
    SLICE_X29Y39.D       Tilo                  0.259   GND_5_o_clock_divider.counter[25]_equal_6_o<25>2
                                                       GND_5_o_clock_divider.counter[25]_equal_6_o<25>3
    SLICE_X29Y37.A1      net (fanout=1)        0.996   GND_5_o_clock_divider.counter[25]_equal_6_o<25>2
    SLICE_X29Y37.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (0.989ns logic, 1.475ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_13 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.147 - 0.152)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_13 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y39.BQ      Tcko                  0.408   clock_divider.counter<15>
                                                       clock_divider.counter_13
    SLICE_X29Y39.D2      net (fanout=2)        0.433   clock_divider.counter<13>
    SLICE_X29Y39.D       Tilo                  0.259   GND_5_o_clock_divider.counter[25]_equal_6_o<25>2
                                                       GND_5_o_clock_divider.counter[25]_equal_6_o<25>3
    SLICE_X29Y37.A1      net (fanout=1)        0.996   GND_5_o_clock_divider.counter[25]_equal_6_o<25>2
    SLICE_X29Y37.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.989ns logic, 1.429ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X29Y37.A6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_22 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.115ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.264 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_22 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y41.CQ      Tcko                  0.408   clock_divider.counter<23>
                                                       clock_divider.counter_22
    SLICE_X29Y41.A1      net (fanout=2)        0.609   clock_divider.counter<22>
    SLICE_X29Y41.A       Tilo                  0.259   GND_5_o_clock_divider.counter[25]_equal_6_o<25>3
                                                       GND_5_o_clock_divider.counter[25]_equal_6_o<25>4
    SLICE_X29Y37.A6      net (fanout=1)        0.517   GND_5_o_clock_divider.counter[25]_equal_6_o<25>3
    SLICE_X29Y37.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.115ns (0.989ns logic, 1.126ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_20 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.264 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_20 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y41.AQ      Tcko                  0.408   clock_divider.counter<23>
                                                       clock_divider.counter_20
    SLICE_X29Y41.A2      net (fanout=2)        0.605   clock_divider.counter<20>
    SLICE_X29Y41.A       Tilo                  0.259   GND_5_o_clock_divider.counter[25]_equal_6_o<25>3
                                                       GND_5_o_clock_divider.counter[25]_equal_6_o<25>4
    SLICE_X29Y37.A6      net (fanout=1)        0.517   GND_5_o_clock_divider.counter[25]_equal_6_o<25>3
    SLICE_X29Y37.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.989ns logic, 1.122ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_19 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.964ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.264 - 0.273)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_19 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.DQ      Tcko                  0.408   clock_divider.counter<19>
                                                       clock_divider.counter_19
    SLICE_X29Y41.A3      net (fanout=2)        0.458   clock_divider.counter<19>
    SLICE_X29Y41.A       Tilo                  0.259   GND_5_o_clock_divider.counter[25]_equal_6_o<25>3
                                                       GND_5_o_clock_divider.counter[25]_equal_6_o<25>4
    SLICE_X29Y37.A6      net (fanout=1)        0.517   GND_5_o_clock_divider.counter[25]_equal_6_o<25>3
    SLICE_X29Y37.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      1.964ns (0.989ns logic, 0.975ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X29Y37.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_5 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_5 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.BQ      Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_5
    SLICE_X29Y37.C1      net (fanout=2)        0.586   clock_divider.counter<5>
    SLICE_X29Y37.C       Tilo                  0.259   cpu_clock
                                                       GND_5_o_clock_divider.counter[25]_equal_6_o<25>1
    SLICE_X29Y37.A2      net (fanout=1)        0.437   GND_5_o_clock_divider.counter[25]_equal_6_o<25>
    SLICE_X29Y37.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.989ns logic, 1.023ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_1 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.888ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_1 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.BQ      Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X29Y37.C4      net (fanout=2)        0.462   clock_divider.counter<1>
    SLICE_X29Y37.C       Tilo                  0.259   cpu_clock
                                                       GND_5_o_clock_divider.counter[25]_equal_6_o<25>1
    SLICE_X29Y37.A2      net (fanout=1)        0.437   GND_5_o_clock_divider.counter[25]_equal_6_o<25>
    SLICE_X29Y37.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.989ns logic, 0.899ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.AQ      Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X29Y37.C3      net (fanout=2)        0.457   clock_divider.counter<0>
    SLICE_X29Y37.C       Tilo                  0.259   cpu_clock
                                                       GND_5_o_clock_divider.counter[25]_equal_6_o<25>1
    SLICE_X29Y37.A2      net (fanout=1)        0.437   GND_5_o_clock_divider.counter[25]_equal_6_o<25>
    SLICE_X29Y37.CLK     Tas                   0.322   cpu_clock
                                                       cpu_clock_rstpot
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (0.989ns logic, 0.894ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X28Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y36.BQ      Tcko                  0.200   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X28Y36.B5      net (fanout=2)        0.075   clock_divider.counter<1>
    SLICE_X28Y36.CLK     Tah         (-Th)    -0.234   clock_divider.counter<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_5 (SLICE_X28Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_5 (FF)
  Destination:          clock_divider.counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_5 to clock_divider.counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.BQ      Tcko                  0.200   clock_divider.counter<7>
                                                       clock_divider.counter_5
    SLICE_X28Y37.B5      net (fanout=2)        0.075   clock_divider.counter<5>
    SLICE_X28Y37.CLK     Tah         (-Th)    -0.234   clock_divider.counter<7>
                                                       clock_divider.counter<5>_rt
                                                       Mcount_clock_divider.counter_cy<7>
                                                       clock_divider.counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_9 (SLICE_X28Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_9 (FF)
  Destination:          clock_divider.counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_9 to clock_divider.counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.BQ      Tcko                  0.200   clock_divider.counter<11>
                                                       clock_divider.counter_9
    SLICE_X28Y38.B5      net (fanout=2)        0.075   clock_divider.counter<9>
    SLICE_X28Y38.CLK     Tah         (-Th)    -0.234   clock_divider.counter<11>
                                                       clock_divider.counter<9>_rt
                                                       Mcount_clock_divider.counter_cy<11>
                                                       clock_divider.counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider.counter<3>/CLK
  Logical resource: clock_divider.counter_0/CK
  Location pin: SLICE_X28Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X28Y36.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.655|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 378 paths, 0 nets, and 73 connections

Design statistics:
   Minimum period:   2.655ns{1}   (Maximum frequency: 376.648MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 18 21:46:07 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



