Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/301/Lab3/LabProject2/sequence_detector_overlap_tb_isim_beh.exe -prj D:/301/Lab3/LabProject2/sequence_detector_overlap_tb_beh.prj work.sequence_detector_overlap_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/301/Lab3/LabProject2/d_flip_flop.v" into library work
Analyzing Verilog file "D:/301/Lab3/LabProject2/sequence_detector_101101.v" into library work
Analyzing Verilog file "D:/301/Lab3/LabProject2/sequence_detector_overlap_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module d_flip_flop
Compiling module sequence_detector_101101
Compiling module sequence_detector_overlap_tb
Compiling module glbl
Time Resolution for simulation is 100fs.
Compiled 4 Verilog Units
Built simulation executable D:/301/Lab3/LabProject2/sequence_detector_overlap_tb_isim_beh.exe
Fuse Memory Usage: 28664 KB
Fuse CPU Usage: 749 ms
