--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.094ns.
--------------------------------------------------------------------------------
Slack:     -0.094ns SYSCLK
Report:    0.094ns skew fails   0.000ns timing constraint by -0.094ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y16.O              RAMB16_X2Y24.CLKA                1.250  0.069
BUFGMUX_X3Y16.O              RAMB16_X2Y26.CLKA                1.243  0.062
BUFGMUX_X3Y16.O              SLICE_X22Y61.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X22Y62.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X22Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X23Y61.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X24Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X24Y64.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X25Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X25Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X26Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X27Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X31Y65.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X29Y62.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X41Y71.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X35Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X35Y63.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X36Y61.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X36Y62.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X36Y63.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X37Y61.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X37Y62.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X38Y62.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X48Y61.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X49Y61.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X26Y56.CLK                 1.261  0.080
BUFGMUX_X3Y16.O              SLICE_X26Y57.CLK                 1.263  0.082
BUFGMUX_X3Y16.O              SLICE_X30Y57.CLK                 1.242  0.061
BUFGMUX_X3Y16.O              SLICE_X31Y57.CLK                 1.242  0.061
BUFGMUX_X3Y16.O              SLICE_X34Y57.CLK                 1.242  0.061
BUFGMUX_X3Y16.O              SLICE_X36Y50.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X36Y57.CLK                 1.242  0.061
BUFGMUX_X3Y16.O              SLICE_X37Y50.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X37Y57.CLK                 1.242  0.061
BUFGMUX_X3Y16.O              SLICE_X40Y50.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X34Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X34Y59.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X34Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X34Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X34Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X34Y63.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X34Y64.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X34Y65.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X24Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X25Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X25Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y59.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X28Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y59.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X29Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y64.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X26Y65.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X26Y66.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y67.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y68.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X27Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X27Y64.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X27Y65.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X27Y66.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y67.CLK                 1.270  0.089
BUFGMUX_X3Y16.O              SLICE_X33Y70.CLK                 1.242  0.061
BUFGMUX_X3Y16.O              SLICE_X29Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X32Y65.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X32Y66.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X33Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X33Y66.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X34Y54.CLK                 1.241  0.060
BUFGMUX_X3Y16.O              SLICE_X34Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X35Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X35Y64.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X35Y65.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X35Y66.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X36Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X48Y55.CLK                 1.237  0.056
BUFGMUX_X3Y16.O              SLICE_X49Y55.CLK                 1.237  0.056
BUFGMUX_X3Y16.O              SLICE_X38Y64.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X38Y65.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X30Y59.CLK                 1.247  0.066
BUFGMUX_X3Y16.O              SLICE_X39Y61.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X40Y57.CLK                 1.241  0.060
BUFGMUX_X3Y16.O              SLICE_X40Y61.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X40Y62.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X41Y54.CLK                 1.241  0.060
BUFGMUX_X3Y16.O              SLICE_X41Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X32Y57.CLK                 1.242  0.061
BUFGMUX_X3Y16.O              SLICE_X32Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X32Y59.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X32Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X32Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X32Y63.CLK                 1.254  0.073
BUFGMUX_X3Y16.O              SLICE_X32Y64.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X28Y66.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y67.CLK                 1.270  0.089
BUFGMUX_X3Y16.O              SLICE_X30Y66.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X30Y67.CLK                 1.249  0.068
BUFGMUX_X3Y16.O              SLICE_X31Y66.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X31Y67.CLK                 1.249  0.068
BUFGMUX_X3Y16.O              SLICE_X32Y67.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X33Y67.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X34Y66.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X36Y66.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X37Y65.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X28Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y62.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X28Y63.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X29Y63.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X31Y60.CLK                 1.249  0.068
BUFGMUX_X3Y16.O              SLICE_X31Y61.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X31Y62.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X31Y63.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X27Y63.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X33Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X33Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X33Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X33Y64.CLK                 1.253  0.072

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.258ns.
--------------------------------------------------------------------------------
Slack:     -0.258ns hit
Report:    0.258ns skew fails   0.000ns timing constraint by -0.258ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X41Y71.AX                  1.439  0.258
BUFGMUX_X3Y6.O               SLICE_X47Y56.CLK                 1.237  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y57.CLK                 1.239  0.058
BUFGMUX_X3Y6.O               SLICE_X47Y61.CLK                 1.248  0.067

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.257ns.
--------------------------------------------------------------------------------
Slack:     -0.257ns hit
Report:    0.257ns skew fails   0.000ns timing constraint by -0.257ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               SLICE_X33Y70.AX                  1.441  0.257
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.066
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.065
BUFGMUX_X3Y8.O               SLICE_X47Y54.CLK                 1.240  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5051 paths analyzed, 1430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.299ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 (SLICE_X47Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/startEdgeDet (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.531ns (1.146 - 0.615)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/startEdgeDet to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y9.CQ       Tcko                  0.447   myprogrammer/UCOMM/u_i2cSlave/sdaDelayed<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/startEdgeDet
    SLICE_X47Y7.SR       net (fanout=14)       8.926   myprogrammer/UCOMM/u_i2cSlave/startEdgeDet
    SLICE_X47Y7.CLK      Tsrck                 0.422   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.795ns (0.869ns logic, 8.926ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1 (SLICE_X47Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/startEdgeDet (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.531ns (1.146 - 0.615)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/startEdgeDet to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y9.CQ       Tcko                  0.447   myprogrammer/UCOMM/u_i2cSlave/sdaDelayed<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/startEdgeDet
    SLICE_X47Y7.SR       net (fanout=14)       8.926   myprogrammer/UCOMM/u_i2cSlave/startEdgeDet
    SLICE_X47Y7.CLK      Tsrck                 0.400   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd2
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/CurrState_SISt_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.773ns (0.847ns logic, 8.926ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg5_4 (SLICE_X44Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_4 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg5_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.111ns (Levels of Logic = 0)
  Clock Path Skew:      1.098ns (2.654 - 1.556)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_4 to myprogrammer/UCOMM/u_registerInterface/myReg5_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y13.AQ      Tcko                  0.391   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_4
    SLICE_X44Y12.AX      net (fanout=13)       6.634   myprogrammer/UCOMM/dataToRegIF<4>
    SLICE_X44Y12.CLK     Tdick                 0.086   myprogrammer/UCOMM/u_registerInterface/myReg5<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg5_4
    -------------------------------------------------  ---------------------------
    Total                                      7.111ns (0.477ns logic, 6.634ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg6_6 (SLICE_X44Y13.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_6 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg6_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.344ns (1.235 - 0.891)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_6 to myprogrammer/UCOMM/u_registerInterface/myReg6_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y13.CQ      Tcko                  0.198   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_6
    SLICE_X44Y13.CX      net (fanout=13)       0.290   myprogrammer/UCOMM/dataToRegIF<6>
    SLICE_X44Y13.CLK     Tckdi       (-Th)    -0.041   myprogrammer/UCOMM/u_registerInterface/myReg6<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg6_6
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.239ns logic, 0.290ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt_1 (SLICE_X51Y7.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/startEdgeDet (FF)
  Destination:          myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.400 - 0.108)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/startEdgeDet to myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y9.CQ       Tcko                  0.234   myprogrammer/UCOMM/u_i2cSlave/sdaDelayed<3>
                                                       myprogrammer/UCOMM/u_i2cSlave/startEdgeDet
    SLICE_X51Y7.SR       net (fanout=14)       0.462   myprogrammer/UCOMM/u_i2cSlave/startEdgeDet
    SLICE_X51Y7.CLK      Tcksr       (-Th)     0.138   myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt<2>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/bitCnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.096ns logic, 0.462ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg6_7 (SLICE_X44Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_7 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg6_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 0)
  Clock Path Skew:      0.344ns (1.235 - 0.891)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_7 to myprogrammer/UCOMM/u_registerInterface/myReg6_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y13.DQ      Tcko                  0.198   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_7
    SLICE_X44Y13.DX      net (fanout=13)       0.376   myprogrammer/UCOMM/dataToRegIF<7>
    SLICE_X44Y13.CLK     Tckdi       (-Th)    -0.041   myprogrammer/UCOMM/u_registerInterface/myReg6<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg6_7
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.239ns logic, 0.376ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X9Y72.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.415ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.953ns (Levels of Logic = 5)
  Clock Path Skew:      -0.151ns (2.132 - 2.283)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.AMUX    Tshcko                0.488   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X55Y51.D1      net (fanout=2)        0.706   slaves/ipbr[1]_ipb_ack
    SLICE_X55Y51.D       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X55Y51.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X55Y51.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X46Y46.A4      net (fanout=8)        0.966   ipb_master_in_ipb_ack
    SLICE_X46Y46.A       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B3      net (fanout=1)        0.714   ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X47Y46.B5      net (fanout=4)        0.210   ipbus/trans/tx_we
    SLICE_X47Y46.B       Tilo                  0.259   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X9Y72.AX       net (fanout=65)       6.501   ipbus/trans_out_we
    SLICE_X9Y72.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.953ns (1.738ns logic, 9.215ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.266ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.804ns (Levels of Logic = 5)
  Clock Path Skew:      -0.151ns (2.132 - 2.283)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X55Y51.D5      net (fanout=2)        0.584   slaves/ipbr[0]_ipb_ack
    SLICE_X55Y51.D       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X55Y51.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X55Y51.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X46Y46.A4      net (fanout=8)        0.966   ipb_master_in_ipb_ack
    SLICE_X46Y46.A       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B3      net (fanout=1)        0.714   ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X47Y46.B5      net (fanout=4)        0.210   ipbus/trans/tx_we
    SLICE_X47Y46.B       Tilo                  0.259   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X9Y72.AX       net (fanout=65)       6.501   ipbus/trans_out_we
    SLICE_X9Y72.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.804ns (1.711ns logic, 9.093ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.146ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      10.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (2.132 - 2.257)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y45.AQ      Tcko                  0.391   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X55Y51.C3      net (fanout=2)        0.937   slaves/ipbr[6]_ipb_ack
    SLICE_X55Y51.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X46Y46.A4      net (fanout=8)        0.966   ipb_master_in_ipb_ack
    SLICE_X46Y46.A       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B3      net (fanout=1)        0.714   ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X47Y46.B5      net (fanout=4)        0.210   ipbus/trans/tx_we
    SLICE_X47Y46.B       Tilo                  0.259   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X9Y72.AX       net (fanout=65)       6.501   ipbus/trans_out_we
    SLICE_X9Y72.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.710ns (1.382ns logic, 9.328ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X22Y33.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.300ns (data path - clock path skew + uncertainty)
  Source:               clocks/rst_ipb (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (FF)
  Data Path Delay:      5.824ns (Levels of Logic = 0)
  Clock Path Skew:      -0.165ns (2.120 - 2.285)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: clocks/rst_ipb to ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y62.AQ      Tcko                  0.391   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X22Y33.AX      net (fanout=56)       5.347   rst_ipb
    SLICE_X22Y33.CLK     Tdick                 0.086   ipbus/udp_if/clock_crossing_if/rst_ipb_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (0.477ns logic, 5.347ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X53Y36.A3), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.352ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      3.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (2.092 - 2.252)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y42.BMUX    Tshcko                0.455   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X46Y40.C2      net (fanout=1)        0.626   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X46Y40.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X46Y42.B5      net (fanout=72)       0.601   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X46Y42.B       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X53Y36.A3      net (fanout=10)       1.562   ipbus/pkt_tx
    SLICE_X53Y36.CLK     Tas                   0.227   ipbus/stretch_tx/d_edge
                                                       ipbus/pkt_tx_rt
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.092ns logic, 2.789ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.310ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      3.839ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (2.092 - 2.252)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y42.AQ      Tcko                  0.408   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X46Y40.C1      net (fanout=1)        0.631   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X46Y40.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X46Y42.B5      net (fanout=72)       0.601   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X46Y42.B       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X53Y36.A3      net (fanout=10)       1.562   ipbus/pkt_tx
    SLICE_X53Y36.CLK     Tas                   0.227   ipbus/stretch_tx/d_edge
                                                       ipbus/pkt_tx_rt
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (1.045ns logic, 2.794ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.245ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      3.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (2.092 - 2.247)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.AQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd3_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X46Y40.C4      net (fanout=1)        0.532   ipbus/trans/iface/state_FSM_FFd3_BRB0
    SLICE_X46Y40.C       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X46Y42.B5      net (fanout=72)       0.601   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X46Y42.B       Tilo                  0.205   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X53Y36.A3      net (fanout=10)       1.562   ipbus/pkt_tx
    SLICE_X53Y36.CLK     Tas                   0.227   ipbus/stretch_tx/d_edge
                                                       ipbus/pkt_tx_rt
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (1.084ns logic, 2.695ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X50Y38.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.140ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.111 - 1.048)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y39.AQ      Tcko                  0.198   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X50Y38.DX      net (fanout=3)        0.268   ipbus/cfg<81>
    SLICE_X50Y38.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.246ns logic, 0.268ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X19Y57.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.191ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.563ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.161 - 1.100)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X19Y57.AX      net (fanout=1)        0.306   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X19Y57.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.257ns logic, 0.306ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X45Y24.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.277ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.113 - 1.052)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y24.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X45Y24.AX      net (fanout=1)        0.392   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X45Y24.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.257ns logic, 0.392ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X2Y36.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.073ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_28 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAM)
  Data Path Delay:      7.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (2.114 - 2.252)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_28 to ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y37.AQ      Tcko                  0.391   ipbus/my_ip_addr_udp<31>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_28
    SLICE_X37Y47.D3      net (fanout=4)        1.293   ipbus/my_ip_addr_udp<28>
    SLICE_X37Y47.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<27>
                                                       ipbus/trans/cfg/dout<28><28>1
    SLICE_X45Y51.A5      net (fanout=1)        1.135   ipbus/trans/cfg_dout<28>
    SLICE_X45Y51.A       Tilo                  0.259   ipbus/trans/sm/rmw_input<19>
                                                       ipbus/trans/sm/mux101101
    SLICE_X44Y43.B3      net (fanout=1)        1.389   ipbus/trans/tx_data<28>
    SLICE_X44Y43.B       Tilo                  0.203   ipbus/trans/iface/hlen<13>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata211
    RAMB16_X2Y36.DIA0    net (fanout=1)        2.341   ipbus/trans_out_wdata<28>
    RAMB16_X2Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram15
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram15
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (1.466ns logic, 6.158ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X1Y32.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.819ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      7.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.114ns (2.143 - 2.257)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y34.CQ      Tcko                  0.391   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_2
    SLICE_X37Y44.D3      net (fanout=3)        1.784   ipbus/my_ip_addr_udp<2>
    SLICE_X37Y44.DMUX    Tilo                  0.313   ipbus/trans/cfg_dout<29>
                                                       ipbus/trans/cfg/dout<2><2>1
    SLICE_X43Y45.A5      net (fanout=1)        0.907   ipbus/trans/cfg_dout<2>
    SLICE_X43Y45.A       Tilo                  0.259   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X37Y42.B5      net (fanout=1)        0.852   ipbus/trans/tx_data<2>
    SLICE_X37Y42.B       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X1Y32.DIA0    net (fanout=1)        2.329   ipbus/trans_out_wdata<2>
    RAMB16_X1Y32.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      7.394ns (1.522ns logic, 5.872ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X3Y36.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.819ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_4 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      7.369ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (2.112 - 2.251)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_4 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.AQ      Tcko                  0.391   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_4
    SLICE_X40Y45.C2      net (fanout=3)        1.221   ipbus/my_ip_addr_udp<4>
    SLICE_X40Y45.CMUX    Tilo                  0.251   ipbus/trans/cfg_dout<20>
                                                       ipbus/trans/cfg/dout<4><4>1
    SLICE_X47Y47.A6      net (fanout=1)        0.695   ipbus/trans/cfg_dout<4>
    SLICE_X47Y47.A       Tilo                  0.259   ipbus/trans/sm/rmw_coeff<11>
                                                       ipbus/trans/sm/mux101161
    SLICE_X46Y41.B2      net (fanout=1)        1.088   ipbus/trans/tx_data<4>
    SLICE_X46Y41.B       Tilo                  0.205   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB16_X3Y36.DIA0    net (fanout=1)        2.959   ipbus/trans_out_wdata<4>
    RAMB16_X3Y36.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      7.369ns (1.406ns logic, 5.963ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (SLICE_X47Y27.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.104ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (FF)
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.119 - 1.056)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_1 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.BQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_1
    SLICE_X47Y27.BX      net (fanout=11)       0.221   ipbus/udp_if/rx_read_buffer_125<1>
    SLICE_X47Y27.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.257ns logic, 0.221ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X47Y27.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.124ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (FF)
  Data Path Delay:      0.498ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.119 - 1.056)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_0 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.AQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_0
    SLICE_X47Y27.AX      net (fanout=24)       0.241   ipbus/udp_if/rx_read_buffer_125<0>
    SLICE_X47Y27.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.257ns logic, 0.241ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X47Y27.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.189ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_3 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (FF)
  Data Path Delay:      0.563ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.119 - 1.056)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_3 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.CQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_3
    SLICE_X47Y27.DX      net (fanout=7)        0.306   ipbus/udp_if/rx_read_buffer_125<3>
    SLICE_X47Y27.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.257ns logic, 0.306ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.375ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (SLICE_X44Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.311ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.455 - 0.484)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.BQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X41Y107.B3     net (fanout=59)       1.924   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X41Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X44Y101.SR     net (fanout=5)        1.241   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X44Y101.CLK    Tsrck                 0.425   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      4.311ns (1.146ns logic, 3.165ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.236 - 0.250)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y101.CQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X41Y107.B5     net (fanout=14)       1.448   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X41Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X44Y101.SR     net (fanout=5)        1.241   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X44Y101.CLK    Tsrck                 0.425   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (1.185ns logic, 2.689ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5 (SLICE_X40Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.459 - 0.484)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.BQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X41Y107.B3     net (fanout=59)       1.924   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X41Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X40Y107.SR     net (fanout=5)        0.837   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X40Y107.CLK    Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (1.176ns logic, 2.761ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.240 - 0.250)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y101.CQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X41Y107.B5     net (fanout=14)       1.448   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X41Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X40Y107.SR     net (fanout=5)        0.837   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X40Y107.CLK    Tsrck                 0.455   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (1.215ns logic, 2.285ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4 (SLICE_X40Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.459 - 0.484)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.BQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X41Y107.B3     net (fanout=59)       1.924   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X41Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X40Y107.SR     net (fanout=5)        0.837   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X40Y107.CLK    Tsrck                 0.444   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.165ns logic, 2.761ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.240 - 0.250)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y101.CQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X41Y107.B5     net (fanout=14)       1.448   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X41Y107.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X40Y107.SR     net (fanout=5)        0.837   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X40Y107.CLK    Tsrck                 0.444   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><7>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.204ns logic, 2.285ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2 (SLICE_X54Y95.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y95.CQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    SLICE_X54Y95.CX      net (fanout=1)        0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1<2>
    SLICE_X54Y95.CLK     Tckdi       (-Th)    -0.048   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1<3>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.246ns logic, 0.131ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg (SLICE_X46Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y101.CQ     Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync
    SLICE_X46Y101.DX     net (fanout=1)        0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync1
    SLICE_X46Y101.CLK    Tckdi       (-Th)    -0.048   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT (SLICE_X44Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.BQ      Tcko                  0.200   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X44Y95.SR      net (fanout=59)       0.166   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X44Y95.CLK     Tcksr       (-Th)    -0.018   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.218ns logic, 0.166ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  Location pin: SLICE_X52Y66.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  Location pin: SLICE_X52Y66.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y54.A4      net (fanout=1)        0.656   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.635ns logic, 0.656ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y54.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y54.B3      net (fanout=1)        0.460   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.635ns logic, 0.460ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y54.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.CQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y54.C3      net (fanout=1)        0.451   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y54.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.635ns logic, 0.451ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.BX      net (fanout=3)        0.202   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.257ns logic, 0.202ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.AX      net (fanout=4)        0.207   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X47Y54.CX      net (fanout=3)        0.204   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X47Y54.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.303ns logic, 0.204ns route)
                                                       (59.8% logic, 40.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors)
 Maximum delay is   1.088ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y61.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X47Y61.A3      net (fanout=4)        0.470   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X47Y61.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.618ns logic, 0.470ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X47Y61.AX      net (fanout=1)        0.596   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X47Y61.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.471ns logic, 0.596ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X47Y61.C5      net (fanout=3)        0.341   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X47Y61.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.688ns logic, 0.341ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X47Y61.CX      net (fanout=1)        0.138   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X47Y61.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y61.B5      net (fanout=3)        0.175   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y61.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (0.353ns logic, 0.175ns route)
                                                       (66.9% logic, 33.1% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X47Y61.AX      net (fanout=1)        0.282   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X47Y61.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.259ns logic, 0.282ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.872ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X27Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_syn0 to slaves/TDCchannels/dc1/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X27Y60.AX      net (fanout=1)        1.418   slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X27Y60.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.454ns logic, 1.418ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (SLICE_X48Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.508ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.CMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    SLICE_X48Y55.CX      net (fanout=1)        0.961   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
    SLICE_X48Y55.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (0.547ns logic, 0.961ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X49Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X49Y55.DX      net (fanout=1)        1.026   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X49Y55.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.454ns logic, 1.026ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X48Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    SLICE_X48Y55.AX      net (fanout=1)        0.318   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>
    SLICE_X48Y55.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.285ns logic, 0.318ns route)
                                                       (47.3% logic, 52.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y55.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    SLICE_X49Y55.C3      net (fanout=1)        0.250   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
    SLICE_X49Y55.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.353ns logic, 0.250ns route)
                                                       (58.5% logic, 41.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (SLICE_X49Y55.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    SLICE_X49Y55.A4      net (fanout=1)        0.308   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>
    SLICE_X49Y55.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.353ns logic, 0.308ns route)
                                                       (53.4% logic, 46.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.541ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X35Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X35Y62.AX      net (fanout=1)        1.087   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X35Y62.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (0.454ns logic, 1.087ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y61.A5      net (fanout=1)        0.824   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y61.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.618ns logic, 0.824ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X49Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3
    SLICE_X49Y61.DX      net (fanout=1)        0.917   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
    SLICE_X49Y61.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.454ns logic, 0.917ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (SLICE_X48Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.AMUX    Tshcko                0.244   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    SLICE_X48Y61.AX      net (fanout=1)        0.222   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<0>
    SLICE_X48Y61.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.285ns logic, 0.222ns route)
                                                       (56.2% logic, 43.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X49Y61.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    SLICE_X49Y61.B4      net (fanout=1)        0.211   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>
    SLICE_X49Y61.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.353ns logic, 0.211ns route)
                                                       (62.6% logic, 37.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (SLICE_X49Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 7.421ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0
    SLICE_X49Y61.AX      net (fanout=1)        0.352   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<0>
    SLICE_X49Y61.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.257ns logic, 0.352ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.879ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_28 (SLICE_X36Y58.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_28 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_28 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_28 to slaves/slave4/ipbus_out_ipb_rdata_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.AQ      Tcko                  0.447   slaves/hitcount2<31>
                                                       slaves/TDCchannels/dc2/hitCount_28
    SLICE_X36Y58.C1      net (fanout=4)        1.091   slaves/hitcount2<28>
    SLICE_X36Y58.CLK     Tas                   0.341   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux2011
                                                       slaves/slave4/ipbus_out_ipb_rdata_28
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.788ns logic, 1.091ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_24 (SLICE_X36Y58.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_24 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_24 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_24 to slaves/slave4/ipbus_out_ipb_rdata_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.AQ      Tcko                  0.447   slaves/hitcount2<27>
                                                       slaves/TDCchannels/dc2/hitCount_24
    SLICE_X36Y58.A1      net (fanout=4)        1.089   slaves/hitcount2<24>
    SLICE_X36Y58.CLK     Tas                   0.341   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux1611
                                                       slaves/slave4/ipbus_out_ipb_rdata_24
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (0.788ns logic, 1.089ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_17 (SLICE_X40Y59.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_17 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_17 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_17 to slaves/slave4/ipbus_out_ipb_rdata_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y62.BQ      Tcko                  0.447   slaves/hitcount2<19>
                                                       slaves/TDCchannels/dc2/hitCount_17
    SLICE_X40Y59.B2      net (fanout=4)        1.055   slaves/hitcount2<17>
    SLICE_X40Y59.CLK     Tas                   0.341   slaves/ipbr[4]_ipb_rdata<22>
                                                       slaves/slave4/mux811
                                                       slaves/slave4/ipbus_out_ipb_rdata_17
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.788ns logic, 1.055ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_9 (SLICE_X37Y59.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_9 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_9 to slaves/slave2/ipbus_out_ipb_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y59.BQ      Tcko                  0.200   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_9
    SLICE_X37Y59.C4      net (fanout=4)        0.249   slaves/hitcount1<9>
    SLICE_X37Y59.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux31111
                                                       slaves/slave2/ipbus_out_ipb_rdata_9
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.355ns logic, 0.249ns route)
                                                       (58.8% logic, 41.2% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_16 (SLICE_X38Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_16 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_16 to slaves/slave2/ipbus_out_ipb_rdata_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y61.AQ      Tcko                  0.200   slaves/hitcount1<19>
                                                       slaves/TDCchannels/dc1/hitCount_16
    SLICE_X38Y61.A5      net (fanout=4)        0.349   slaves/hitcount1<16>
    SLICE_X38Y61.CLK     Tah         (-Th)    -0.131   slaves/ipbr[2]_ipb_rdata<22>
                                                       slaves/slave2/mux711
                                                       slaves/slave2/ipbus_out_ipb_rdata_16
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.331ns logic, 0.349ns route)
                                                       (48.7% logic, 51.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_1 (SLICE_X38Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_1 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_1 to slaves/slave2/ipbus_out_ipb_rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.BQ      Tcko                  0.200   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_1
    SLICE_X38Y58.A5      net (fanout=4)        0.367   slaves/hitcount1<1>
    SLICE_X38Y58.CLK     Tah         (-Th)    -0.131   slaves/ipbr[2]_ipb_rdata<10>
                                                       slaves/slave2/mux11111
                                                       slaves/slave2/ipbus_out_ipb_rdata_1
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.331ns logic, 0.367ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.630ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X36Y57.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.AQ      Tcko                  0.447   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X36Y57.A3      net (fanout=2)        0.842   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X36Y57.CLK     Tas                   0.341   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.788ns logic, 0.842ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X40Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y61.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X40Y61.A6      net (fanout=2)        0.494   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X40Y61.CLK     Tas                   0.341   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.749ns logic, 0.494ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X40Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y61.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X40Y61.A6      net (fanout=2)        0.307   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X40Y61.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.390ns logic, 0.307ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X36Y57.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y59.AQ      Tcko                  0.234   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X36Y57.A3      net (fanout=2)        0.508   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X36Y57.CLK     Tah         (-Th)    -0.190   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.424ns logic, 0.508ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47475 paths analyzed, 15299 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.670ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_100 (SLICE_X2Y33.A2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.491ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.483 - 0.511)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X16Y33.B1      net (fanout=605)      3.901   rst_125
    SLICE_X16Y33.B       Tilo                  0.205   ipbus/udp_if/status_buffer/rst_ipb_125_history_block.last_rst_ipb_AND_122_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X5Y29.B6       net (fanout=8)        1.101   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X5Y29.B        Tilo                  0.259   ipbus/udp_if/status_buffer/history<95>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_5
    SLICE_X2Y33.A2       net (fanout=20)       1.328   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1414
    SLICE_X2Y33.CLK      Tas                   0.289   ipbus/udp_if/status_buffer/history<104>
                                                       ipbus/udp_if/status_buffer/history_100_rstpot
                                                       ipbus/udp_if/status_buffer/history_100
    -------------------------------------------------  ---------------------------
    Total                                      7.491ns (1.161ns logic, 6.330ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/tx_transactor/req_not_found_BRB5 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.483 - 0.532)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/tx_transactor/req_not_found_BRB5 to ipbus/udp_if/status_buffer/history_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   ipbus/udp_if/tx_transactor/req_not_found_BRB5
                                                       ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X8Y53.A2       net (fanout=1)        1.387   ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X8Y53.A        Tilo                  0.205   ipbus/udp_if/rxreq_not_found
                                                       ipbus/udp_if/tx_transactor/resend_pkt_id[15]_INV_345_o1
    SLICE_X5Y29.B4       net (fanout=11)       2.607   ipbus/udp_if/rxreq_not_found
    SLICE_X5Y29.B        Tilo                  0.259   ipbus/udp_if/status_buffer/history<95>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_5
    SLICE_X2Y33.A2       net (fanout=20)       1.328   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1414
    SLICE_X2Y33.CLK      Tas                   0.289   ipbus/udp_if/status_buffer/history<104>
                                                       ipbus/udp_if/status_buffer/history_100_rstpot
                                                       ipbus/udp_if/status_buffer/history_100
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (1.144ns logic, 5.322ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.433ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.483 - 0.485)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.DQ      Tcko                  0.391   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X28Y38.A3      net (fanout=2)        1.250   mac_rx_last
    SLICE_X28Y38.A       Tilo                  0.205   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X16Y33.B4      net (fanout=42)       1.405   ipbus/udp_if/my_rx_last
    SLICE_X16Y33.B       Tilo                  0.205   ipbus/udp_if/status_buffer/rst_ipb_125_history_block.last_rst_ipb_AND_122_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X5Y29.B6       net (fanout=8)        1.101   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X5Y29.B        Tilo                  0.259   ipbus/udp_if/status_buffer/history<95>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_5
    SLICE_X2Y33.A2       net (fanout=20)       1.328   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1414
    SLICE_X2Y33.CLK      Tas                   0.289   ipbus/udp_if/status_buffer/history<104>
                                                       ipbus/udp_if/status_buffer/history_100_rstpot
                                                       ipbus/udp_if/status_buffer/history_100
    -------------------------------------------------  ---------------------------
    Total                                      6.433ns (1.349ns logic, 5.084ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_114 (SLICE_X9Y34.A1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_114 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.478 - 0.511)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X16Y33.B1      net (fanout=605)      3.901   rst_125
    SLICE_X16Y33.B       Tilo                  0.205   ipbus/udp_if/status_buffer/rst_ipb_125_history_block.last_rst_ipb_AND_122_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X5Y29.B6       net (fanout=8)        1.101   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X5Y29.B        Tilo                  0.259   ipbus/udp_if/status_buffer/history<95>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_5
    SLICE_X9Y34.A1       net (fanout=20)       1.171   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1414
    SLICE_X9Y34.CLK      Tas                   0.322   ipbus/udp_if/status_buffer/history<116>
                                                       ipbus/udp_if/status_buffer/history_114_rstpot
                                                       ipbus/udp_if/status_buffer/history_114
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (1.194ns logic, 6.173ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/tx_transactor/req_not_found_BRB5 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_114 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.478 - 0.532)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/tx_transactor/req_not_found_BRB5 to ipbus/udp_if/status_buffer/history_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   ipbus/udp_if/tx_transactor/req_not_found_BRB5
                                                       ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X8Y53.A2       net (fanout=1)        1.387   ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X8Y53.A        Tilo                  0.205   ipbus/udp_if/rxreq_not_found
                                                       ipbus/udp_if/tx_transactor/resend_pkt_id[15]_INV_345_o1
    SLICE_X5Y29.B4       net (fanout=11)       2.607   ipbus/udp_if/rxreq_not_found
    SLICE_X5Y29.B        Tilo                  0.259   ipbus/udp_if/status_buffer/history<95>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_5
    SLICE_X9Y34.A1       net (fanout=20)       1.171   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1414
    SLICE_X9Y34.CLK      Tas                   0.322   ipbus/udp_if/status_buffer/history<116>
                                                       ipbus/udp_if/status_buffer/history_114_rstpot
                                                       ipbus/udp_if/status_buffer/history_114
    -------------------------------------------------  ---------------------------
    Total                                      6.342ns (1.177ns logic, 5.165ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_114 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.309ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.478 - 0.485)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.DQ      Tcko                  0.391   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X28Y38.A3      net (fanout=2)        1.250   mac_rx_last
    SLICE_X28Y38.A       Tilo                  0.205   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X16Y33.B4      net (fanout=42)       1.405   ipbus/udp_if/my_rx_last
    SLICE_X16Y33.B       Tilo                  0.205   ipbus/udp_if/status_buffer/rst_ipb_125_history_block.last_rst_ipb_AND_122_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X5Y29.B6       net (fanout=8)        1.101   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X5Y29.B        Tilo                  0.259   ipbus/udp_if/status_buffer/history<95>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_5
    SLICE_X9Y34.A1       net (fanout=20)       1.171   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1414
    SLICE_X9Y34.CLK      Tas                   0.322   ipbus/udp_if/status_buffer/history<116>
                                                       ipbus/udp_if/status_buffer/history_114_rstpot
                                                       ipbus/udp_if/status_buffer/history_114
    -------------------------------------------------  ---------------------------
    Total                                      6.309ns (1.382ns logic, 4.927ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_86 (SLICE_X5Y25.C2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/rst_125 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.361ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.473 - 0.511)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/rst_125 to ipbus/udp_if/status_buffer/history_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   rst_125
                                                       clocks/rst_125
    SLICE_X16Y33.B1      net (fanout=605)      3.901   rst_125
    SLICE_X16Y33.B       Tilo                  0.205   ipbus/udp_if/status_buffer/rst_ipb_125_history_block.last_rst_ipb_AND_122_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X9Y27.A1       net (fanout=8)        1.131   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X9Y27.A        Tilo                  0.259   ipbus/udp_if/status_buffer/history<73>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_4
    SLICE_X5Y25.C2       net (fanout=20)       1.135   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1413
    SLICE_X5Y25.CLK      Tas                   0.322   ipbus/udp_if/status_buffer/history<87>
                                                       ipbus/udp_if/status_buffer/history_86_rstpot
                                                       ipbus/udp_if/status_buffer/history_86
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (1.194ns logic, 6.167ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.473 - 0.485)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.DQ      Tcko                  0.391   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X28Y38.A3      net (fanout=2)        1.250   mac_rx_last
    SLICE_X28Y38.A       Tilo                  0.205   ipbus/udp_if/my_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X16Y33.B4      net (fanout=42)       1.405   ipbus/udp_if/my_rx_last
    SLICE_X16Y33.B       Tilo                  0.205   ipbus/udp_if/status_buffer/rst_ipb_125_history_block.last_rst_ipb_AND_122_o
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X9Y27.A1       net (fanout=8)        1.131   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X9Y27.A        Tilo                  0.259   ipbus/udp_if/status_buffer/history<73>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_4
    SLICE_X5Y25.C2       net (fanout=20)       1.135   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1413
    SLICE_X5Y25.CLK      Tas                   0.322   ipbus/udp_if/status_buffer/history<87>
                                                       ipbus/udp_if/status_buffer/history_86_rstpot
                                                       ipbus/udp_if/status_buffer/history_86
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (1.382ns logic, 4.921ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/tx_transactor/req_not_found_BRB5 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.198ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.473 - 0.532)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/tx_transactor/req_not_found_BRB5 to ipbus/udp_if/status_buffer/history_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   ipbus/udp_if/tx_transactor/req_not_found_BRB5
                                                       ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X8Y53.A2       net (fanout=1)        1.387   ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X8Y53.A        Tilo                  0.205   ipbus/udp_if/rxreq_not_found
                                                       ipbus/udp_if/tx_transactor/resend_pkt_id[15]_INV_345_o1
    SLICE_X9Y27.A2       net (fanout=11)       2.499   ipbus/udp_if/rxreq_not_found
    SLICE_X9Y27.A        Tilo                  0.259   ipbus/udp_if/status_buffer/history<73>
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_4
    SLICE_X5Y25.C2       net (fanout=20)       1.135   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1413
    SLICE_X5Y25.CLK      Tas                   0.322   ipbus/udp_if/status_buffer/history<87>
                                                       ipbus/udp_if/status_buffer/history_86_rstpot
                                                       ipbus/udp_if/status_buffer/history_86
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (1.177ns logic, 5.021ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X1Y34.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_ram_mux/addra_3 (FF)
  Destination:          ipbus/udp_if/internal_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_mux/addra_3 to ipbus/udp_if/internal_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y67.DQ      Tcko                  0.200   ipbus/udp_if/addra<3>
                                                       ipbus/udp_if/rx_ram_mux/addra_3
    RAMB16_X1Y34.ADDRA5  net (fanout=2)        0.244   ipbus/udp_if/addra<3>
    RAMB16_X1Y34.CLKA    Trckc_ADDRA (-Th)     0.066   ipbus/udp_if/internal_ram/Mram_ram1
                                                       ipbus/udp_if/internal_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.134ns logic, 0.244ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_3 (SLICE_X20Y34.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2 (FF)
  Destination:          ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2 to ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.CQ      Tcko                  0.200   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<3>
                                                       ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2
    SLICE_X20Y34.DX      net (fanout=1)        0.131   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<2>
    SLICE_X20Y34.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<3>
                                                       ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask_3 (SLICE_X20Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask_2 (FF)
  Destination:          ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask_2 to ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.CQ      Tcko                  0.200   ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask<3>
                                                       ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask_2
    SLICE_X20Y36.DX      net (fanout=1)        0.131   ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask<2>
    SLICE_X20Y36.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask<3>
                                                       ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30921 paths analyzed, 3549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.375ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X1Y32.DIA1), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.329ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.597 - 0.608)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y49.AQ      Tcko                  0.408   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X48Y58.B3      net (fanout=101)      2.500   ipb_master_out_ipb_addr<8>
    SLICE_X48Y58.B       Tilo                  0.203   slaves/fabric/Mmux_ipb_out_ipb_rdata26
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X42Y50.CX      net (fanout=1)        1.052   slaves/fabric/Mmux_ipb_out_ipb_rdata26
    SLICE_X42Y50.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<3>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263
    SLICE_X50Y42.A6      net (fanout=2)        1.457   ipb_master_in_ipb_rdata<3>
    SLICE_X50Y42.A       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X37Y42.D6      net (fanout=1)        1.136   ipbus/trans/tx_data<3>
    SLICE_X37Y42.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X1Y32.DIA1    net (fanout=1)        2.646   ipbus/trans_out_wdata<3>
    RAMB16_X1Y32.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     10.329ns (1.538ns logic, 8.791ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.173ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.597 - 0.608)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y49.BQ      Tcko                  0.408   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X48Y58.B1      net (fanout=101)      2.344   ipb_master_out_ipb_addr<9>
    SLICE_X48Y58.B       Tilo                  0.203   slaves/fabric/Mmux_ipb_out_ipb_rdata26
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X42Y50.CX      net (fanout=1)        1.052   slaves/fabric/Mmux_ipb_out_ipb_rdata26
    SLICE_X42Y50.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<3>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263
    SLICE_X50Y42.A6      net (fanout=2)        1.457   ipb_master_in_ipb_rdata<3>
    SLICE_X50Y42.A       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X37Y42.D6      net (fanout=1)        1.136   ipbus/trans/tx_data<3>
    SLICE_X37Y42.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X1Y32.DIA1    net (fanout=1)        2.646   ipbus/trans_out_wdata<3>
    RAMB16_X1Y32.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     10.173ns (1.538ns logic, 8.635ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM1/Mram_ram (RAM)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.597 - 0.601)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/Mram_ram to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOB3    Trcko_DOB             1.850   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    SLICE_X42Y50.C1      net (fanout=2)        1.118   slaves/ipbr[5]_ipb_rdata<3>
    SLICE_X42Y50.CMUX    Tilo                  0.343   ipb_master_in_ipb_rdata<3>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263_G
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata263
    SLICE_X50Y42.A6      net (fanout=2)        1.457   ipb_master_in_ipb_rdata<3>
    SLICE_X50Y42.A       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux101151
    SLICE_X37Y42.D6      net (fanout=1)        1.136   ipbus/trans/tx_data<3>
    SLICE_X37Y42.D       Tilo                  0.259   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB16_X1Y32.DIA1    net (fanout=1)        2.646   ipbus/trans_out_wdata<3>
    RAMB16_X1Y32.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.314ns (2.957ns logic, 6.357ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X1Y32.WEA3), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.187ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.597 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.AMUX    Tshcko                0.488   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X55Y51.D1      net (fanout=2)        0.706   slaves/ipbr[1]_ipb_ack
    SLICE_X55Y51.D       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X55Y51.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X55Y51.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X46Y46.A4      net (fanout=8)        0.966   ipb_master_in_ipb_ack
    SLICE_X46Y46.A       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B3      net (fanout=1)        0.714   ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X47Y46.B5      net (fanout=4)        0.210   ipbus/trans/tx_we
    SLICE_X47Y46.B       Tilo                  0.259   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X1Y32.WEA3    net (fanout=65)       5.498   ipbus/trans_out_we
    RAMB16_X1Y32.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     10.187ns (1.975ns logic, 8.212ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.038ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.597 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X55Y51.D5      net (fanout=2)        0.584   slaves/ipbr[0]_ipb_ack
    SLICE_X55Y51.D       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X55Y51.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X55Y51.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X46Y46.A4      net (fanout=8)        0.966   ipb_master_in_ipb_ack
    SLICE_X46Y46.A       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B3      net (fanout=1)        0.714   ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X47Y46.B5      net (fanout=4)        0.210   ipbus/trans/tx_we
    SLICE_X47Y46.B       Tilo                  0.259   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X1Y32.WEA3    net (fanout=65)       5.498   ipbus/trans_out_we
    RAMB16_X1Y32.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     10.038ns (1.948ns logic, 8.090ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.944ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.597 - 0.579)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y45.AQ      Tcko                  0.391   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X55Y51.C3      net (fanout=2)        0.937   slaves/ipbr[6]_ipb_ack
    SLICE_X55Y51.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X46Y46.A4      net (fanout=8)        0.966   ipb_master_in_ipb_ack
    SLICE_X46Y46.A       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B3      net (fanout=1)        0.714   ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X47Y46.B5      net (fanout=4)        0.210   ipbus/trans/tx_we
    SLICE_X47Y46.B       Tilo                  0.259   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X1Y32.WEA3    net (fanout=65)       5.498   ipbus/trans_out_we
    RAMB16_X1Y32.CLKA    Trcck_WEA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.944ns (1.619ns logic, 8.325ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X1Y32.WEA1), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.597 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.AMUX    Tshcko                0.488   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X55Y51.D1      net (fanout=2)        0.706   slaves/ipbr[1]_ipb_ack
    SLICE_X55Y51.D       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X55Y51.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X55Y51.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X46Y46.A4      net (fanout=8)        0.966   ipb_master_in_ipb_ack
    SLICE_X46Y46.A       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B3      net (fanout=1)        0.714   ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X47Y46.B5      net (fanout=4)        0.210   ipbus/trans/tx_we
    SLICE_X47Y46.B       Tilo                  0.259   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X1Y32.WEA1    net (fanout=65)       5.498   ipbus/trans_out_we
    RAMB16_X1Y32.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     10.137ns (1.925ns logic, 8.212ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.988ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.597 - 0.605)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X55Y51.D5      net (fanout=2)        0.584   slaves/ipbr[0]_ipb_ack
    SLICE_X55Y51.D       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X55Y51.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X55Y51.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X46Y46.A4      net (fanout=8)        0.966   ipb_master_in_ipb_ack
    SLICE_X46Y46.A       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B3      net (fanout=1)        0.714   ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X47Y46.B5      net (fanout=4)        0.210   ipbus/trans/tx_we
    SLICE_X47Y46.B       Tilo                  0.259   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X1Y32.WEA1    net (fanout=65)       5.498   ipbus/trans_out_we
    RAMB16_X1Y32.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.988ns (1.898ns logic, 8.090ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.894ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.597 - 0.579)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y45.AQ      Tcko                  0.391   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X55Y51.C3      net (fanout=2)        0.937   slaves/ipbr[6]_ipb_ack
    SLICE_X55Y51.C       Tilo                  0.259   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X46Y46.A4      net (fanout=8)        0.966   ipb_master_in_ipb_ack
    SLICE_X46Y46.A       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B3      net (fanout=1)        0.714   ipbus/trans/sm/tx_we1
    SLICE_X46Y46.B       Tilo                  0.205   ipbus/trans/tx_data<24>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X47Y46.B5      net (fanout=4)        0.210   ipbus/trans/tx_we
    SLICE_X47Y46.B       Tilo                  0.259   ipbus/trans/iface/PWR_69_o_first_AND_307_o
                                                       ipbus/trans/iface/trans_out_we1
    RAMB16_X1Y32.WEA1    net (fanout=65)       5.498   ipbus/trans_out_we
    RAMB16_X1Y32.CLKA    Trcck_WEA             0.250   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (1.569ns logic, 8.325ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (SLICE_X20Y68.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 to ipbus/udp_if/clock_crossing_if/tx_write_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y68.CQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2
    SLICE_X20Y68.C5      net (fanout=1)        0.060   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<2>
    SLICE_X20Y68.CLK     Tah         (-Th)    -0.121   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<2>_rt
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buffer_1 (SLICE_X20Y68.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buffer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1 to ipbus/udp_if/clock_crossing_if/tx_write_buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y68.BQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1
    SLICE_X20Y68.B5      net (fanout=1)        0.070   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<1>
    SLICE_X20Y68.CLK     Tah         (-Th)    -0.121   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<1>_rt
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y24.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/trans/sm/addr_5 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/sm/addr_5 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y48.BQ      Tcko                  0.200   ipb_master_out_ipb_addr<7>
                                                       ipbus/trans/sm/addr_5
    RAMB16_X2Y24.ADDRB10 net (fanout=3)        0.261   ipb_master_out_ipb_addr<5>
    RAMB16_X2Y24.CLKB    Trckc_ADDRB (-Th)     0.066   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.134ns logic, 0.261ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKB
  Logical resource: slaves/RAM2/Mram_ram/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKB
  Logical resource: slaves/RAM1/Mram_ram/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.924ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y61.CX      net (fanout=3)        0.762   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.597ns logic, 0.762ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    SLICE_X46Y54.CX      net (fanout=3)        0.558   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<2>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.597ns logic, 0.558ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (SLICE_X46Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X46Y54.AX      net (fanout=4)        0.404   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X46Y54.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.527ns logic, 0.404ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y60.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y60.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y60.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.B5      net (fanout=3)        0.072   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X47Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y53.A6      net (fanout=4)        0.028   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y61.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13192 paths analyzed, 1661 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.075ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (SLICE_X22Y63.AX), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.246 - 0.260)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    SLICE_X27Y62.A1      net (fanout=6)        1.619   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<4>
    SLICE_X27Y62.A       Tilo                  0.259   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp01
    SLICE_X24Y64.A2      net (fanout=1)        0.813   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp01
    SLICE_X24Y64.A       Tilo                  0.205   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp03
    SLICE_X22Y63.B2      net (fanout=2)        0.687   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X22Y63.B       Tilo                  0.203   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o4
    SLICE_X22Y63.AX      net (fanout=1)        0.696   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o
    SLICE_X22Y63.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (1.144ns logic, 3.815ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.156 - 0.163)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    SLICE_X27Y62.A2      net (fanout=10)       1.017   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    SLICE_X27Y62.A       Tilo                  0.259   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp01
    SLICE_X24Y64.A2      net (fanout=1)        0.813   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp01
    SLICE_X24Y64.A       Tilo                  0.205   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp03
    SLICE_X22Y63.B2      net (fanout=2)        0.687   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X22Y63.B       Tilo                  0.203   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o4
    SLICE_X22Y63.AX      net (fanout=1)        0.696   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o
    SLICE_X22Y63.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.427ns (1.214ns logic, 3.213ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.246 - 0.260)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 to slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5
    SLICE_X27Y62.A3      net (fanout=6)        0.743   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
    SLICE_X27Y62.A       Tilo                  0.259   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp01
    SLICE_X24Y64.A2      net (fanout=1)        0.813   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp01
    SLICE_X24Y64.A       Tilo                  0.205   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp03
    SLICE_X22Y63.B2      net (fanout=2)        0.687   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X22Y63.B       Tilo                  0.203   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o4
    SLICE_X22Y63.AX      net (fanout=1)        0.696   slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o
    SLICE_X22Y63.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/fifo_empty
                                                       slaves/TDCchannels/dc2/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.144ns logic, 2.939ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_0_BRB1 (SLICE_X31Y62.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/triggerCounter_5_BRB0 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_0_BRB1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.487 - 0.535)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/triggerCounter_5_BRB0 to slaves/TDCchannels/triggerCounter_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y62.BQ      Tcko                  0.408   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_5_BRB0
    SLICE_X31Y62.A1      net (fanout=3)        1.099   slaves/TDCchannels/triggerCounter_5_BRB0
    SLICE_X31Y62.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW0
    SLICE_X31Y62.B4      net (fanout=1)        1.500   slaves/TDCchannels/N2
    SLICE_X31Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X31Y62.SR      net (fanout=3)        0.681   slaves/TDCchannels/_n0041
    SLICE_X31Y62.CLK     Tsrck                 0.422   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/triggerCounter_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.348ns logic, 3.280ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_12 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_0_BRB1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.155 - 0.165)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_12 to slaves/TDCchannels/triggerCounter_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.AMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_12
    SLICE_X30Y64.A2      net (fanout=1)        1.572   slaves/TDCchannels/hitCount2_tm1<12>
    SLICE_X30Y64.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y65.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y65.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X31Y62.B6      net (fanout=2)        0.520   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X31Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X31Y62.SR      net (fanout=3)        0.681   slaves/TDCchannels/_n0041
    SLICE_X31Y62.CLK     Tsrck                 0.422   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/triggerCounter_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.805ns logic, 2.776ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_0 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_0_BRB1 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.245 - 0.249)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_0 to slaves/TDCchannels/triggerCounter_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y57.AQ      Tcko                  0.408   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_0
    SLICE_X30Y60.A4      net (fanout=4)        1.527   slaves/hitcount1<0>
    SLICE_X30Y60.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X30Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X30Y62.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X31Y62.B1      net (fanout=2)        0.454   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X31Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X31Y62.SR      net (fanout=3)        0.681   slaves/TDCchannels/_n0041
    SLICE_X31Y62.CLK     Tsrck                 0.422   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/triggerCounter_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.828ns logic, 2.668ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_1_BRB0 (SLICE_X28Y61.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/triggerCounter_5_BRB0 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_1_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.663ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.154 - 0.165)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/triggerCounter_5_BRB0 to slaves/TDCchannels/triggerCounter_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y62.BQ      Tcko                  0.408   slaves/TDCchannels/triggerCounter_7_BRB0
                                                       slaves/TDCchannels/triggerCounter_5_BRB0
    SLICE_X31Y62.A1      net (fanout=3)        1.099   slaves/TDCchannels/triggerCounter_5_BRB0
    SLICE_X31Y62.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW0
    SLICE_X31Y62.B4      net (fanout=1)        1.500   slaves/TDCchannels/N2
    SLICE_X31Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y61.SR      net (fanout=3)        0.683   slaves/TDCchannels/_n0041
    SLICE_X28Y61.CLK     Tsrck                 0.455   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.381ns logic, 3.282ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_12 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_1_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.508 - 0.513)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_12 to slaves/TDCchannels/triggerCounter_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.AMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_12
    SLICE_X30Y64.A2      net (fanout=1)        1.572   slaves/TDCchannels/hitCount2_tm1<12>
    SLICE_X30Y64.COUT    Topcya                0.379   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<4>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y65.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y65.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X31Y62.B6      net (fanout=2)        0.520   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X31Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y61.SR      net (fanout=3)        0.683   slaves/TDCchannels/_n0041
    SLICE_X28Y61.CLK     Tsrck                 0.455   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (1.838ns logic, 2.778ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_10 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_1_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.527ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.508 - 0.511)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_10 to slaves/TDCchannels/triggerCounter_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.CMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<31>
                                                       slaves/TDCchannels/hitCount2_tm1_10
    SLICE_X30Y63.D1      net (fanout=1)        1.417   slaves/TDCchannels/hitCount2_tm1<10>
    SLICE_X30Y63.COUT    Topcyd                0.261   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X30Y64.CIN     net (fanout=1)        0.108   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X30Y64.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y65.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X30Y65.CMUX    Tcinc                 0.284   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X31Y62.B6      net (fanout=2)        0.520   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X31Y62.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y61.SR      net (fanout=3)        0.683   slaves/TDCchannels/_n0041
    SLICE_X28Y61.CLK     Tsrck                 0.455   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (1.796ns logic, 2.731ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2 (SLICE_X35Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1 to slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y62.AMUX    Tshcko                0.244   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1
    SLICE_X35Y63.SR      net (fanout=4)        0.131   slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1
    SLICE_X35Y63.CLK     Tcksr       (-Th)     0.131   slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.113ns logic, 0.131ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_13 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_13 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.BQ      Tcko                  0.198   slaves/ramData1<23>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_13
    RAMB16_X2Y26.DIA21   net (fanout=2)        0.129   slaves/ramData1<21>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.145ns logic, 0.129ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y26.DIA22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_14 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_14 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.CQ      Tcko                  0.198   slaves/ramData1<23>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_14
    RAMB16_X2Y26.DIA22   net (fanout=2)        0.129   slaves/ramData1<22>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.145ns logic, 0.129ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y24.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  15.317ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.317ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 1)
  Clock Path Delay:     9.917ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=109)      5.974   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X54Y78.CLK     net (fanout=984)      1.248   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.917ns (1.869ns logic, 8.048ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.BQ      Tcko                  0.408   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.320   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (2.789ns logic, 2.320ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.230ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.022ns (Levels of Logic = 1)
  Clock Path Delay:     9.917ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=109)      5.974   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X54Y78.CLK     net (fanout=984)      1.248   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.917ns (1.869ns logic, 8.048ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y78.BMUX    Tshcko                0.455   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.186   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (2.836ns logic, 2.186ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 14.967ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_2 (FF)
  Destination:          gmii_txd<2> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.764ns (Levels of Logic = 1)
  Clock Path Delay:     9.912ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=109)      5.974   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y74.CLK     net (fanout=984)      1.243   clk125
    -------------------------------------------------  ---------------------------
    Total                                      9.912ns (1.869ns logic, 8.043ns route)
                                                       (18.9% logic, 81.1% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_2 to gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y74.CQ      Tcko                  0.391   gmii_txd_2_OBUF
                                                       eth/gmii_txd_2
    K14.O                net (fanout=1)        1.992   gmii_txd_2_OBUF
    K14.PAD              Tioop                 2.381   gmii_txd<2>
                                                       gmii_txd_2_OBUF
                                                       gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (2.772ns logic, 1.992ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<7> (K12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.231ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_7 (FF)
  Destination:          gmii_txd<7> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.635ns (Levels of Logic = 1)
  Clock Path Delay:     5.887ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=109)      3.740   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y85.CLK     net (fanout=984)      0.670   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.887ns (1.152ns logic, 4.735ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_7 to gmii_txd<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.AQ      Tcko                  0.198   gmii_txd_7_OBUF
                                                       eth/gmii_txd_7
    K12.O                net (fanout=1)        1.041   gmii_txd_7_OBUF
    K12.PAD              Tioop                 1.396   gmii_txd<7>
                                                       gmii_txd_7_OBUF
                                                       gmii_txd<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (1.594ns logic, 1.041ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.242ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Clock Path Delay:     5.891ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=109)      3.740   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y83.CLK     net (fanout=984)      0.674   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.891ns (1.152ns logic, 4.739ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y83.AQ      Tcko                  0.198   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        1.048   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (1.594ns logic, 1.048ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 8.252ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.661ns (Levels of Logic = 1)
  Clock Path Delay:     5.882ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp680.IMUX
    DCM_X0Y7.CLKIN       net (fanout=109)      3.740   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X57Y87.CLK     net (fanout=984)      0.665   clk125
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (1.152ns logic, 4.730ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y87.BQ      Tcko                  0.198   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        1.067   gmii_txd_5_OBUF
    G14.PAD              Tioop                 1.396   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (1.594ns logic, 1.067ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp680.IMUX.5
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp687.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp680.IMUX.2
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp687.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp680.IMUX.3
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp687.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp680.IMUX.4
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp687.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp680.IMUX.7
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp687.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp680.IMUX.16
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp687.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp680.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      9.299ns|      9.744ns|            0|            0|         5051|        91606|
| TS_clocks_clk_125_i           |      8.000ns|      7.670ns|          N/A|            0|            0|        47475|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     10.375ns|          N/A|            0|            0|        30921|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.924ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      5.075ns|          N/A|            0|            0|        13192|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      4.375ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        15.230(R)|      SLOW  |         8.659(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        15.317(R)|      SLOW  |         8.733(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        14.954(R)|      SLOW  |         8.453(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        14.922(R)|      SLOW  |         8.472(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        14.967(R)|      SLOW  |         8.461(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        14.580(R)|      SLOW  |         8.242(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        14.835(R)|      SLOW  |         8.398(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        14.600(R)|      SLOW  |         8.252(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        14.619(R)|      SLOW  |         8.290(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        14.572(R)|      SLOW  |         8.231(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.375|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   11.415|         |    1.462|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 0.745 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       15.230|      SLOW  |        8.659|      FAST  |         0.658|
gmii_tx_er                                     |       15.317|      SLOW  |        8.733|      FAST  |         0.745|
gmii_txd<0>                                    |       14.954|      SLOW  |        8.453|      FAST  |         0.382|
gmii_txd<1>                                    |       14.922|      SLOW  |        8.472|      FAST  |         0.350|
gmii_txd<2>                                    |       14.967|      SLOW  |        8.461|      FAST  |         0.395|
gmii_txd<3>                                    |       14.580|      SLOW  |        8.242|      FAST  |         0.008|
gmii_txd<4>                                    |       14.835|      SLOW  |        8.398|      FAST  |         0.263|
gmii_txd<5>                                    |       14.600|      SLOW  |        8.252|      FAST  |         0.028|
gmii_txd<6>                                    |       14.619|      SLOW  |        8.290|      FAST  |         0.047|
gmii_txd<7>                                    |       14.572|      SLOW  |        8.231|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 10  Score: 1284  (Setup/Max: 1284, Hold: 0)

Constraints cover 98678 paths, 3 nets, and 24971 connections

Design statistics:
   Minimum period:  10.375ns{1}   (Maximum frequency:  96.386MHz)
   Maximum path delay from/to any node:   1.879ns
   Maximum net skew:   0.258ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  15.317ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 10 16:49:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 558 MB



