// Seed: 1499770994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_9 = id_14;
  logic id_16;
  assign id_12 = id_5;
  logic id_17;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_7,
      id_1,
      id_4,
      id_1,
      id_2,
      id_2,
      id_1,
      id_6,
      id_4,
      id_5,
      id_7,
      id_1,
      id_2
  );
  inout wire id_2;
  inout wire id_1;
  parameter id_8 = -1, id_9 = id_4, id_10 = -1, id_11 = 1, id_12 = id_12;
  logic id_13;
endmodule
