
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010623                       # Number of seconds simulated
sim_ticks                                 10623102939                       # Number of ticks simulated
final_tick                               535450696476                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192084                       # Simulator instruction rate (inst/s)
host_op_rate                                   244204                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255165                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341348                       # Number of bytes of host memory used
host_seconds                                 41632.37                       # Real time elapsed on the host
sim_insts                                  7996898142                       # Number of instructions simulated
sim_ops                                   10166780017                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       273024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       174976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       122624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       121088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       183296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       207232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       295680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       100608                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1514112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       578304                       # Number of bytes written to this memory
system.physmem.bytes_written::total            578304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2133                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1367                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          958                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          946                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1432                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1619                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2310                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          786                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11829                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4518                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4518                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       421722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25700965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       433772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16471270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       433772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11543143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       433772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11398553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       409673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17254469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       361476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19507671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       433772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27833675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       421722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9470679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               142530107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       421722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       433772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       433772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       433772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       409673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       361476                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       433772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       421722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3349680                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54438332                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54438332                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54438332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       421722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25700965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       433772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16471270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       433772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11543143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       433772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11398553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       409673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17254469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       361476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19507671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       433772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27833675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       421722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9470679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              196968439                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25475068                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2079051                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700043                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204744                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       850591                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          816666                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213481                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9195                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20169401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11802825                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2079051                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030147                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         597025                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        341147                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1241934                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23368795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.969452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20898334     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133434      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210270      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          336450      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139337      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155462      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166271      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109018      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1220219      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23368795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081611                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463309                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19985936                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       526477                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2462532                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6338                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        387509                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340931                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14408811                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1635                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        387509                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20017143                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         169194                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       269159                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2438089                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87696                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14399795                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1690                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24864                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2685                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19989920                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66981622                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66981622                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023993                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2965905                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3685                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2036                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           270177                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22243                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169029                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14380332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13593535                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17176                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1853442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4147600                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          375                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23368795                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581696                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273919                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17640515     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2297466      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255870      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       857933      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       804010      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229150      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180556      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60956      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42339      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23368795                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3211     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9900     38.69%     51.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12475     48.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11386810     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       215123      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256649      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       733307      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13593535                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533602                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25586                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001882                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50598626                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16237626                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13371399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13619121                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        41098                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248850                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23463                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          871                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        387509                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         118788                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12413                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14384046                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          719                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372409                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737680                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2036                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118764                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236452                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13397346                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181176                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       196188                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1914148                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732972                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525900                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13371605                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13371399                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7816999                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20425643                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524882                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382705                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2126876                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       208851                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22981286                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533355                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386609                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18003073     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2411505     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939772      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505277      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       377883      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211149      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130944      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116094      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285589      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22981286                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837776                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123559                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285589                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37079699                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29155687                       # The number of ROB writes
system.switch_cpus0.timesIdled                 326974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2106273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.547507                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.547507                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392541                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392541                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60411425                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18535217                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13439821                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3316                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25475068                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2086383                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1712497                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206854                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       863496                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          814698                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          213002                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9168                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19918826                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11842867                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2086383                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1027700                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2603508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         584605                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        575125                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1228352                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       204997                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23472058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20868550     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          279090      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          327681      1.40%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          179438      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          208515      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          114207      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           77492      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          201814      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1215271      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23472058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081899                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464881                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19760745                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       736830                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2582106                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19948                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        372427                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       336871                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2166                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14450064                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11093                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        372427                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19791390                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         303854                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       345446                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2572629                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        86310                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14440769                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22748                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        39969                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20076028                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67232200                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67232200                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17136527                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2939495                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3668                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           234265                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1378667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       749137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19501                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       164965                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14417669                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3674                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13620551                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18071                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1797507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4172369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          308                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23472058                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580288                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269262                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17727265     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2315810      9.87%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1239244      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       859831      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       749941      3.20%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       382812      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        91967      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60370      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        44818      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23472058                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3610     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12194     42.05%     54.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13196     45.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11404683     83.73%     83.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       212657      1.56%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1669      0.01%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1257948      9.24%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       743594      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13620551                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534662                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              29000                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002129                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50760231                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16218981                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13395780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13649551                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        33868                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       242987                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        14275                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          834                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        372427                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         253610                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14997                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14421366                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1378667                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       749137                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1993                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119837                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115939                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       235776                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13419093                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1182193                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       201458                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1925558                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1879090                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            743365                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526754                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13396113                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13395780                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7965609                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20855972                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525839                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381934                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10063654                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12347039                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2074543                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3366                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207761                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23099631                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18053159     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2341910     10.14%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       979399      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       588521      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       409151      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       263992      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       136847      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       110094      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       216558      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23099631                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10063654                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12347039                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1870541                       # Number of memory references committed
system.switch_cpus1.commit.loads              1135679                       # Number of loads committed
system.switch_cpus1.commit.membars               1680                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1767083                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11131418                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251250                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       216558                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37304590                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29215607                       # The number of ROB writes
system.switch_cpus1.timesIdled                 306429                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2003010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10063654                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12347039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10063654                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.531393                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.531393                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395039                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395039                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60538155                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18597331                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13490492                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25475068                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2109989                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1726989                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       209200                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       888381                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          828983                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          217640                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9443                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20341209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11790975                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2109989                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1046623                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2461786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         569322                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        417816                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1246520                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       209198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23578254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21116468     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          115040      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          182980      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          246066      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          253316      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          215120      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          120014      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          178355      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1150895      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23578254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082826                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462844                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20136417                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       624640                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2457272                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2739                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        357183                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       346506                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14470695                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        357183                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20192049                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         131823                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       366725                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2405055                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       125416                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14464479                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16474                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        54955                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     20188286                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     67282332                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     67282332                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17494155                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2694095                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3587                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1863                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           379638                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1356804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       732356                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8592                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       213385                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14445687                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3598                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13722017                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2029                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1594032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3805465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23578254                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581978                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271143                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17740357     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2426391     10.29%     85.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1222713      5.19%     90.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       898289      3.81%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       710021      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       288933      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       183144      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        95528      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12878      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23578254                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2529     11.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8388     36.49%     47.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12071     52.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11542705     84.12%     84.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       204158      1.49%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1720      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1243533      9.06%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       729901      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13722017                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538645                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22988                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001675                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51047302                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16043373                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13512243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13745005                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28182                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       220484                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9465                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        357183                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         104715                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11917                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14449305                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4056                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1356804                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       732356                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1867                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       239033                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13529159                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1169561                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       192855                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1899405                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1922556                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            729844                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531074                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13512363                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13512243                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7758729                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20910293                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530410                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371048                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10197776                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12548316                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1900988                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3466                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       211580                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23221071                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540385                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.384545                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18046663     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2577671     11.10%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       961732      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       458682      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       403640      1.74%     96.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       222846      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       184243      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87865      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       277729      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23221071                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10197776                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12548316                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1859210                       # Number of memory references committed
system.switch_cpus2.commit.loads              1136320                       # Number of loads committed
system.switch_cpus2.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1809440                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11306007                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258470                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       277729                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37392581                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29255831                       # The number of ROB writes
system.switch_cpus2.timesIdled                 310541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1896814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10197776                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12548316                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10197776                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.498100                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.498100                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400304                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400304                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60891324                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18827141                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13410983                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3462                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25475068                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2111637                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1728411                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208621                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       890892                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          829831                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          218037                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9467                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20345583                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11800163                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2111637                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1047868                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2463769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         568401                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        415401                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1246268                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       208558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23581847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21118078     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          115005      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          183070      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          246426      1.04%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          253647      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          215384      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          120418      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          178174      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1151645      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23581847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082890                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463204                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20141010                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       622037                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2459209                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2754                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        356834                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       346679                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14481448                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        356834                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20196523                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         130166                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       365983                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2407144                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       125194                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14475409                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         16427                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        54910                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20203540                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     67334437                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     67334437                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17509924                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2693608                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3616                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1894                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           378371                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1357749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       733234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8538                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       251756                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14456761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13731809                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2073                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1595817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3810031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23581847                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582304                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269373                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17709764     75.10%     75.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2464260     10.45%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1234571      5.24%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       888155      3.77%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       704383      2.99%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       289286      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       182874      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        95696      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12858      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23581847                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2555     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8399     36.48%     47.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12069     52.42%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11550065     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       204365      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1721      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1244926      9.07%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       730732      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13731809                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.539029                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              23023                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001677                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     51070561                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16056262                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13522768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13754832                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        28348                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       220417                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9711                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        356834                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         102986                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11931                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14460414                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         3854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1357749                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       733234                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1895                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       121063                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       238409                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13539849                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1171294                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       191960                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1901958                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1924015                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            730664                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531494                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13522897                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13522768                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7764784                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20924402                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530824                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371087                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10206975                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12559563                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1900856                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3471                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       211004                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23225013                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540777                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.380560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18020916     77.59%     77.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2604068     11.21%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       960502      4.14%     92.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459358      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       419085      1.80%     96.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       223732      0.96%     97.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174537      0.75%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        88325      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       274490      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23225013                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10206975                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12559563                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1860852                       # Number of memory references committed
system.switch_cpus3.commit.loads              1137329                       # Number of loads committed
system.switch_cpus3.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1811055                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11316119                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258685                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       274490                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37410877                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29277700                       # The number of ROB writes
system.switch_cpus3.timesIdled                 309995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1893221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10206975                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12559563                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10206975                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.495849                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.495849                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400665                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400665                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60941644                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18840964                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13422303                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25475068                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2089439                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1714977                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       206145                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       863126                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          815265                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          213201                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9175                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19906751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11861037                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2089439                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1028466                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2607945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         584583                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        576537                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1227220                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       204250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23466536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20858591     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          280076      1.19%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          329011      1.40%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          179467      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          208376      0.89%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          113937      0.49%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           76892      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          201662      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1218524      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23466536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082019                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.465594                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19748704                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       738277                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2586339                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20072                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        373142                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       337450                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2155                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14473187                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        10912                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        373142                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19779879                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         301035                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       349609                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2576504                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86365                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14462685                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         22873                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20103172                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     67332896                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     67332896                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17144793                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2958368                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3707                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2035                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           234524                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1381930                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       750387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        20148                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       165746                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14438796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3714                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13633327                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18916                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1813835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4218826                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          347                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23466536                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580969                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269943                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17718485     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2314589      9.86%     85.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1241424      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       860133      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       751117      3.20%     97.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       383560      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        92196      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        60209      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        44823      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23466536                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3719     12.66%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12502     42.55%     55.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13159     44.79%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11413904     83.72%     83.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       212915      1.56%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1669      0.01%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1260251      9.24%     94.54% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       744588      5.46%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13633327                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.535164                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              29380                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50781486                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16256474                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13407238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13662707                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        34396                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       245697                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        15176                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          834                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        373142                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         249975                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        15498                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14442530                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         2748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1381930                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       750387                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2032                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11046                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       235178                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13431806                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1184016                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       201521                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1928381                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1880259                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            744365                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.527253                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13407618                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13407238                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7972583                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20876686                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.526289                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381889                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10068429                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12352997                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2089794                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       207048                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23093394                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534915                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.353519                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18045080     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2342221     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       980282      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       589115      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       408685      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       263853      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       137235      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       109932      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       216991      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23093394                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10068429                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12352997                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1871441                       # Number of memory references committed
system.switch_cpus4.commit.loads              1136230                       # Number of loads committed
system.switch_cpus4.commit.membars               1680                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1767956                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11136788                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       251382                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       216991                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37319129                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29258747                       # The number of ROB writes
system.switch_cpus4.timesIdled                 305881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2008532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10068429                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12352997                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10068429                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.530193                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.530193                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395227                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395227                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60591832                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18611721                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13510147                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                25475068                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1934248                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1730898                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       156007                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1310730                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1276868                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          113037                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4588                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20515465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10992802                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1934248                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1389905                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2449891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         514710                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        284936                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1243182                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       152838                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23608170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21158279     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          377258      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          184903      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          373634      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          115349      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          347930      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           53499      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           86979      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          910339      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23608170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075927                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.431512                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20330588                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       474876                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2444850                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1981                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        355871                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       178523                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1982                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12259146                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4740                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        355871                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20352264                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         277373                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       130931                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2423648                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        68079                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12240472                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9446                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        51558                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15997831                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     55416276                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     55416276                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12913070                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3084758                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1610                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          823                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           159479                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2246472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       349490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3053                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78597                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12176654                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11383210                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7627                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2244270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4616746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23608170                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482172                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093498                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18620677     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1547184      6.55%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1693780      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       973360      4.12%     96.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       497191      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       125326      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       144371      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3482      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2799      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23608170                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18678     57.22%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7663     23.47%     80.69% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6304     19.31%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8901840     78.20%     78.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        86867      0.76%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          788      0.01%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2047655     17.99%     96.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       346060      3.04%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11383210                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.446837                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32645                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002868                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46414862                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14422580                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11089918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11415855                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8806                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       467489                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9119                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        355871                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         200059                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         8391                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12178284                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          413                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2246472                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       349490                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          821                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       105067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        59900                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       164967                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11240608                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2018219                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       142602                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2364227                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1711627                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            346008                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.441240                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11092903                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11089918                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6717290                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14493373                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.435324                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.463473                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8834581                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9916324                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2262415                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1593                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       154847                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23252299                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.426466                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297560                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19574849     84.18%     84.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1433771      6.17%     90.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       930649      4.00%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       292736      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       491512      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        93391      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        59631      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        53822      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       321938      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23252299                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8834581                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9916324                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2119352                       # Number of memory references committed
system.switch_cpus5.commit.loads              1778981                       # Number of loads committed
system.switch_cpus5.commit.membars                794                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1523964                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8657386                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       121192                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       321938                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35109061                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           24713642                       # The number of ROB writes
system.switch_cpus5.timesIdled                 464547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1866898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8834581                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9916324                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8834581                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.883563                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.883563                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.346793                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.346793                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        52299470                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14414886                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13073095                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1592                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25475068                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1994460                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1798901                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       106508                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       757097                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          710565                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          109846                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4658                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21122479                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12552878                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1994460                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       820411                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2481101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         334947                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        435106                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1214346                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       106950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24264489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.936700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21783388     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           88624      0.37%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          181206      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           74785      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          411842      1.70%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          366501      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           70236      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          149256      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1138651      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24264489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078291                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492752                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        21010313                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       548811                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2471934                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7874                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        225554                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       175656                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14721553                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1511                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        225554                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        21031537                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         373786                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       108623                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2459500                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        65486                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14713356                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27411                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        24113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          358                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17280960                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     69299909                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     69299909                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15301693                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1979267                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1721                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          876                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           168463                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3469766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1753907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        16386                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        85311                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14682970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1726                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14111478                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7614                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1148288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2750950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24264489                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581569                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.379429                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19257601     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1492091      6.15%     85.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1233746      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       531876      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       675276      2.78%     95.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       654519      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       371642      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        29188      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18550      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24264489                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35833     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        278921     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8074      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8856029     62.76%     62.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       123289      0.87%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          844      0.01%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3381619     23.96%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1749697     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14111478                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553933                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             322828                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022877                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52817887                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15833365                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13988948                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14434306                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25740                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       137407                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          384                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11627                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1249                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        225554                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         338046                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        17690                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14684713                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3469766                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1753907                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          876                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12097                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          384                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        63834                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       124746                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14011037                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3369941                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       100441                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5119461                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1835311                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1749520                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549990                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13989485                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13988948                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7558073                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14897184                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.549123                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507349                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11356277                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13345449                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1340529                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1703                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       108621                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     24038935                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555160                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379042                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19202945     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1761855      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       828059      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       819308      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       222501      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       953415      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        71220      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51903      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       127729      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     24038935                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11356277                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13345449                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5074639                       # Number of memory references committed
system.switch_cpus6.commit.loads              3332359                       # Number of loads committed
system.switch_cpus6.commit.membars                850                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1762118                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11867488                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       129233                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       127729                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38597145                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29597537                       # The number of ROB writes
system.switch_cpus6.timesIdled                 465123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1210579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11356277                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13345449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11356277                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.243259                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.243259                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445780                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445780                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        69258112                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16250326                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17521700                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1700                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                25475068                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2317405                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1929405                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       212638                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       877483                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          844790                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          248999                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9795                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20157006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12713361                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2317405                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1093789                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2648741                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         593340                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        603732                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1253651                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       203294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23788222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.656947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.033375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21139481     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          162134      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          203536      0.86%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          326235      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          136226      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          175438      0.74%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          204657      0.86%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           94461      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1346054      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23788222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090968                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.499051                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20038105                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       734241                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2636132                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1288                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        378455                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       352599                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          288                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15541629                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        378455                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20059020                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          64249                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       613010                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2616408                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        57072                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15444683                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8191                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39631                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     21568326                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     71815373                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     71815373                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18009510                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3558816                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3712                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1925                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           201831                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1448901                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       755743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8454                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       170938                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15077536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3726                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14450706                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15662                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1854004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3798471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          122                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23788222                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607473                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328340                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17666658     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2791352     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1140925      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       640178      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       866482      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       268216      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       262122      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       141082      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11207      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23788222                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         100200     79.01%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13705     10.81%     89.81% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12922     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12172914     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       197267      1.37%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1786      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1325535      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       753204      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14450706                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567249                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             126827                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008777                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52832123                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16935370                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14072573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14577533                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10780                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       278311                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11782                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        378455                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          49038                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6242                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15081268                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1448901                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       755743                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1926                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          105                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       125210                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       119838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       245048                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14198415                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1303066                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       252291                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2056151                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2006896                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            753085                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557346                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14072691                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14072573                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8429001                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         22650418                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552406                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372134                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10477559                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12910817                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2170520                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       214237                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23409767                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.551514                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.371898                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17944964     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2769571     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1006271      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       499894      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       458590      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       192411      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       190646      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        90629      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       256791      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23409767                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10477559                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12910817                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1914551                       # Number of memory references committed
system.switch_cpus7.commit.loads              1170590                       # Number of loads committed
system.switch_cpus7.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1871260                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11624064                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       266618                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       256791                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38234235                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           30541145                       # The number of ROB writes
system.switch_cpus7.timesIdled                 308055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1686846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10477559                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12910817                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10477559                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.431393                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.431393                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.411287                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.411287                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        63882551                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       19663535                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14370192                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3600                       # number of misc regfile writes
system.l2.replacements                          11832                       # number of replacements
system.l2.tagsinuse                      32764.582354                       # Cycle average of tags in use
system.l2.total_refs                          1639513                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44596                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.763678                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           364.970265                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.304888                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1075.394621                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.804253                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    644.368968                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     29.405504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    480.385203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     28.831279                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    472.612402                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     27.622064                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    673.751559                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     24.763204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    835.886717                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.519318                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1146.623767                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.252895                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    385.392329                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4172.808085                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3303.981919                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2567.553340                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2564.144618                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3272.142196                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4028.480487                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4454.443981                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2094.138491                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011138                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.032818                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000879                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.019665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000897                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.014660                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000880                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014423                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000843                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.020561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000756                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.025509                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000870                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.034992                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.011761                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.127344                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.100830                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.078356                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.078251                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.099858                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.122939                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.135939                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.063908                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999896                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5188                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4171                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3038                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3054                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4163                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4127                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5710                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2940                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32402                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11467                       # number of Writeback hits
system.l2.Writeback_hits::total                 11467                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   109                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5202                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4186                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3053                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4178                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4136                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5719                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2957                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32511                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5202                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4186                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3053                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3069                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4178                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4136                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5719                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2957                       # number of overall hits
system.l2.overall_hits::total                   32511                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2133                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1365                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          958                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          946                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1430                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1619                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2310                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          786                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11825                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1367                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          958                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          946                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1432                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1619                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2310                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          786                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11829                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2133                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1367                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          958                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          946                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1432                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1619                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2310                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          786                       # number of overall misses
system.l2.overall_misses::total                 11829                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5198049                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    320129294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5462970                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    204586181                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5409240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    144631827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5318358                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    142440485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5056211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    216319734                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4575009                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    243673677                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5238439                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    350552513                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5288891                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    118824711                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1782705589                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       295304                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       322758                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        618062                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5198049                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    320129294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5462970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    204881485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5409240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    144631827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5318358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    142440485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5056211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    216642492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4575009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    243673677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5238439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    350552513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5288891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    118824711                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1783323651                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5198049                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    320129294                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5462970                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    204881485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5409240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    144631827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5318358                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    142440485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5056211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    216642492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4575009                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    243673677                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5238439                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    350552513                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5288891                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    118824711                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1783323651                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3996                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8020                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44227                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11467                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11467                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               113                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7335                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5553                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4011                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4015                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5610                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5755                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8029                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3743                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44340                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7335                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5553                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4011                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4015                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5610                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5755                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8029                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3743                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44340                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.291354                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.246568                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.239740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.236500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.255677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.281761                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.288030                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.210950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.267371                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035398                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.290798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.246173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.238843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.235616                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.255258                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.281321                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.287707                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.209992                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266779                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.290798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.246173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.238843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.235616                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.255258                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.281321                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.287707                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.209992                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266779                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148515.685714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150084.057196                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151749.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149879.986081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150256.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150972.679541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 147732.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150571.337209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 148712.088235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151272.541259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152500.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150508.756640                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 145512.194444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151754.334632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151111.171429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151176.477099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150757.343679                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       147652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       161379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 154515.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148515.685714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150084.057196                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151749.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149876.726408                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150256.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150972.679541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 147732.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150571.337209                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 148712.088235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151286.656425                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152500.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150508.756640                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 145512.194444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151754.334632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151111.171429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151176.477099                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150758.614507                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148515.685714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150084.057196                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151749.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149876.726408                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150256.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150972.679541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 147732.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150571.337209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 148712.088235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151286.656425                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152500.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150508.756640                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 145512.194444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151754.334632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151111.171429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151176.477099                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150758.614507                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4518                       # number of writebacks
system.l2.writebacks::total                      4518                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          958                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          946                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1619                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2310                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          786                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11825                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11829                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3159417                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    195880554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3362686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    125076728                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3308438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     88824316                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3224263                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     87352964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3079800                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    133008481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2830810                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    149326953                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3140982                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    216019888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3248866                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     73059178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1093904324                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       178558                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       206497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       385055                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3159417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    195880554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3362686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    125255286                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3308438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     88824316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3224263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     87352964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3079800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    133214978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2830810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    149326953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3140982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    216019888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3248866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     73059178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1094289379                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3159417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    195880554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3362686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    125255286                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3308438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     88824316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3224263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     87352964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3079800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    133214978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2830810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    149326953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3140982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    216019888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3248866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     73059178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1094289379                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291354                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.246568                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.236500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.255677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.281761                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.288030                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.210950                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.267371                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035398                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.290798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.246173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.238843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.235616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.255258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.281321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.287707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.209992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266779                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.290798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.246173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.238843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.235616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.255258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.281321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.287707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.209992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266779                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90269.057143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91833.358650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93407.944444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91631.302564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91901.055556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92718.492693                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 89562.861111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92339.285412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 90582.352941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93012.923776                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94360.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92234.066090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 87249.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93515.103030                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92824.742857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92950.608142                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92507.765243                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        89279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 103248.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96263.750000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90269.057143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91833.358650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93407.944444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91627.861010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91901.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92718.492693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 89562.861111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92339.285412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 90582.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93027.219274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94360.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92234.066090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 87249.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93515.103030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92824.742857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92950.608142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92509.035337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90269.057143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91833.358650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93407.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91627.861010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91901.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92718.492693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 89562.861111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92339.285412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 90582.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93027.219274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94360.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92234.066090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 87249.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93515.103030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92824.742857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92950.608142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92509.035337                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.832973                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001249937                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1903516.990494                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.832973                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.049412                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.834668                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1241888                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1241888                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1241888                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1241888                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1241888                       # number of overall hits
system.cpu0.icache.overall_hits::total        1241888                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6904677                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6904677                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6904677                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6904677                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6904677                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6904677                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1241934                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1241934                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1241934                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1241934                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1241934                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1241934                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150101.673913                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150101.673913                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150101.673913                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150101.673913                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150101.673913                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150101.673913                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5635633                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5635633                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5635633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5635633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5635633                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5635633                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156545.361111                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156545.361111                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156545.361111                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156545.361111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156545.361111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156545.361111                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7335                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166550902                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7591                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21940.574628                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.298029                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.701971                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891789                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108211                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       858972                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         858972                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710788                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710788                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1982                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1982                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1569760                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1569760                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1569760                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1569760                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18718                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18798                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18798                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18798                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18798                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2025329609                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2025329609                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6366039                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6366039                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2031695648                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2031695648                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2031695648                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2031695648                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       877690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       877690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1588558                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1588558                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1588558                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1588558                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021326                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021326                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000113                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011833                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011833                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011833                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011833                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108202.244310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108202.244310                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79575.487500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79575.487500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108080.415363                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108080.415363                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108080.415363                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108080.415363                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1475                       # number of writebacks
system.cpu0.dcache.writebacks::total             1475                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11397                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11397                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           66                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           66                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11463                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11463                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11463                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11463                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7321                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7321                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           14                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7335                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7335                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7335                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7335                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    684442403                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    684442403                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       904792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       904792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    685347195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    685347195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    685347195                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    685347195                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004617                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004617                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004617                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004617                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93490.288622                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93490.288622                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64628                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64628                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93435.200409                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93435.200409                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93435.200409                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93435.200409                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.841782                       # Cycle average of tags in use
system.cpu1.icache.total_refs               996790750                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1920598.747592                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.841782                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047823                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820259                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1228304                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1228304                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1228304                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1228304                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1228304                       # number of overall hits
system.cpu1.icache.overall_hits::total        1228304                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7404963                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7404963                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7404963                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7404963                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7404963                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7404963                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1228352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1228352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1228352                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1228352                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1228352                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1228352                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154270.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154270.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154270.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154270.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154270.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154270.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5932221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5932221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5932221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5932221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5932221                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5932221                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160330.297297                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160330.297297                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160330.297297                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160330.297297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160330.297297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160330.297297                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5553                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157692267                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5809                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27146.198485                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.297889                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.702111                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883976                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116024                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       863234                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         863234                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       730807                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        730807                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1711                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1711                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1681                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1594041                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1594041                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1594041                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1594041                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19359                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19359                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          455                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          455                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19814                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19814                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19814                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19814                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2221232294                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2221232294                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     54026522                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     54026522                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2275258816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2275258816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2275258816                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2275258816                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       882593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       882593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       731262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       731262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1613855                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1613855                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1613855                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1613855                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021934                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021934                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000622                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000622                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012277                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012277                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012277                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012277                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114738.999638                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114738.999638                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 118739.608791                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118739.608791                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114830.867871                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114830.867871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114830.867871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114830.867871                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2284                       # number of writebacks
system.cpu1.dcache.writebacks::total             2284                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13823                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13823                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          438                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14261                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14261                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5536                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5536                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5553                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5553                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5553                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    494435677                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    494435677                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1289541                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1289541                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    495725218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    495725218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    495725218                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    495725218                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006272                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003441                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003441                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003441                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003441                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89312.802926                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89312.802926                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75855.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75855.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89271.604178                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89271.604178                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89271.604178                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89271.604178                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.127188                       # Cycle average of tags in use
system.cpu2.icache.total_refs               995509575                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1940564.473684                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.127188                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.049883                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.811101                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1246473                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1246473                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1246473                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1246473                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1246473                       # number of overall hits
system.cpu2.icache.overall_hits::total        1246473                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7119015                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7119015                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7119015                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7119015                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7119015                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7119015                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1246520                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1246520                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1246520                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1246520                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1246520                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1246520                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151468.404255                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151468.404255                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151468.404255                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151468.404255                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151468.404255                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151468.404255                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5943748                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5943748                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5943748                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5943748                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5943748                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5943748                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156414.421053                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156414.421053                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156414.421053                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156414.421053                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156414.421053                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156414.421053                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4011                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151801581                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4267                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35575.716194                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.896511                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.103489                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870689                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129311                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       855638                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         855638                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       719487                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        719487                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1842                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1842                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1731                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1731                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1575125                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1575125                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1575125                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1575125                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12826                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12826                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           88                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12914                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12914                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12914                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12914                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1402758269                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1402758269                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7263799                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7263799                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1410022068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1410022068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1410022068                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1410022068                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       868464                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       868464                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       719575                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719575                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1588039                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1588039                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1588039                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1588039                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014769                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014769                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000122                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008132                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008132                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008132                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008132                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109368.335334                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109368.335334                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82543.170455                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82543.170455                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109185.540344                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109185.540344                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109185.540344                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109185.540344                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          886                       # number of writebacks
system.cpu2.dcache.writebacks::total              886                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8830                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8830                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           73                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8903                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8903                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8903                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8903                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3996                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3996                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4011                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4011                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4011                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4011                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    353777438                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    353777438                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       988047                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       988047                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    354765485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    354765485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    354765485                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    354765485                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002526                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002526                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88532.892392                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88532.892392                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65869.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65869.800000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88448.138868                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88448.138868                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88448.138868                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88448.138868                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               505.945341                       # Cycle average of tags in use
system.cpu3.icache.total_refs               995509325                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1940563.986355                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.945341                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.049592                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810810                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1246223                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1246223                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1246223                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1246223                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1246223                       # number of overall hits
system.cpu3.icache.overall_hits::total        1246223                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6941426                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6941426                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6941426                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6941426                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6941426                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6941426                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1246268                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1246268                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1246268                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1246268                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1246268                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1246268                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 154253.911111                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 154253.911111                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 154253.911111                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 154253.911111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 154253.911111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 154253.911111                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5852671                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5852671                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5852671                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5852671                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5852671                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5852671                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154017.657895                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154017.657895                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154017.657895                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154017.657895                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154017.657895                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154017.657895                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4015                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151803488                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4271                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35542.844299                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   222.900976                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    33.099024                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.870707                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.129293                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       856878                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         856878                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720117                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720117                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1734                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1576995                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1576995                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1576995                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1576995                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12846                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12846                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           87                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12933                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12933                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12933                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12933                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1398782236                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1398782236                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7186753                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7186753                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1405968989                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1405968989                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1405968989                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1405968989                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       869724                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       869724                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720204                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720204                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1589928                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1589928                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1589928                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1589928                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014770                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014770                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000121                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008134                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008134                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008134                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008134                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 108888.543983                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108888.543983                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82606.356322                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82606.356322                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 108711.744298                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108711.744298                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 108711.744298                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108711.744298                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          894                       # number of writebacks
system.cpu3.dcache.writebacks::total              894                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8846                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8846                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           72                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8918                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8918                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8918                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8918                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4000                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4000                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4015                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4015                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    352794534                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    352794534                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       979828                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       979828                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    353774362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    353774362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    353774362                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    353774362                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004599                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004599                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002525                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002525                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88198.633500                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88198.633500                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65321.866667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65321.866667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88113.166127                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88113.166127                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88113.166127                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88113.166127                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.903017                       # Cycle average of tags in use
system.cpu4.icache.total_refs               996789621                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1928026.346228                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.903017                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046319                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.818755                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1227175                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1227175                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1227175                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1227175                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1227175                       # number of overall hits
system.cpu4.icache.overall_hits::total        1227175                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6694649                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6694649                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6694649                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6694649                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6694649                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6694649                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1227220                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1227220                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1227220                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1227220                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1227220                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1227220                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 148769.977778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 148769.977778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 148769.977778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 148769.977778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 148769.977778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 148769.977778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5499941                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5499941                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5499941                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5499941                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5499941                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5499941                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157141.171429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157141.171429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157141.171429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157141.171429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157141.171429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157141.171429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5610                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               157693747                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5866                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26882.670815                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   226.293507                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    29.706493                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.883959                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.116041                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       864320                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         864320                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       731155                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        731155                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1756                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1756                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1682                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1595475                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1595475                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1595475                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1595475                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19395                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19395                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          455                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          455                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19850                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19850                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19850                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19850                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2231606046                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2231606046                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     53986197                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     53986197                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2285592243                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2285592243                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2285592243                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2285592243                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       883715                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       883715                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       731610                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       731610                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1615325                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1615325                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1615325                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1615325                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021947                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021947                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000622                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000622                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012289                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012289                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012289                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012289                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 115060.894354                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 115060.894354                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 118650.982418                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 118650.982418                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 115143.186045                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 115143.186045                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 115143.186045                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 115143.186045                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2206                       # number of writebacks
system.cpu4.dcache.writebacks::total             2206                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13802                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13802                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          438                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          438                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14240                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14240                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14240                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14240                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5593                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5593                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5610                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5610                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5610                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5610                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    506984417                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    506984417                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1333654                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1333654                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    508318071                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    508318071                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    508318071                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    508318071                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006329                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006329                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003473                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003473                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003473                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003473                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90646.239406                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90646.239406                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 78450.235294                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 78450.235294                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90609.281818                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90609.281818                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90609.281818                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90609.281818                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               552.108177                       # Cycle average of tags in use
system.cpu5.icache.total_refs               915061689                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1639895.500000                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.044911                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.063266                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.041739                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843050                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.884789                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1243142                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1243142                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1243142                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1243142                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1243142                       # number of overall hits
system.cpu5.icache.overall_hits::total        1243142                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5997986                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5997986                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5997986                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5997986                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5997986                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5997986                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1243182                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1243182                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1243182                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1243182                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1243182                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1243182                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 149949.650000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 149949.650000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 149949.650000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 149949.650000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 149949.650000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 149949.650000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4928608                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4928608                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4928608                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4928608                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4928608                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4928608                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158987.354839                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158987.354839                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158987.354839                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158987.354839                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158987.354839                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158987.354839                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5755                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               204291536                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  6011                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              33986.281151                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.800473                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.199527                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.721877                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.278123                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1848832                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1848832                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       338715                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        338715                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          806                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          806                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          796                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          796                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2187547                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2187547                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2187547                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2187547                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        19568                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19568                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           45                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        19613                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         19613                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        19613                       # number of overall misses
system.cpu5.dcache.overall_misses::total        19613                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1990648677                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1990648677                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      3767964                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3767964                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1994416641                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1994416641                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1994416641                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1994416641                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1868400                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1868400                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       338760                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       338760                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          796                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          796                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2207160                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2207160                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2207160                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2207160                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010473                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010473                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000133                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008886                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008886                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008886                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008886                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 101729.797475                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 101729.797475                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83732.533333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83732.533333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 101688.504614                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 101688.504614                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 101688.504614                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 101688.504614                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          743                       # number of writebacks
system.cpu5.dcache.writebacks::total              743                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13822                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13822                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13858                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13858                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13858                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13858                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5746                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5746                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5755                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5755                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5755                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5755                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    532357405                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    532357405                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    532934305                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    532934305                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    532934305                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    532934305                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003075                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003075                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002607                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002607                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002607                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002607                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92648.347546                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92648.347546                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92603.701998                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92603.701998                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92603.701998                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92603.701998                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               570.048248                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1026155625                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1769233.836207                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.419176                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.629072                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047146                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.866393                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.913539                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1214299                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1214299                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1214299                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1214299                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1214299                       # number of overall hits
system.cpu6.icache.overall_hits::total        1214299                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7209551                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7209551                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7209551                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7209551                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7209551                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7209551                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1214346                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1214346                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1214346                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1214346                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1214346                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1214346                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153394.702128                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153394.702128                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153394.702128                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153394.702128                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153394.702128                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153394.702128                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5768624                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5768624                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5768624                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5768624                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5768624                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5768624                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 155908.756757                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155908.756757                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 155908.756757                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155908.756757                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 155908.756757                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155908.756757                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8029                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               404461097                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8285                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48818.478817                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.069874                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.930126                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433867                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566133                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3180823                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3180823                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1740521                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1740521                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          854                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          854                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          850                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          850                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4921344                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4921344                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4921344                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4921344                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28035                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28035                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28064                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28064                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28064                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28064                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2950672474                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2950672474                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2312041                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2312041                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2952984515                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2952984515                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2952984515                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2952984515                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3208858                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3208858                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1740550                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1740550                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4949408                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4949408                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4949408                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4949408                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008737                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008737                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005670                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005670                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005670                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005670                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 105249.597788                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 105249.597788                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 79725.551724                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 79725.551724                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 105223.222456                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 105223.222456                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 105223.222456                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 105223.222456                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2158                       # number of writebacks
system.cpu6.dcache.writebacks::total             2158                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20015                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20015                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20035                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20035                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20035                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20035                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8020                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8020                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8029                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8029                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8029                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8029                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    767453054                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    767453054                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       597380                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       597380                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    768050434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    768050434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    768050434                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    768050434                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002499                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002499                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001622                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001622                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001622                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001622                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95692.400748                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95692.400748                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66375.555556                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66375.555556                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 95659.538423                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95659.538423                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 95659.538423                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95659.538423                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               487.053362                       # Cycle average of tags in use
system.cpu7.icache.total_refs               998616119                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2029707.558943                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.053362                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.051368                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.780534                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1253599                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1253599                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1253599                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1253599                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1253599                       # number of overall hits
system.cpu7.icache.overall_hits::total        1253599                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7804834                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7804834                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7804834                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7804834                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7804834                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7804834                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1253651                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1253651                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1253651                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1253651                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1253651                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1253651                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 150092.961538                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 150092.961538                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 150092.961538                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 150092.961538                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 150092.961538                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 150092.961538                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5727196                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5727196                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5727196                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5727196                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5727196                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5727196                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 154789.081081                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 154789.081081                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 154789.081081                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 154789.081081                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 154789.081081                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 154789.081081                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3743                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148105495                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  3999                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              37035.632658                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   217.040952                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    38.959048                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.847816                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.152184                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       998244                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         998244                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       740231                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        740231                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1884                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1884                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1800                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1800                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1738475                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1738475                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1738475                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1738475                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9553                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9553                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           90                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9643                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9643                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9643                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9643                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    915606184                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    915606184                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6698517                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6698517                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    922304701                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    922304701                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    922304701                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    922304701                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1007797                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1007797                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       740321                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       740321                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1748118                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1748118                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1748118                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1748118                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009479                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009479                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005516                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005516                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005516                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005516                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 95844.884748                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 95844.884748                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 74427.966667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 74427.966667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 95644.996474                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 95644.996474                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 95644.996474                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 95644.996474                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          821                       # number of writebacks
system.cpu7.dcache.writebacks::total              821                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5827                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5827                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           73                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5900                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5900                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5900                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5900                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3726                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3726                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3743                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3743                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3743                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3743                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    320080552                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    320080552                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1186704                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1186704                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    321267256                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    321267256                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    321267256                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    321267256                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003697                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003697                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002141                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002141                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 85904.603328                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 85904.603328                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69806.117647                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69806.117647                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 85831.487042                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 85831.487042                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 85831.487042                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 85831.487042                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
