Host name: localhost.localdomain
Command line:
/home/vlsilab/Documents/InstalledTools/VCS2022/vcs/T-2022.06-SP2-6/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -fPIC -O -I/home/vlsilab/Documents/InstalledTools/VCS2022/vcs/T-2022.06-SP2-6/include  -Mxllcflags= -Mxcflags= -pipe -DVCS -DUVM_DPI_DO_TYPE_CHECK -fPIC -fPIC -I/home/vlsilab/Documents/InstalledTools/VCS2022/vcs/T-2022.06-SP2-6/include -Mldflags= -rdynamic  -Mout=partitionlib/Risc_16_bit_g2J7Bb/libvcspc_Risc_16_bit_g2J7Bb.so -Mamsrun= -Mvcsaceobjs= -Mobjects= /home/vlsilab/Documents/InstalledTools/VCS2022/vcs/T-2022.06-SP2-6/linux64/lib/liberrorinf.so /home/vlsilab/Documents/InstalledTools/VCS2022/vcs/T-2022.06-SP2-6/linux64/lib/libsnpsmalloc.so /home/vlsilab/Documents/InstalledTools/VCS2022/vcs/T-2022.06-SP2-6/linux64/lib/libvfs.so  -Mexternalobj= -Msaverestoreobj=/home/vlsilab/Documents/InstalledTools/VCS2022/vcs/T-2022.06-SP2-6/linux64/lib/vcs_save_restore_new.o -Mcrt0= -Mcrtn= -Mcsrc= -Mdir=partitionlib/Risc_16_bit_g2J7Bb/csrc -Msyslibs=/home/vlsilab/Documents/InstalledTools/Verdi/verdi/T-2022.06-SP2-8/share/PLI/VCS/LINUX64/pli.a -ldl  -l partitionlib/Risc_16_bit_g2J7Bb/Risc_16_bit_g2J7Bb.log -kdb -Xufe=2steps -j2 -Xcmopt=0x2 -mxunielab -uni_make -kdb -Xufe=2steps -uum -diag timescale -ntb_opts uvm +incdir+/home/vlsilab/Documents/InstalledTools/VCS2022/vcs/T-2022.06-SP2-6/etc/uvm/ -fastpartcomp=j4 -kdb -Xufe=2steps +vcs+lic+wait -lca -error=noMPD -debug_access+f +vpi +vcsd1 +itf+/home/vlsilab/Documents/InstalledTools/VCS2022/vcs/T-2022.06-SP2-6/linux64/lib/vcsdp_lite.tab -timescale=1ns/1fs +plusarg_save -j2 -Xcmopt=0x2 -debug_access+all -debug_access+dmptf -debug_region=cell+lib +nocelldefinepli+0 +tmax_parallel=7 +define_tmax_usf_debug_strobe_mode=1 +tetramax -reportstats -partcomp_master_daidir=simv.daidir -q -assert enable_hier -full64 -q -partcomp=so -hsopt=mincr,mergeonly,allxmrs,alltfxmrs,ndb,vcsinterface,nomxregdnets,incrwriteonce -partcomp_so_dir=partitionlib/Risc_16_bit_g2J7Bb -o partitionlib/Risc_16_bit_g2J7Bb/libvcspc_Risc_16_bit_g2J7Bb.so -Xarijit=0x2 -picarchive -pic -P /home/vlsilab/Documents/InstalledTools/Verdi/verdi/T-2022.06-SP2-8/share/PLI/VCS/LINUX64/verdi.tab -fsdb -sverilog -sverilog -VHDLelab= -partcomp_vl_part -kdb -mxunielab -uni_make -nc -kdb -uum -diag timescale -kdb -lca -reportstats -partcomp_master_daidir simv.daidir -nc -q -nc -q -exe partitionlib/Risc_16_bit_g2J7Bb/libvcspc_Risc_16_bit_g2J7Bb.so -picarchive -fsdb -mdirectory partitionlib/Risc_16_bit_g2J7Bb/csrc -debug_acc_options f+all+dmptf -debug_region_options =cell+lib  -gen_obj VCS_PARTCOMP_LIB.pc_Risc_16_bit_config +define+UVM_DIRECTC_OPTS 
PSR=7
========== Data begin ==========
1713941033.36 328796 48860 48076 784
1713941033.46 330544 68132 56556 11576 0 0.1
peakvm 330540
