-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=4096;

ADDRESS_RADIX=DEC;
DATA_RADIX=BIN;

CONTENT BEGIN
0000 : 00000000000000000000000000000000;

0001 : 00110000100000000000000000100001;--addi r2 r0 33

0002 : 00110000110000000000000000100001;--addi r3 r0 33

0003 : 00110001000000000000000000100001;--addi r4 r0 33

0004 : 00110101000000000000000001100001;--addi r20 r0 97

0005 : 00110101010000000000000001100100;--addi r21 r0 100

0006 : 00110101100000000000000001110111;--addi r22 r0 119

0007 : 01110000010000000000000000000000;--input r1

0008 : 01001000011010000000000000000011;--beq r1 r20 3

0009 : 01001000011010100000000000000110;--beq r1 r21 6

0010 : 01001000011011000000000000001001;--beq r1 r22 9

0011 : 01100000000000000000000000010111;--j 23

0012 : 00110000100001000000000000000001;--addi r2 r2 1

0013 : 00110000100001000000000000000000;--addi r2 r2 0

0014 : 01111000100000000000000000000000;--output r2

0015 : 01100000000000000000000000010111;--j 23

0016 : 00110000110001100000000000000001;--addi r3 r3 1

0017 : 00110000110001100000000000000000;--addi r3 r3 0

0018 : 01111000110000000000000000000000;--output r3

0019 : 01100000000000000000000000010111;--j 23

0020 : 00110001000010000000000000000001;--addi r4 r4 1

0021 : 00110001000010000000000000000000;--addi r4 r4 0

0022 : 01111001000000000000000000000000;--output r4

0023 : 01100000000000000000000000000111;--j 7

[24..4095]  :   00000000000000000000000000000000;
END;
