{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548353890340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548353890352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 24 19:18:09 2019 " "Processing started: Thu Jan 24 19:18:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548353890352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548353890352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Semesterarbeit_FPGA_VHDL -c Semesterarbeit_FPGA_VHDL " "Command: quartus_sta Semesterarbeit_FPGA_VHDL -c Semesterarbeit_FPGA_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548353890352 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1548353890494 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc " "Source file: C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1548353890601 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1548353890601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1548353890877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1548353890985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1548353890985 ""}
{ "Info" "ISTA_SDC_FOUND" "Semesterarbeit_FPGA_VHDL.sdc " "Reading SDC File: 'Semesterarbeit_FPGA_VHDL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1548353891503 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MyComponent_2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MyComponent_2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891504 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891504 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1548353891504 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Semesterarbeit_FPGA_VHDL.sdc 48 blue port " "Ignored filter at Semesterarbeit_FPGA_VHDL.sdc(48): blue could not be matched with a port" {  } { { "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" "" { Text "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1548353891519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Semesterarbeit_FPGA_VHDL.sdc 48 green port " "Ignored filter at Semesterarbeit_FPGA_VHDL.sdc(48): green could not be matched with a port" {  } { { "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" "" { Text "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1548353891519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Semesterarbeit_FPGA_VHDL.sdc 48 red port " "Ignored filter at Semesterarbeit_FPGA_VHDL.sdc(48): red could not be matched with a port" {  } { { "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" "" { Text "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1548353891519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Semesterarbeit_FPGA_VHDL.sdc 51 segment0 port " "Ignored filter at Semesterarbeit_FPGA_VHDL.sdc(51): segment0 could not be matched with a port" {  } { { "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" "" { Text "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1548353891520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Semesterarbeit_FPGA_VHDL.sdc 51 segment1 port " "Ignored filter at Semesterarbeit_FPGA_VHDL.sdc(51): segment1 could not be matched with a port" {  } { { "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" "" { Text "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1548353891520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Semesterarbeit_FPGA_VHDL.sdc 51 segment2 port " "Ignored filter at Semesterarbeit_FPGA_VHDL.sdc(51): segment2 could not be matched with a port" {  } { { "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" "" { Text "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1548353891521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Semesterarbeit_FPGA_VHDL.sdc 51 segment3 port " "Ignored filter at Semesterarbeit_FPGA_VHDL.sdc(51): segment3 could not be matched with a port" {  } { { "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" "" { Text "C:/Users/frase/Google Drive/Juventus_Technikerschule/4.Semester_ED/FPGA_VHDL/Semesterarbeit/Software/Semesterarbeit_FPGA_VHDL.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1548353891521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891759 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1548353891769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1548353891844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.377 " "Worst-case setup slack is 11.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.377               0.000 g_clk  " "   11.377               0.000 g_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.277               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   33.277               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548353891940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 g_clk  " "    0.359               0.000 g_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.559               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353891968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548353891968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1548353891990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1548353892009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.688 " "Worst-case minimum pulse width slack is 9.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 g_clk  " "    9.688               0.000 g_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.619               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.619               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548353892025 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1548353892303 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.957 " "Worst-case setup slack is 11.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.957               0.000 g_clk  " "   11.957               0.000 g_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.737               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   33.737               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548353892609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 g_clk  " "    0.312               0.000 g_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.501               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548353892637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1548353892661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1548353892683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.684 " "Worst-case minimum pulse width slack is 9.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684               0.000 g_clk  " "    9.684               0.000 g_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.614               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.614               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353892752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548353892752 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1548353893129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.816 " "Worst-case setup slack is 14.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.816               0.000 g_clk  " "   14.816               0.000 g_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.758               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.758               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548353893451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 g_clk  " "    0.188               0.000 g_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.299               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548353893485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1548353893514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1548353893548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.444 " "Worst-case minimum pulse width slack is 9.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.444               0.000 g_clk  " "    9.444               0.000 g_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.649               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.649               0.000 MyComponent_2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1548353893581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1548353893581 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1548353894598 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1548353894598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548353896120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 24 19:18:16 2019 " "Processing ended: Thu Jan 24 19:18:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548353896120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548353896120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548353896120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548353896120 ""}
