# ttl_74x32 — Quad 2-input OR gate

| Field         | Value                                              |
| ------------- | -------------------------------------------------- |
| Original part | 74x32 (74LS32, 74HC32, 74AS32, …)                  |
| Function      | Quad 2-input OR                                    |
| Package       | DIP-14                                             |
| Datasheet     | [TI SN74LS32](https://www.ti.com/lit/gpn/sn74ls32) |

## Behavior

```
y[i] = a[i] | b[i]    for i in 0..3
```

| a | b | y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## Ports

| Signal | Width | Direction | Description             |
| ------ | ----- | --------- | ----------------------- |
| `a`    | [3:0] | in        | A input of each gate    |
| `b`    | [3:0] | in        | B input of each gate    |
| `y`    | [3:0] | out       | Output of each OR gate  |

## DIP-14 pin mapping

Same pin order as 74x00:

| Pin | Signal | Pin | Signal |
|-----|--------|-----|--------|
| 1   | a[0]   | 14  | Vcc    |
| 2   | b[0]   | 13  | b[3]   |
| 3   | y[0]   | 12  | a[3]   |
| 4   | a[1]   | 11  | y[3]   |
| 5   | b[1]   | 10  | b[2]   |
| 6   | y[1]   | 9   | a[2]   |
| 7   | GND    | 8   | y[2]   |

## What is *not* modeled

No analog, tri-state, or open-collector behavior on this part.

## Testbench

Exhaustive 256-vector walk.
