axis_dwidth_converter_0.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v,incdir="../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
