{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643861350250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643861350250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 01:09:10 2022 " "Processing started: Thu Feb 03 01:09:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643861350250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643861350250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlunit -c controlunit " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlunit -c controlunit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643861350250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643861350635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.vhd 2 1 " "Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-behaviour " "Found design unit 1: controlunit-behaviour" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643861351122 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643861351122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643861351122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlunit " "Elaborating entity \"controlunit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643861351127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eq controlunit.vhd(57) " "Verilog HDL or VHDL warning at controlunit.vhd(57): object \"eq\" assigned a value but never read" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643861351129 "|controlunit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont controlunit.vhd(84) " "Verilog HDL or VHDL warning at controlunit.vhd(84): object \"cont\" assigned a value but never read" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643861351129 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(482) " "VHDL Process Statement warning at controlunit.vhd(482): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351129 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(482) " "VHDL Process Statement warning at controlunit.vhd(482): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351155 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(484) " "VHDL Process Statement warning at controlunit.vhd(484): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351155 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(484) " "VHDL Process Statement warning at controlunit.vhd(484): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351155 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(486) " "VHDL Process Statement warning at controlunit.vhd(486): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351156 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(486) " "VHDL Process Statement warning at controlunit.vhd(486): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351156 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(488) " "VHDL Process Statement warning at controlunit.vhd(488): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351156 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(488) " "VHDL Process Statement warning at controlunit.vhd(488): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351157 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(490) " "VHDL Process Statement warning at controlunit.vhd(490): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351157 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(490) " "VHDL Process Statement warning at controlunit.vhd(490): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351157 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(492) " "VHDL Process Statement warning at controlunit.vhd(492): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351157 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(492) " "VHDL Process Statement warning at controlunit.vhd(492): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643861351157 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ESTADO controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"ESTADO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351157 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_TEMPERATURA controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"LD_TEMPERATURA\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351157 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_UMIDADE controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"LD_UMIDADE\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351157 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_TEMPO controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"LD_TEMPO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351159 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_INTERVALO controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"LD_INTERVALO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351159 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CL_TEMPERATURA controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"CL_TEMPERATURA\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351159 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CL_UMIDADE controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"CL_UMIDADE\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351159 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CL_TEMPO controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"CL_TEMPO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351159 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CL_INTERVALO controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"CL_INTERVALO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351159 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW1 controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"SW1\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SW2 controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"SW2\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_CONTADOR controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"EN_CONTADOR\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN_ROM controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"EN_ROM\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RST_CONTADOR controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"RST_CONTADOR\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALARME controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"ALARME\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRRIGA controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"IRRIGA\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"ERROR\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADD controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"ADD\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_TEMPO controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"DISP_TEMPO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_UMID controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"DISP_UMID\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_TEMP controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"DISP_TEMP\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351160 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gt controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"gt\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351161 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lt controlunit.vhd(82) " "VHDL Process Statement warning at controlunit.vhd(82): inferring latch(es) for signal or variable \"lt\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643861351161 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[0\] controlunit.vhd(82) " "Inferred latch for \"lt\[0\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351161 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[1\] controlunit.vhd(82) " "Inferred latch for \"lt\[1\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351161 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[2\] controlunit.vhd(82) " "Inferred latch for \"lt\[2\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351161 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[3\] controlunit.vhd(82) " "Inferred latch for \"lt\[3\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351161 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[4\] controlunit.vhd(82) " "Inferred latch for \"lt\[4\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351162 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[5\] controlunit.vhd(82) " "Inferred latch for \"lt\[5\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351162 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[0\] controlunit.vhd(82) " "Inferred latch for \"gt\[0\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351162 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[2\] controlunit.vhd(82) " "Inferred latch for \"gt\[2\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351162 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[3\] controlunit.vhd(82) " "Inferred latch for \"gt\[3\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351162 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[5\] controlunit.vhd(82) " "Inferred latch for \"gt\[5\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351163 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[6\] controlunit.vhd(82) " "Inferred latch for \"gt\[6\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351163 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[0\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[0\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351163 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[1\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[1\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351163 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[2\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[2\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351164 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[3\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[3\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351164 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[4\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[4\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351164 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[5\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[5\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351164 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[6\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[6\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351164 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[7\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[7\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351166 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[8\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[8\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351166 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[9\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[9\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351166 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[10\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[10\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351166 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[11\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[11\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351166 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[12\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[12\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351166 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[13\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[13\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[14\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[14\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMP\[15\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMP\[15\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[0\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[0\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[1\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[1\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[2\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[2\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[3\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[3\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[4\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[4\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[5\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[5\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[6\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[6\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[7\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[7\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[8\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[8\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[9\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[9\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[10\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[10\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[11\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[11\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[12\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[12\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[13\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[13\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[14\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[14\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[15\] controlunit.vhd(82) " "Inferred latch for \"DISP_UMID\[15\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[0\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[0\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[1\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[1\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[2\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[2\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[3\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[3\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[4\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[4\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[5\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[5\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[6\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[6\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[7\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[7\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351171 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[8\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[8\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351171 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[9\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[9\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351171 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[10\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[10\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351171 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[11\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[11\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351171 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[12\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[12\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351171 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[13\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[13\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351171 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[14\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[14\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351171 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[15\] controlunit.vhd(82) " "Inferred latch for \"DISP_TEMPO\[15\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351172 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[0\] controlunit.vhd(82) " "Inferred latch for \"ADD\[0\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351172 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[1\] controlunit.vhd(82) " "Inferred latch for \"ADD\[1\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351172 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[2\] controlunit.vhd(82) " "Inferred latch for \"ADD\[2\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351172 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD\[3\] controlunit.vhd(82) " "Inferred latch for \"ADD\[3\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351172 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR controlunit.vhd(82) " "Inferred latch for \"ERROR\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351172 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRRIGA controlunit.vhd(82) " "Inferred latch for \"IRRIGA\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351173 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALARME controlunit.vhd(82) " "Inferred latch for \"ALARME\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351173 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST_CONTADOR controlunit.vhd(82) " "Inferred latch for \"RST_CONTADOR\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351173 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_ROM controlunit.vhd(82) " "Inferred latch for \"EN_ROM\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351173 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN_CONTADOR controlunit.vhd(82) " "Inferred latch for \"EN_CONTADOR\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351173 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW2 controlunit.vhd(82) " "Inferred latch for \"SW2\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351173 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SW1 controlunit.vhd(82) " "Inferred latch for \"SW1\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351173 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CL_INTERVALO controlunit.vhd(82) " "Inferred latch for \"CL_INTERVALO\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351173 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CL_TEMPO controlunit.vhd(82) " "Inferred latch for \"CL_TEMPO\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351174 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CL_UMIDADE controlunit.vhd(82) " "Inferred latch for \"CL_UMIDADE\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351174 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CL_TEMPERATURA controlunit.vhd(82) " "Inferred latch for \"CL_TEMPERATURA\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351174 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_INTERVALO controlunit.vhd(82) " "Inferred latch for \"LD_INTERVALO\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351174 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_TEMPO controlunit.vhd(82) " "Inferred latch for \"LD_TEMPO\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351174 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_UMIDADE controlunit.vhd(82) " "Inferred latch for \"LD_UMIDADE\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351174 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_TEMPERATURA controlunit.vhd(82) " "Inferred latch for \"LD_TEMPERATURA\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351174 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[0\] controlunit.vhd(82) " "Inferred latch for \"ESTADO\[0\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351174 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[1\] controlunit.vhd(82) " "Inferred latch for \"ESTADO\[1\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351174 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[2\] controlunit.vhd(82) " "Inferred latch for \"ESTADO\[2\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351175 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[3\] controlunit.vhd(82) " "Inferred latch for \"ESTADO\[3\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351175 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESTADO\[4\] controlunit.vhd(82) " "Inferred latch for \"ESTADO\[4\]\" at controlunit.vhd(82)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643861351175 "|controlunit"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LD_UMIDADE\$latch LD_TEMPERATURA\$latch " "Duplicate LATCH primitive \"LD_UMIDADE\$latch\" merged with LATCH primitive \"LD_TEMPERATURA\$latch\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643861351627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CL_UMIDADE\$latch CL_TEMPERATURA\$latch " "Duplicate LATCH primitive \"CL_UMIDADE\$latch\" merged with LATCH primitive \"CL_TEMPERATURA\$latch\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643861351627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CL_TEMPO\$latch CL_TEMPERATURA\$latch " "Duplicate LATCH primitive \"CL_TEMPO\$latch\" merged with LATCH primitive \"CL_TEMPERATURA\$latch\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643861351627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CL_INTERVALO\$latch CL_TEMPERATURA\$latch " "Duplicate LATCH primitive \"CL_INTERVALO\$latch\" merged with LATCH primitive \"CL_TEMPERATURA\$latch\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643861351627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IRRIGA\$latch EN_CONTADOR\$latch " "Duplicate LATCH primitive \"IRRIGA\$latch\" merged with LATCH primitive \"EN_CONTADOR\$latch\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643861351627 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1643861351627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CL_TEMPERATURA\$latch " "Latch CL_TEMPERATURA\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA this_state.S12 " "Ports D and ENA on the latch are fed by the same signal this_state.S12" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1643861351628 ""}  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1643861351628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1643861351765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643861352031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643861352031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EQ_TEMPORAL " "No output dependent on input pin \"EQ_TEMPORAL\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643861352080 "|controlunit|EQ_TEMPORAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EQ_SENSORES " "No output dependent on input pin \"EQ_SENSORES\"" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643861352080 "|controlunit|EQ_SENSORES"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1643861352080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643861352081 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643861352081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1643861352081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643861352081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643861352106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 01:09:12 2022 " "Processing ended: Thu Feb 03 01:09:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643861352106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643861352106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643861352106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643861352106 ""}
