
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000074a4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004074a4  004074a4  000174a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  004074ac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000314  204009d8  00407e84  000209d8  2**2
                  ALLOC
  4 .stack        00002004  20400cec  00408198  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402cf0  0040a19c  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a3b7  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003bb2  00000000  00000000  0003ae16  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000060fa  00000000  00000000  0003e9c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009b8  00000000  00000000  00044ac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a40  00000000  00000000  0004547a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000aae8  00000000  00000000  00045eba  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000fcd4  00000000  00000000  000509a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000905d6  00000000  00000000  00060676  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002184  00000000  00000000  000f0c4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 2c 40 20 ad 15 40 00 a9 15 40 00 a9 15 40 00     .,@ ..@...@...@.
  400010:	a9 15 40 00 a9 15 40 00 a9 15 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	a9 15 40 00 a9 15 40 00 00 00 00 00 a9 15 40 00     ..@...@.......@.
  40003c:	a9 15 40 00 a9 15 40 00 a9 15 40 00 a9 15 40 00     ..@...@...@...@.
  40004c:	15 19 40 00 a9 15 40 00 a9 15 40 00 a9 15 40 00     ..@...@...@...@.
  40005c:	a9 15 40 00 a9 15 40 00 00 00 00 00 0d 11 40 00     ..@...@.......@.
  40006c:	21 11 40 00 35 11 40 00 a9 15 40 00 a9 15 40 00     !.@.5.@...@...@.
  40007c:	a9 15 40 00 49 11 40 00 5d 11 40 00 a9 15 40 00     ..@.I.@.].@...@.
  40008c:	a9 15 40 00 a9 15 40 00 a9 15 40 00 a9 15 40 00     ..@...@...@...@.
  40009c:	a9 15 40 00 ed 18 40 00 a9 15 40 00 a9 15 40 00     ..@...@...@...@.
  4000ac:	a9 15 40 00 a9 15 40 00 a9 15 40 00 a9 15 40 00     ..@...@...@...@.
  4000bc:	a9 15 40 00 a9 15 40 00 a9 15 40 00 a9 15 40 00     ..@...@...@...@.
  4000cc:	a9 15 40 00 00 00 00 00 a9 15 40 00 00 00 00 00     ..@.......@.....
  4000dc:	a9 15 40 00 a9 15 40 00 a9 15 40 00 a9 15 40 00     ..@...@...@...@.
  4000ec:	a9 15 40 00 a9 15 40 00 a9 15 40 00 a9 15 40 00     ..@...@...@...@.
  4000fc:	a9 15 40 00 a9 15 40 00 a9 15 40 00 a9 15 40 00     ..@...@...@...@.
  40010c:	a9 15 40 00 a9 15 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 a9 15 40 00 a9 15 40 00 a9 15 40 00     ......@...@...@.
  40012c:	a9 15 40 00 a9 15 40 00 00 00 00 00 a9 15 40 00     ..@...@.......@.
  40013c:	a9 15 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	004074ac 	.word	0x004074ac

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004074ac 	.word	0x004074ac
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	004074ac 	.word	0x004074ac
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009f4 	.word	0x204009f4

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009f4 	.word	0x204009f4

004001ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4001ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	204009f4 	.word	0x204009f4

00400200 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400200:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400202:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400206:	4b02      	ldr	r3, [pc, #8]	; (400210 <rtt_disable_interrupt+0x10>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40020c:	6001      	str	r1, [r0, #0]
  40020e:	4770      	bx	lr
  400210:	204009f4 	.word	0x204009f4

00400214 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400214:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400216:	6883      	ldr	r3, [r0, #8]
  400218:	429a      	cmp	r2, r3
  40021a:	d003      	beq.n	400224 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40021c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40021e:	6883      	ldr	r3, [r0, #8]
  400220:	4293      	cmp	r3, r2
  400222:	d1fb      	bne.n	40021c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400224:	4618      	mov	r0, r3
  400226:	4770      	bx	lr

00400228 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400228:	68c0      	ldr	r0, [r0, #12]
}
  40022a:	4770      	bx	lr

0040022c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40022c:	b570      	push	{r4, r5, r6, lr}
  40022e:	4606      	mov	r6, r0
  400230:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400232:	6804      	ldr	r4, [r0, #0]
  400234:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400238:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40023c:	4809      	ldr	r0, [pc, #36]	; (400264 <rtt_write_alarm_time+0x38>)
  40023e:	4b0a      	ldr	r3, [pc, #40]	; (400268 <rtt_write_alarm_time+0x3c>)
  400240:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400242:	b92d      	cbnz	r5, 400250 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400244:	f04f 33ff 	mov.w	r3, #4294967295
  400248:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  40024a:	b924      	cbnz	r4, 400256 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  40024c:	2000      	movs	r0, #0
  40024e:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400250:	3d01      	subs	r5, #1
  400252:	6075      	str	r5, [r6, #4]
  400254:	e7f9      	b.n	40024a <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400256:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40025a:	4802      	ldr	r0, [pc, #8]	; (400264 <rtt_write_alarm_time+0x38>)
  40025c:	4b03      	ldr	r3, [pc, #12]	; (40026c <rtt_write_alarm_time+0x40>)
  40025e:	4798      	blx	r3
  400260:	e7f4      	b.n	40024c <rtt_write_alarm_time+0x20>
  400262:	bf00      	nop
  400264:	400e1830 	.word	0x400e1830
  400268:	00400201 	.word	0x00400201
  40026c:	004001ed 	.word	0x004001ed

00400270 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400270:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400272:	4b07      	ldr	r3, [pc, #28]	; (400290 <spi_enable_clock+0x20>)
  400274:	4298      	cmp	r0, r3
  400276:	d003      	beq.n	400280 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400278:	4b06      	ldr	r3, [pc, #24]	; (400294 <spi_enable_clock+0x24>)
  40027a:	4298      	cmp	r0, r3
  40027c:	d004      	beq.n	400288 <spi_enable_clock+0x18>
  40027e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400280:	2015      	movs	r0, #21
  400282:	4b05      	ldr	r3, [pc, #20]	; (400298 <spi_enable_clock+0x28>)
  400284:	4798      	blx	r3
  400286:	bd08      	pop	{r3, pc}
  400288:	202a      	movs	r0, #42	; 0x2a
  40028a:	4b03      	ldr	r3, [pc, #12]	; (400298 <spi_enable_clock+0x28>)
  40028c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40028e:	e7f6      	b.n	40027e <spi_enable_clock+0xe>
  400290:	40008000 	.word	0x40008000
  400294:	40058000 	.word	0x40058000
  400298:	00401291 	.word	0x00401291

0040029c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40029c:	6843      	ldr	r3, [r0, #4]
  40029e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002a4:	6843      	ldr	r3, [r0, #4]
  4002a6:	0409      	lsls	r1, r1, #16
  4002a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002ac:	4319      	orrs	r1, r3
  4002ae:	6041      	str	r1, [r0, #4]
  4002b0:	4770      	bx	lr

004002b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002b8:	6905      	ldr	r5, [r0, #16]
  4002ba:	f015 0f02 	tst.w	r5, #2
  4002be:	d103      	bne.n	4002c8 <spi_write+0x16>
		if (!timeout--) {
  4002c0:	3c01      	subs	r4, #1
  4002c2:	d1f9      	bne.n	4002b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4002c4:	2001      	movs	r0, #1
  4002c6:	e00c      	b.n	4002e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4002c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002ca:	f014 0f02 	tst.w	r4, #2
  4002ce:	d006      	beq.n	4002de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002d0:	0412      	lsls	r2, r2, #16
  4002d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4002d8:	b10b      	cbz	r3, 4002de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4002da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bc30      	pop	{r4, r5}
  4002e4:	4770      	bx	lr

004002e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002e6:	b932      	cbnz	r2, 4002f6 <spi_set_clock_polarity+0x10>
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0301 	bic.w	r3, r3, #1
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
  4002f4:	4770      	bx	lr
  4002f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fc:	f043 0301 	orr.w	r3, r3, #1
  400300:	6303      	str	r3, [r0, #48]	; 0x30
  400302:	4770      	bx	lr

00400304 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400304:	b932      	cbnz	r2, 400314 <spi_set_clock_phase+0x10>
  400306:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40030a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40030c:	f023 0302 	bic.w	r3, r3, #2
  400310:	6303      	str	r3, [r0, #48]	; 0x30
  400312:	4770      	bx	lr
  400314:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400318:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40031a:	f043 0302 	orr.w	r3, r3, #2
  40031e:	6303      	str	r3, [r0, #48]	; 0x30
  400320:	4770      	bx	lr

00400322 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400322:	2a04      	cmp	r2, #4
  400324:	d003      	beq.n	40032e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400326:	b16a      	cbz	r2, 400344 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400328:	2a08      	cmp	r2, #8
  40032a:	d016      	beq.n	40035a <spi_configure_cs_behavior+0x38>
  40032c:	4770      	bx	lr
  40032e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400332:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400334:	f023 0308 	bic.w	r3, r3, #8
  400338:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40033a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033c:	f043 0304 	orr.w	r3, r3, #4
  400340:	6303      	str	r3, [r0, #48]	; 0x30
  400342:	4770      	bx	lr
  400344:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400348:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40034a:	f023 0308 	bic.w	r3, r3, #8
  40034e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400350:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400352:	f023 0304 	bic.w	r3, r3, #4
  400356:	6303      	str	r3, [r0, #48]	; 0x30
  400358:	4770      	bx	lr
  40035a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40035e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400360:	f043 0308 	orr.w	r3, r3, #8
  400364:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400366:	e7e1      	b.n	40032c <spi_configure_cs_behavior+0xa>

00400368 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400368:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40036c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40036e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400372:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400374:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400376:	431a      	orrs	r2, r3
  400378:	630a      	str	r2, [r1, #48]	; 0x30
  40037a:	4770      	bx	lr

0040037c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40037c:	1e43      	subs	r3, r0, #1
  40037e:	4419      	add	r1, r3
  400380:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400384:	1e43      	subs	r3, r0, #1
  400386:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400388:	bf94      	ite	ls
  40038a:	b200      	sxthls	r0, r0
		return -1;
  40038c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400390:	4770      	bx	lr

00400392 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400392:	b17a      	cbz	r2, 4003b4 <spi_set_baudrate_div+0x22>
{
  400394:	b410      	push	{r4}
  400396:	4614      	mov	r4, r2
  400398:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40039c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40039e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4003a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4003aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4003ac:	2000      	movs	r0, #0
}
  4003ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b2:	4770      	bx	lr
        return -1;
  4003b4:	f04f 30ff 	mov.w	r0, #4294967295
  4003b8:	4770      	bx	lr

004003ba <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003ba:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4003be:	6a08      	ldr	r0, [r1, #32]
}
  4003c0:	4770      	bx	lr
	...

004003c4 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4003c4:	4b01      	ldr	r3, [pc, #4]	; (4003cc <gfx_mono_set_framebuffer+0x8>)
  4003c6:	6018      	str	r0, [r3, #0]
  4003c8:	4770      	bx	lr
  4003ca:	bf00      	nop
  4003cc:	204009f8 	.word	0x204009f8

004003d0 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4003d0:	4b02      	ldr	r3, [pc, #8]	; (4003dc <gfx_mono_framebuffer_put_byte+0xc>)
  4003d2:	681b      	ldr	r3, [r3, #0]
  4003d4:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4003d8:	5442      	strb	r2, [r0, r1]
  4003da:	4770      	bx	lr
  4003dc:	204009f8 	.word	0x204009f8

004003e0 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4003e0:	4b02      	ldr	r3, [pc, #8]	; (4003ec <gfx_mono_framebuffer_get_byte+0xc>)
  4003e2:	681b      	ldr	r3, [r3, #0]
  4003e4:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4003e8:	5c40      	ldrb	r0, [r0, r1]
  4003ea:	4770      	bx	lr
  4003ec:	204009f8 	.word	0x204009f8

004003f0 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4003f4:	1884      	adds	r4, r0, r2
  4003f6:	2c80      	cmp	r4, #128	; 0x80
  4003f8:	dd02      	ble.n	400400 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4003fa:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4003fe:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400400:	b322      	cbz	r2, 40044c <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  400402:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  400404:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400408:	2601      	movs	r6, #1
  40040a:	fa06 f101 	lsl.w	r1, r6, r1
  40040e:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400410:	2b01      	cmp	r3, #1
  400412:	d01d      	beq.n	400450 <gfx_mono_generic_draw_horizontal_line+0x60>
  400414:	2b00      	cmp	r3, #0
  400416:	d035      	beq.n	400484 <gfx_mono_generic_draw_horizontal_line+0x94>
  400418:	2b02      	cmp	r3, #2
  40041a:	d117      	bne.n	40044c <gfx_mono_generic_draw_horizontal_line+0x5c>
  40041c:	3801      	subs	r0, #1
  40041e:	b2c7      	uxtb	r7, r0
  400420:	19d4      	adds	r4, r2, r7
  400422:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400424:	f8df a090 	ldr.w	sl, [pc, #144]	; 4004b8 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400428:	f04f 0900 	mov.w	r9, #0
  40042c:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4004bc <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400430:	4621      	mov	r1, r4
  400432:	4628      	mov	r0, r5
  400434:	47d0      	blx	sl
			temp ^= pixelmask;
  400436:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40043a:	464b      	mov	r3, r9
  40043c:	b2d2      	uxtb	r2, r2
  40043e:	4621      	mov	r1, r4
  400440:	4628      	mov	r0, r5
  400442:	47c0      	blx	r8
  400444:	3c01      	subs	r4, #1
  400446:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400448:	42bc      	cmp	r4, r7
  40044a:	d1f1      	bne.n	400430 <gfx_mono_generic_draw_horizontal_line+0x40>
  40044c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400450:	3801      	subs	r0, #1
  400452:	b2c7      	uxtb	r7, r0
  400454:	19d4      	adds	r4, r2, r7
  400456:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400458:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4004b8 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  40045c:	f04f 0900 	mov.w	r9, #0
  400460:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4004bc <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400464:	4621      	mov	r1, r4
  400466:	4628      	mov	r0, r5
  400468:	47d0      	blx	sl
			temp |= pixelmask;
  40046a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40046e:	464b      	mov	r3, r9
  400470:	b2d2      	uxtb	r2, r2
  400472:	4621      	mov	r1, r4
  400474:	4628      	mov	r0, r5
  400476:	47c0      	blx	r8
  400478:	3c01      	subs	r4, #1
  40047a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40047c:	42bc      	cmp	r4, r7
  40047e:	d1f1      	bne.n	400464 <gfx_mono_generic_draw_horizontal_line+0x74>
  400480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400484:	3801      	subs	r0, #1
  400486:	b2c7      	uxtb	r7, r0
  400488:	19d4      	adds	r4, r2, r7
  40048a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40048c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4004b8 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400490:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400492:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4004bc <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400496:	4621      	mov	r1, r4
  400498:	4628      	mov	r0, r5
  40049a:	47c0      	blx	r8
			temp &= ~pixelmask;
  40049c:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004a0:	2300      	movs	r3, #0
  4004a2:	b2d2      	uxtb	r2, r2
  4004a4:	4621      	mov	r1, r4
  4004a6:	4628      	mov	r0, r5
  4004a8:	47c8      	blx	r9
  4004aa:	3c01      	subs	r4, #1
  4004ac:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004ae:	42bc      	cmp	r4, r7
  4004b0:	d1f1      	bne.n	400496 <gfx_mono_generic_draw_horizontal_line+0xa6>
  4004b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004b6:	bf00      	nop
  4004b8:	00400a09 	.word	0x00400a09
  4004bc:	00400905 	.word	0x00400905

004004c0 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
	if (length == 0) {
  4004c0:	2a00      	cmp	r2, #0
  4004c2:	d048      	beq.n	400556 <gfx_mono_generic_draw_vertical_line+0x96>
{
  4004c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4004c8:	4614      	mov	r4, r2
  4004ca:	461f      	mov	r7, r3
  4004cc:	4606      	mov	r6, r0
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  4004ce:	1e4a      	subs	r2, r1, #1
  4004d0:	4422      	add	r2, r4
  4004d2:	b2d2      	uxtb	r2, r2

	if (y == y2) {
  4004d4:	4291      	cmp	r1, r2
  4004d6:	d031      	beq.n	40053c <gfx_mono_generic_draw_vertical_line+0x7c>
  4004d8:	2a1f      	cmp	r2, #31
  4004da:	bf28      	it	cs
  4004dc:	221f      	movcs	r2, #31
  4004de:	4615      	mov	r5, r2

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
		y2 = GFX_MONO_LCD_HEIGHT - 1;
	}

	gfx_coord_t y1page = y / 8;
  4004e0:	08cc      	lsrs	r4, r1, #3
	gfx_coord_t y2page = y2 / 8;
  4004e2:	ea4f 08d2 	mov.w	r8, r2, lsr #3

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  4004e6:	f001 0207 	and.w	r2, r1, #7
  4004ea:	23ff      	movs	r3, #255	; 0xff
  4004ec:	fa03 f202 	lsl.w	r2, r3, r2
  4004f0:	b2d2      	uxtb	r2, r2
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  4004f2:	f005 0507 	and.w	r5, r5, #7
  4004f6:	f1c5 0507 	rsb	r5, r5, #7
  4004fa:	fa43 f505 	asr.w	r5, r3, r5
  4004fe:	b2ed      	uxtb	r5, r5

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  400500:	4544      	cmp	r4, r8
  400502:	d020      	beq.n	400546 <gfx_mono_generic_draw_vertical_line+0x86>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  400504:	463b      	mov	r3, r7
  400506:	4601      	mov	r1, r0
  400508:	4620      	mov	r0, r4
  40050a:	f8df 904c 	ldr.w	r9, [pc, #76]	; 400558 <gfx_mono_generic_draw_vertical_line+0x98>
  40050e:	47c8      	blx	r9

		while (++y1page < y2page) {
  400510:	3401      	adds	r4, #1
  400512:	45a0      	cmp	r8, r4
  400514:	d90a      	bls.n	40052c <gfx_mono_generic_draw_vertical_line+0x6c>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  400516:	f04f 0aff 	mov.w	sl, #255	; 0xff
  40051a:	463b      	mov	r3, r7
  40051c:	4652      	mov	r2, sl
  40051e:	4631      	mov	r1, r6
  400520:	4620      	mov	r0, r4
  400522:	47c8      	blx	r9
		while (++y1page < y2page) {
  400524:	3401      	adds	r4, #1
  400526:	b2e4      	uxtb	r4, r4
  400528:	45a0      	cmp	r8, r4
  40052a:	d8f6      	bhi.n	40051a <gfx_mono_generic_draw_vertical_line+0x5a>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  40052c:	463b      	mov	r3, r7
  40052e:	462a      	mov	r2, r5
  400530:	4631      	mov	r1, r6
  400532:	4640      	mov	r0, r8
  400534:	4c08      	ldr	r4, [pc, #32]	; (400558 <gfx_mono_generic_draw_vertical_line+0x98>)
  400536:	47a0      	blx	r4
  400538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_draw_pixel(x, y, color);
  40053c:	461a      	mov	r2, r3
  40053e:	4b07      	ldr	r3, [pc, #28]	; (40055c <gfx_mono_generic_draw_vertical_line+0x9c>)
  400540:	4798      	blx	r3
		return;
  400542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  400546:	463b      	mov	r3, r7
  400548:	402a      	ands	r2, r5
  40054a:	4601      	mov	r1, r0
  40054c:	4620      	mov	r0, r4
  40054e:	4c02      	ldr	r4, [pc, #8]	; (400558 <gfx_mono_generic_draw_vertical_line+0x98>)
  400550:	47a0      	blx	r4
  400552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400556:	4770      	bx	lr
  400558:	00400a15 	.word	0x00400a15
  40055c:	004009a5 	.word	0x004009a5

00400560 <gfx_mono_generic_draw_line>:
 * \param[in]  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_line(gfx_coord_t x1, gfx_coord_t y1,
		gfx_coord_t x2, gfx_coord_t y2,
		enum gfx_mono_color color)
{
  400560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400564:	b085      	sub	sp, #20
  400566:	4604      	mov	r4, r0
  400568:	460d      	mov	r5, r1
  40056a:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
  40056e:	9101      	str	r1, [sp, #4]
	int8_t dx;
	int8_t dy;
	int8_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
  400570:	4290      	cmp	r0, r2
  400572:	d904      	bls.n	40057e <gfx_mono_generic_draw_line+0x1e>
  400574:	4629      	mov	r1, r5
		dx = x1;
		x1 = x2;
		x2 = dx;
		dy = y1;
		y1 = y2;
  400576:	461d      	mov	r5, r3
		y2 = dy;
  400578:	460b      	mov	r3, r1
		x1 = x2;
  40057a:	4614      	mov	r4, r2
		x2 = dx;
  40057c:	4602      	mov	r2, r0
	}

	dx = x2 - x1;
  40057e:	1b12      	subs	r2, r2, r4
  400580:	b2d2      	uxtb	r2, r2
  400582:	fa4f fb82 	sxtb.w	fp, r2
	dy = y2 - y1;
  400586:	1b5b      	subs	r3, r3, r5
  400588:	b2db      	uxtb	r3, r3
  40058a:	fa4f f883 	sxtb.w	r8, r3

	x = x1;
	y = y1;

	if (dx < 0) {
  40058e:	f1bb 0f00 	cmp.w	fp, #0
  400592:	db1b      	blt.n	4005cc <gfx_mono_generic_draw_line+0x6c>
		xinc = -1;
		dx = -dx;
	} else {
		xinc = 1;
  400594:	f04f 0901 	mov.w	r9, #1
	}

	if (dy < 0) {
  400598:	f1b8 0f00 	cmp.w	r8, #0
  40059c:	db1c      	blt.n	4005d8 <gfx_mono_generic_draw_line+0x78>
		yinc = -1;
		dy = -dy;
	} else {
		yinc = 1;
  40059e:	f04f 0a01 	mov.w	sl, #1
	}

	if (dx > dy) {
  4005a2:	45c3      	cmp	fp, r8
  4005a4:	dd34      	ble.n	400610 <gfx_mono_generic_draw_line+0xb0>
		e = dy - dx;
  4005a6:	fa5f f888 	uxtb.w	r8, r8
  4005aa:	fa5f f38b 	uxtb.w	r3, fp
  4005ae:	9302      	str	r3, [sp, #8]
  4005b0:	eba8 0603 	sub.w	r6, r8, r3
  4005b4:	b276      	sxtb	r6, r6
		for (i = 0; i <= dx; i++) {
  4005b6:	465b      	mov	r3, fp
  4005b8:	f1bb 0f00 	cmp.w	fp, #0
  4005bc:	db50      	blt.n	400660 <gfx_mono_generic_draw_line+0x100>
  4005be:	2700      	movs	r7, #0
			gfx_mono_draw_pixel(x, y, color);
  4005c0:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 400668 <gfx_mono_generic_draw_line+0x108>
  4005c4:	f8cd a00c 	str.w	sl, [sp, #12]
  4005c8:	469a      	mov	sl, r3
  4005ca:	e014      	b.n	4005f6 <gfx_mono_generic_draw_line+0x96>
		dx = -dx;
  4005cc:	4252      	negs	r2, r2
  4005ce:	fa4f fb82 	sxtb.w	fp, r2
		xinc = -1;
  4005d2:	f04f 39ff 	mov.w	r9, #4294967295
  4005d6:	e7df      	b.n	400598 <gfx_mono_generic_draw_line+0x38>
		dy = -dy;
  4005d8:	f1c3 0800 	rsb	r8, r3, #0
  4005dc:	fa4f f888 	sxtb.w	r8, r8
		yinc = -1;
  4005e0:	f04f 3aff 	mov.w	sl, #4294967295
  4005e4:	e7dd      	b.n	4005a2 <gfx_mono_generic_draw_line+0x42>
			if (e >= 0) {
				e -= dx;
				y += yinc;
			}

			e += dy;
  4005e6:	4446      	add	r6, r8
  4005e8:	b276      	sxtb	r6, r6
  4005ea:	444c      	add	r4, r9
  4005ec:	b2e4      	uxtb	r4, r4
		for (i = 0; i <= dx; i++) {
  4005ee:	3701      	adds	r7, #1
  4005f0:	b2ff      	uxtb	r7, r7
  4005f2:	4557      	cmp	r7, sl
  4005f4:	dc34      	bgt.n	400660 <gfx_mono_generic_draw_line+0x100>
			gfx_mono_draw_pixel(x, y, color);
  4005f6:	9a01      	ldr	r2, [sp, #4]
  4005f8:	4629      	mov	r1, r5
  4005fa:	4620      	mov	r0, r4
  4005fc:	47d8      	blx	fp
			if (e >= 0) {
  4005fe:	2e00      	cmp	r6, #0
  400600:	dbf1      	blt.n	4005e6 <gfx_mono_generic_draw_line+0x86>
				e -= dx;
  400602:	9b02      	ldr	r3, [sp, #8]
  400604:	1af6      	subs	r6, r6, r3
  400606:	b276      	sxtb	r6, r6
				y += yinc;
  400608:	9b03      	ldr	r3, [sp, #12]
  40060a:	441d      	add	r5, r3
  40060c:	b2ed      	uxtb	r5, r5
  40060e:	e7ea      	b.n	4005e6 <gfx_mono_generic_draw_line+0x86>
			x += xinc;
		}
	} else {
		e = dx - dy;
  400610:	fa5f fb8b 	uxtb.w	fp, fp
  400614:	fa5f f388 	uxtb.w	r3, r8
  400618:	9302      	str	r3, [sp, #8]
  40061a:	ebab 0603 	sub.w	r6, fp, r3
  40061e:	b276      	sxtb	r6, r6
		for (i = 0; i <= dy; i++) {
  400620:	4643      	mov	r3, r8
  400622:	f1b8 0f00 	cmp.w	r8, #0
  400626:	db1b      	blt.n	400660 <gfx_mono_generic_draw_line+0x100>
  400628:	2700      	movs	r7, #0
			gfx_mono_draw_pixel(x, y, color);
  40062a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400668 <gfx_mono_generic_draw_line+0x108>
  40062e:	f8cd 900c 	str.w	r9, [sp, #12]
  400632:	4699      	mov	r9, r3
  400634:	e007      	b.n	400646 <gfx_mono_generic_draw_line+0xe6>
			if (e >= 0) {
				e -= dy;
				x += xinc;
			}

			e += dx;
  400636:	445e      	add	r6, fp
  400638:	b276      	sxtb	r6, r6
  40063a:	4455      	add	r5, sl
  40063c:	b2ed      	uxtb	r5, r5
		for (i = 0; i <= dy; i++) {
  40063e:	3701      	adds	r7, #1
  400640:	b2ff      	uxtb	r7, r7
  400642:	454f      	cmp	r7, r9
  400644:	dc0c      	bgt.n	400660 <gfx_mono_generic_draw_line+0x100>
			gfx_mono_draw_pixel(x, y, color);
  400646:	9a01      	ldr	r2, [sp, #4]
  400648:	4629      	mov	r1, r5
  40064a:	4620      	mov	r0, r4
  40064c:	47c0      	blx	r8
			if (e >= 0) {
  40064e:	2e00      	cmp	r6, #0
  400650:	dbf1      	blt.n	400636 <gfx_mono_generic_draw_line+0xd6>
				e -= dy;
  400652:	9b02      	ldr	r3, [sp, #8]
  400654:	1af6      	subs	r6, r6, r3
  400656:	b276      	sxtb	r6, r6
				x += xinc;
  400658:	9b03      	ldr	r3, [sp, #12]
  40065a:	441c      	add	r4, r3
  40065c:	b2e4      	uxtb	r4, r4
  40065e:	e7ea      	b.n	400636 <gfx_mono_generic_draw_line+0xd6>
			y += yinc;
		}
	}
}
  400660:	b005      	add	sp, #20
  400662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400666:	bf00      	nop
  400668:	004009a5 	.word	0x004009a5

0040066c <gfx_mono_generic_draw_rect>:
 * \param[in] color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  40066c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400670:	4604      	mov	r4, r0
  400672:	460f      	mov	r7, r1
  400674:	4616      	mov	r6, r2
  400676:	4698      	mov	r8, r3
  400678:	f89d 5020 	ldrb.w	r5, [sp, #32]
	gfx_mono_draw_horizontal_line(x, y, width, color);
  40067c:	462b      	mov	r3, r5
  40067e:	f8df 9034 	ldr.w	r9, [pc, #52]	; 4006b4 <gfx_mono_generic_draw_rect+0x48>
  400682:	47c8      	blx	r9
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
  400684:	f108 31ff 	add.w	r1, r8, #4294967295
  400688:	4439      	add	r1, r7
  40068a:	462b      	mov	r3, r5
  40068c:	4632      	mov	r2, r6
  40068e:	b2c9      	uxtb	r1, r1
  400690:	4620      	mov	r0, r4
  400692:	47c8      	blx	r9

	gfx_mono_draw_vertical_line(x, y, height, color);
  400694:	462b      	mov	r3, r5
  400696:	4642      	mov	r2, r8
  400698:	4639      	mov	r1, r7
  40069a:	4620      	mov	r0, r4
  40069c:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4006b8 <gfx_mono_generic_draw_rect+0x4c>
  4006a0:	47c8      	blx	r9
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
  4006a2:	1e70      	subs	r0, r6, #1
  4006a4:	4420      	add	r0, r4
  4006a6:	462b      	mov	r3, r5
  4006a8:	4642      	mov	r2, r8
  4006aa:	4639      	mov	r1, r7
  4006ac:	b2c0      	uxtb	r0, r0
  4006ae:	47c8      	blx	r9
  4006b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006b4:	004003f1 	.word	0x004003f1
  4006b8:	004004c1 	.word	0x004004c1

004006bc <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4006bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4006c0:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4006c4:	b18b      	cbz	r3, 4006ea <gfx_mono_generic_draw_filled_rect+0x2e>
  4006c6:	461c      	mov	r4, r3
  4006c8:	4690      	mov	r8, r2
  4006ca:	4606      	mov	r6, r0
  4006cc:	1e4d      	subs	r5, r1, #1
  4006ce:	b2ed      	uxtb	r5, r5
  4006d0:	442c      	add	r4, r5
  4006d2:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4006d4:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4006f0 <gfx_mono_generic_draw_filled_rect+0x34>
  4006d8:	463b      	mov	r3, r7
  4006da:	4642      	mov	r2, r8
  4006dc:	4621      	mov	r1, r4
  4006de:	4630      	mov	r0, r6
  4006e0:	47c8      	blx	r9
  4006e2:	3c01      	subs	r4, #1
  4006e4:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4006e6:	42ac      	cmp	r4, r5
  4006e8:	d1f6      	bne.n	4006d8 <gfx_mono_generic_draw_filled_rect+0x1c>
  4006ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006ee:	bf00      	nop
  4006f0:	004003f1 	.word	0x004003f1

004006f4 <gfx_mono_generic_draw_filled_circle>:
 * \param[in]  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
  4006f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006f8:	b085      	sub	sp, #20
  4006fa:	4681      	mov	r9, r0
  4006fc:	9100      	str	r1, [sp, #0]
  4006fe:	9301      	str	r3, [sp, #4]
  400700:	f89d b038 	ldrb.w	fp, [sp, #56]	; 0x38
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
  400704:	b17a      	cbz	r2, 400726 <gfx_mono_generic_draw_filled_circle+0x32>
  400706:	4616      	mov	r6, r2
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
  400708:	0055      	lsls	r5, r2, #1
  40070a:	f1c5 0503 	rsb	r5, r5, #3
  40070e:	2701      	movs	r7, #1
  400710:	f04f 0800 	mov.w	r8, #0

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
  400714:	f00b 0303 	and.w	r3, fp, #3
  400718:	9302      	str	r3, [sp, #8]
			gfx_mono_draw_vertical_line(x + offset_y,
  40071a:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 40080c <gfx_mono_generic_draw_filled_circle+0x118>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
  40071e:	f00b 030c 	and.w	r3, fp, #12
  400722:	9303      	str	r3, [sp, #12]
  400724:	e04d      	b.n	4007c2 <gfx_mono_generic_draw_filled_circle+0xce>
		gfx_mono_draw_pixel(x, y, color);
  400726:	461a      	mov	r2, r3
  400728:	4b37      	ldr	r3, [pc, #220]	; (400808 <gfx_mono_generic_draw_filled_circle+0x114>)
  40072a:	4798      	blx	r3
		}

		/* Next X. */
		++offset_x;
	}
}
  40072c:	b005      	add	sp, #20
  40072e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			gfx_mono_draw_vertical_line(x + offset_y,
  400732:	9b00      	ldr	r3, [sp, #0]
  400734:	1b19      	subs	r1, r3, r4
  400736:	eb09 0006 	add.w	r0, r9, r6
  40073a:	9b01      	ldr	r3, [sp, #4]
  40073c:	463a      	mov	r2, r7
  40073e:	b2c9      	uxtb	r1, r1
  400740:	b2c0      	uxtb	r0, r0
  400742:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  400744:	1c72      	adds	r2, r6, #1
  400746:	9900      	ldr	r1, [sp, #0]
  400748:	1b89      	subs	r1, r1, r6
  40074a:	eb09 0004 	add.w	r0, r9, r4
  40074e:	9b01      	ldr	r3, [sp, #4]
  400750:	b2d2      	uxtb	r2, r2
  400752:	b2c9      	uxtb	r1, r1
  400754:	b2c0      	uxtb	r0, r0
  400756:	47d0      	blx	sl
  400758:	e038      	b.n	4007cc <gfx_mono_generic_draw_filled_circle+0xd8>
			gfx_mono_draw_vertical_line(x - offset_y,
  40075a:	9b00      	ldr	r3, [sp, #0]
  40075c:	1b19      	subs	r1, r3, r4
  40075e:	eba9 0006 	sub.w	r0, r9, r6
  400762:	9b01      	ldr	r3, [sp, #4]
  400764:	463a      	mov	r2, r7
  400766:	b2c9      	uxtb	r1, r1
  400768:	b2c0      	uxtb	r0, r0
  40076a:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  40076c:	1c72      	adds	r2, r6, #1
  40076e:	9900      	ldr	r1, [sp, #0]
  400770:	1b89      	subs	r1, r1, r6
  400772:	eba9 0004 	sub.w	r0, r9, r4
  400776:	9b01      	ldr	r3, [sp, #4]
  400778:	b2d2      	uxtb	r2, r2
  40077a:	b2c9      	uxtb	r1, r1
  40077c:	b2c0      	uxtb	r0, r0
  40077e:	47d0      	blx	sl
  400780:	e027      	b.n	4007d2 <gfx_mono_generic_draw_filled_circle+0xde>
			gfx_mono_draw_vertical_line(x - offset_y,
  400782:	eba9 0006 	sub.w	r0, r9, r6
  400786:	9b01      	ldr	r3, [sp, #4]
  400788:	463a      	mov	r2, r7
  40078a:	9900      	ldr	r1, [sp, #0]
  40078c:	b2c0      	uxtb	r0, r0
  40078e:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  400790:	1c72      	adds	r2, r6, #1
  400792:	eba9 0004 	sub.w	r0, r9, r4
  400796:	9b01      	ldr	r3, [sp, #4]
  400798:	b2d2      	uxtb	r2, r2
  40079a:	9900      	ldr	r1, [sp, #0]
  40079c:	b2c0      	uxtb	r0, r0
  40079e:	47d0      	blx	sl
  4007a0:	e01a      	b.n	4007d8 <gfx_mono_generic_draw_filled_circle+0xe4>
		if (error < 0) {
  4007a2:	2d00      	cmp	r5, #0
  4007a4:	db2b      	blt.n	4007fe <gfx_mono_generic_draw_filled_circle+0x10a>
			error += (((offset_x - offset_y) << 2) + 10);
  4007a6:	1ba4      	subs	r4, r4, r6
  4007a8:	350a      	adds	r5, #10
  4007aa:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  4007ae:	b225      	sxth	r5, r4
			--offset_y;
  4007b0:	3e01      	subs	r6, #1
  4007b2:	b2f6      	uxtb	r6, r6
  4007b4:	f108 0801 	add.w	r8, r8, #1
  4007b8:	1c7b      	adds	r3, r7, #1
  4007ba:	b2db      	uxtb	r3, r3
	while (offset_x <= offset_y) {
  4007bc:	42be      	cmp	r6, r7
  4007be:	d3b5      	bcc.n	40072c <gfx_mono_generic_draw_filled_circle+0x38>
  4007c0:	461f      	mov	r7, r3
  4007c2:	fa5f f488 	uxtb.w	r4, r8
		if (quadrant_mask & GFX_QUADRANT0) {
  4007c6:	9b02      	ldr	r3, [sp, #8]
  4007c8:	2b00      	cmp	r3, #0
  4007ca:	d1b2      	bne.n	400732 <gfx_mono_generic_draw_filled_circle+0x3e>
		if (quadrant_mask & GFX_QUADRANT1) {
  4007cc:	9b03      	ldr	r3, [sp, #12]
  4007ce:	2b00      	cmp	r3, #0
  4007d0:	d1c3      	bne.n	40075a <gfx_mono_generic_draw_filled_circle+0x66>
		if (quadrant_mask & GFX_QUADRANT2) {
  4007d2:	f01b 0f30 	tst.w	fp, #48	; 0x30
  4007d6:	d1d4      	bne.n	400782 <gfx_mono_generic_draw_filled_circle+0x8e>
		if (quadrant_mask & GFX_QUADRANT3) {
  4007d8:	f01b 0fc0 	tst.w	fp, #192	; 0xc0
  4007dc:	d0e1      	beq.n	4007a2 <gfx_mono_generic_draw_filled_circle+0xae>
			gfx_mono_draw_vertical_line(x + offset_y,
  4007de:	eb09 0006 	add.w	r0, r9, r6
  4007e2:	9b01      	ldr	r3, [sp, #4]
  4007e4:	463a      	mov	r2, r7
  4007e6:	9900      	ldr	r1, [sp, #0]
  4007e8:	b2c0      	uxtb	r0, r0
  4007ea:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  4007ec:	1c72      	adds	r2, r6, #1
  4007ee:	eb09 0004 	add.w	r0, r9, r4
  4007f2:	9b01      	ldr	r3, [sp, #4]
  4007f4:	b2d2      	uxtb	r2, r2
  4007f6:	9900      	ldr	r1, [sp, #0]
  4007f8:	b2c0      	uxtb	r0, r0
  4007fa:	47d0      	blx	sl
  4007fc:	e7d1      	b.n	4007a2 <gfx_mono_generic_draw_filled_circle+0xae>
			error += ((offset_x << 2) + 6);
  4007fe:	3506      	adds	r5, #6
  400800:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  400804:	b22d      	sxth	r5, r5
  400806:	e7d5      	b.n	4007b4 <gfx_mono_generic_draw_filled_circle+0xc0>
  400808:	004009a5 	.word	0x004009a5
  40080c:	004004c1 	.word	0x004004c1

00400810 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400814:	b083      	sub	sp, #12
  400816:	4604      	mov	r4, r0
  400818:	4688      	mov	r8, r1
  40081a:	4691      	mov	r9, r2
  40081c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40081e:	7a5b      	ldrb	r3, [r3, #9]
  400820:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400824:	2100      	movs	r1, #0
  400826:	9100      	str	r1, [sp, #0]
  400828:	4649      	mov	r1, r9
  40082a:	4640      	mov	r0, r8
  40082c:	4d21      	ldr	r5, [pc, #132]	; (4008b4 <gfx_mono_draw_char+0xa4>)
  40082e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400830:	f89b 3000 	ldrb.w	r3, [fp]
  400834:	b113      	cbz	r3, 40083c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400836:	b003      	add	sp, #12
  400838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40083c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400840:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400842:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400846:	bf18      	it	ne
  400848:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40084a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40084e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400852:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400854:	fb17 f70a 	smulbb	r7, r7, sl
  400858:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  40085c:	f8db 3004 	ldr.w	r3, [fp, #4]
  400860:	fa13 f787 	uxtah	r7, r3, r7
  400864:	e01f      	b.n	4008a6 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400866:	0064      	lsls	r4, r4, #1
  400868:	b2e4      	uxtb	r4, r4
  40086a:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  40086c:	b2eb      	uxtb	r3, r5
  40086e:	429e      	cmp	r6, r3
  400870:	d910      	bls.n	400894 <gfx_mono_draw_char+0x84>
  400872:	b2eb      	uxtb	r3, r5
  400874:	eb08 0003 	add.w	r0, r8, r3
  400878:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  40087a:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40087e:	bf08      	it	eq
  400880:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400884:	f014 0f80 	tst.w	r4, #128	; 0x80
  400888:	d0ed      	beq.n	400866 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40088a:	2201      	movs	r2, #1
  40088c:	4649      	mov	r1, r9
  40088e:	4b0a      	ldr	r3, [pc, #40]	; (4008b8 <gfx_mono_draw_char+0xa8>)
  400890:	4798      	blx	r3
  400892:	e7e8      	b.n	400866 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400894:	f109 0901 	add.w	r9, r9, #1
  400898:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  40089c:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4008a0:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4008a4:	d0c7      	beq.n	400836 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4008a6:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4008aa:	2e00      	cmp	r6, #0
  4008ac:	d0f2      	beq.n	400894 <gfx_mono_draw_char+0x84>
  4008ae:	2500      	movs	r5, #0
  4008b0:	462c      	mov	r4, r5
  4008b2:	e7de      	b.n	400872 <gfx_mono_draw_char+0x62>
  4008b4:	004006bd 	.word	0x004006bd
  4008b8:	004009a5 	.word	0x004009a5

004008bc <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4008bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4008c0:	4604      	mov	r4, r0
  4008c2:	4690      	mov	r8, r2
  4008c4:	461d      	mov	r5, r3
  4008c6:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4008c8:	4f0d      	ldr	r7, [pc, #52]	; (400900 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4008ca:	460e      	mov	r6, r1
  4008cc:	e008      	b.n	4008e0 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4008ce:	7a6a      	ldrb	r2, [r5, #9]
  4008d0:	3201      	adds	r2, #1
  4008d2:	4442      	add	r2, r8
  4008d4:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4008d8:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4008da:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4008de:	b16b      	cbz	r3, 4008fc <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4008e0:	7820      	ldrb	r0, [r4, #0]
  4008e2:	280a      	cmp	r0, #10
  4008e4:	d0f3      	beq.n	4008ce <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4008e6:	280d      	cmp	r0, #13
  4008e8:	d0f7      	beq.n	4008da <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4008ea:	462b      	mov	r3, r5
  4008ec:	4642      	mov	r2, r8
  4008ee:	4649      	mov	r1, r9
  4008f0:	47b8      	blx	r7
			x += font->width;
  4008f2:	7a2b      	ldrb	r3, [r5, #8]
  4008f4:	4499      	add	r9, r3
  4008f6:	fa5f f989 	uxtb.w	r9, r9
  4008fa:	e7ee      	b.n	4008da <gfx_mono_draw_string+0x1e>
}
  4008fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400900:	00400811 	.word	0x00400811

00400904 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400904:	b570      	push	{r4, r5, r6, lr}
  400906:	4604      	mov	r4, r0
  400908:	460d      	mov	r5, r1
  40090a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40090c:	b91b      	cbnz	r3, 400916 <gfx_mono_ssd1306_put_byte+0x12>
  40090e:	4b0d      	ldr	r3, [pc, #52]	; (400944 <gfx_mono_ssd1306_put_byte+0x40>)
  400910:	4798      	blx	r3
  400912:	42b0      	cmp	r0, r6
  400914:	d015      	beq.n	400942 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400916:	4632      	mov	r2, r6
  400918:	4629      	mov	r1, r5
  40091a:	4620      	mov	r0, r4
  40091c:	4b0a      	ldr	r3, [pc, #40]	; (400948 <gfx_mono_ssd1306_put_byte+0x44>)
  40091e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400920:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400924:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400928:	4c08      	ldr	r4, [pc, #32]	; (40094c <gfx_mono_ssd1306_put_byte+0x48>)
  40092a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40092c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400930:	f040 0010 	orr.w	r0, r0, #16
  400934:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400936:	f005 000f 	and.w	r0, r5, #15
  40093a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40093c:	4630      	mov	r0, r6
  40093e:	4b04      	ldr	r3, [pc, #16]	; (400950 <gfx_mono_ssd1306_put_byte+0x4c>)
  400940:	4798      	blx	r3
  400942:	bd70      	pop	{r4, r5, r6, pc}
  400944:	004003e1 	.word	0x004003e1
  400948:	004003d1 	.word	0x004003d1
  40094c:	00400a59 	.word	0x00400a59
  400950:	00400c79 	.word	0x00400c79

00400954 <gfx_mono_ssd1306_init>:
{
  400954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400958:	480d      	ldr	r0, [pc, #52]	; (400990 <gfx_mono_ssd1306_init+0x3c>)
  40095a:	4b0e      	ldr	r3, [pc, #56]	; (400994 <gfx_mono_ssd1306_init+0x40>)
  40095c:	4798      	blx	r3
	ssd1306_init();
  40095e:	4b0e      	ldr	r3, [pc, #56]	; (400998 <gfx_mono_ssd1306_init+0x44>)
  400960:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400962:	2040      	movs	r0, #64	; 0x40
  400964:	4b0d      	ldr	r3, [pc, #52]	; (40099c <gfx_mono_ssd1306_init+0x48>)
  400966:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400968:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40096a:	f04f 0801 	mov.w	r8, #1
  40096e:	462f      	mov	r7, r5
  400970:	4e0b      	ldr	r6, [pc, #44]	; (4009a0 <gfx_mono_ssd1306_init+0x4c>)
{
  400972:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400974:	4643      	mov	r3, r8
  400976:	463a      	mov	r2, r7
  400978:	b2e1      	uxtb	r1, r4
  40097a:	4628      	mov	r0, r5
  40097c:	47b0      	blx	r6
  40097e:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400980:	2c80      	cmp	r4, #128	; 0x80
  400982:	d1f7      	bne.n	400974 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400984:	3501      	adds	r5, #1
  400986:	b2ed      	uxtb	r5, r5
  400988:	2d04      	cmp	r5, #4
  40098a:	d1f2      	bne.n	400972 <gfx_mono_ssd1306_init+0x1e>
  40098c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400990:	204009fc 	.word	0x204009fc
  400994:	004003c5 	.word	0x004003c5
  400998:	00400a99 	.word	0x00400a99
  40099c:	00400a59 	.word	0x00400a59
  4009a0:	00400905 	.word	0x00400905

004009a4 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4009a4:	09c3      	lsrs	r3, r0, #7
  4009a6:	d12a      	bne.n	4009fe <gfx_mono_ssd1306_draw_pixel+0x5a>
  4009a8:	291f      	cmp	r1, #31
  4009aa:	d828      	bhi.n	4009fe <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4009ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009b0:	4614      	mov	r4, r2
  4009b2:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4009b4:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4009b6:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4009ba:	2201      	movs	r2, #1
  4009bc:	fa02 f701 	lsl.w	r7, r2, r1
  4009c0:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4009c4:	4601      	mov	r1, r0
  4009c6:	4630      	mov	r0, r6
  4009c8:	4b0d      	ldr	r3, [pc, #52]	; (400a00 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4009ca:	4798      	blx	r3
  4009cc:	4602      	mov	r2, r0
	switch (color) {
  4009ce:	2c01      	cmp	r4, #1
  4009d0:	d009      	beq.n	4009e6 <gfx_mono_ssd1306_draw_pixel+0x42>
  4009d2:	b164      	cbz	r4, 4009ee <gfx_mono_ssd1306_draw_pixel+0x4a>
  4009d4:	2c02      	cmp	r4, #2
  4009d6:	d00e      	beq.n	4009f6 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4009d8:	2300      	movs	r3, #0
  4009da:	4629      	mov	r1, r5
  4009dc:	4630      	mov	r0, r6
  4009de:	4c09      	ldr	r4, [pc, #36]	; (400a04 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4009e0:	47a0      	blx	r4
  4009e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4009e6:	ea48 0200 	orr.w	r2, r8, r0
  4009ea:	b2d2      	uxtb	r2, r2
		break;
  4009ec:	e7f4      	b.n	4009d8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4009ee:	ea20 0207 	bic.w	r2, r0, r7
  4009f2:	b2d2      	uxtb	r2, r2
		break;
  4009f4:	e7f0      	b.n	4009d8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4009f6:	ea88 0200 	eor.w	r2, r8, r0
  4009fa:	b2d2      	uxtb	r2, r2
		break;
  4009fc:	e7ec      	b.n	4009d8 <gfx_mono_ssd1306_draw_pixel+0x34>
  4009fe:	4770      	bx	lr
  400a00:	004003e1 	.word	0x004003e1
  400a04:	00400905 	.word	0x00400905

00400a08 <gfx_mono_ssd1306_get_byte>:
{
  400a08:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400a0a:	4b01      	ldr	r3, [pc, #4]	; (400a10 <gfx_mono_ssd1306_get_byte+0x8>)
  400a0c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400a0e:	bd08      	pop	{r3, pc}
  400a10:	004003e1 	.word	0x004003e1

00400a14 <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  400a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400a16:	4605      	mov	r5, r0
  400a18:	460e      	mov	r6, r1
  400a1a:	4617      	mov	r7, r2
  400a1c:	461c      	mov	r4, r3
	return gfx_mono_framebuffer_get_byte(page, column);
  400a1e:	4b0c      	ldr	r3, [pc, #48]	; (400a50 <gfx_mono_ssd1306_mask_byte+0x3c>)
  400a20:	4798      	blx	r3
  400a22:	4602      	mov	r2, r0
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);

	switch (color) {
  400a24:	2c01      	cmp	r4, #1
  400a26:	d008      	beq.n	400a3a <gfx_mono_ssd1306_mask_byte+0x26>
  400a28:	b154      	cbz	r4, 400a40 <gfx_mono_ssd1306_mask_byte+0x2c>
  400a2a:	2c02      	cmp	r4, #2
  400a2c:	d00c      	beq.n	400a48 <gfx_mono_ssd1306_mask_byte+0x34>

	default:
		break;
	}

	gfx_mono_put_byte(page, column, temp);
  400a2e:	2300      	movs	r3, #0
  400a30:	4631      	mov	r1, r6
  400a32:	4628      	mov	r0, r5
  400a34:	4c07      	ldr	r4, [pc, #28]	; (400a54 <gfx_mono_ssd1306_mask_byte+0x40>)
  400a36:	47a0      	blx	r4
  400a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		temp |= pixel_mask;
  400a3a:	433a      	orrs	r2, r7
  400a3c:	b2d2      	uxtb	r2, r2
		break;
  400a3e:	e7f6      	b.n	400a2e <gfx_mono_ssd1306_mask_byte+0x1a>
		temp &= ~pixel_mask;
  400a40:	ea20 0207 	bic.w	r2, r0, r7
  400a44:	b2d2      	uxtb	r2, r2
		break;
  400a46:	e7f2      	b.n	400a2e <gfx_mono_ssd1306_mask_byte+0x1a>
		temp ^= pixel_mask;
  400a48:	407a      	eors	r2, r7
  400a4a:	b2d2      	uxtb	r2, r2
		break;
  400a4c:	e7ef      	b.n	400a2e <gfx_mono_ssd1306_mask_byte+0x1a>
  400a4e:	bf00      	nop
  400a50:	004003e1 	.word	0x004003e1
  400a54:	00400905 	.word	0x00400905

00400a58 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400a58:	b538      	push	{r3, r4, r5, lr}
  400a5a:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a5c:	2208      	movs	r2, #8
  400a5e:	4b09      	ldr	r3, [pc, #36]	; (400a84 <ssd1306_write_command+0x2c>)
  400a60:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a62:	4c09      	ldr	r4, [pc, #36]	; (400a88 <ssd1306_write_command+0x30>)
  400a64:	2101      	movs	r1, #1
  400a66:	4620      	mov	r0, r4
  400a68:	4b08      	ldr	r3, [pc, #32]	; (400a8c <ssd1306_write_command+0x34>)
  400a6a:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400a6c:	2301      	movs	r3, #1
  400a6e:	461a      	mov	r2, r3
  400a70:	4629      	mov	r1, r5
  400a72:	4620      	mov	r0, r4
  400a74:	4c06      	ldr	r4, [pc, #24]	; (400a90 <ssd1306_write_command+0x38>)
  400a76:	47a0      	blx	r4
	delay_us(10);
  400a78:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400a7c:	4b05      	ldr	r3, [pc, #20]	; (400a94 <ssd1306_write_command+0x3c>)
  400a7e:	4798      	blx	r3
  400a80:	bd38      	pop	{r3, r4, r5, pc}
  400a82:	bf00      	nop
  400a84:	400e1000 	.word	0x400e1000
  400a88:	40008000 	.word	0x40008000
  400a8c:	0040029d 	.word	0x0040029d
  400a90:	004002b3 	.word	0x004002b3
  400a94:	20400001 	.word	0x20400001

00400a98 <ssd1306_init>:
{
  400a98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a9c:	4d66      	ldr	r5, [pc, #408]	; (400c38 <ssd1306_init+0x1a0>)
  400a9e:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400aa2:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aa4:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400aa8:	4b64      	ldr	r3, [pc, #400]	; (400c3c <ssd1306_init+0x1a4>)
  400aaa:	2708      	movs	r7, #8
  400aac:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aae:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400ab2:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ab4:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ab8:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400aba:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400abc:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400ac0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400ac2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400ac6:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ac8:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400aca:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400ace:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400ad0:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ad2:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ad6:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ad8:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ada:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400ade:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ae0:	f022 0208 	bic.w	r2, r2, #8
  400ae4:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ae6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400ae8:	f022 0208 	bic.w	r2, r2, #8
  400aec:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400aee:	601f      	str	r7, [r3, #0]
  400af0:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400af2:	631f      	str	r7, [r3, #48]	; 0x30
  400af4:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400af6:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400c74 <ssd1306_init+0x1dc>
  400afa:	2300      	movs	r3, #0
  400afc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400b00:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b04:	4640      	mov	r0, r8
  400b06:	4c4e      	ldr	r4, [pc, #312]	; (400c40 <ssd1306_init+0x1a8>)
  400b08:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400b0a:	2300      	movs	r3, #0
  400b0c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b10:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b14:	4640      	mov	r0, r8
  400b16:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400b18:	2300      	movs	r3, #0
  400b1a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b1e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b22:	4640      	mov	r0, r8
  400b24:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400b26:	2300      	movs	r3, #0
  400b28:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400b2c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b30:	4640      	mov	r0, r8
  400b32:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400b34:	2300      	movs	r3, #0
  400b36:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b3a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b3e:	4640      	mov	r0, r8
  400b40:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400b42:	2300      	movs	r3, #0
  400b44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b48:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b4c:	4640      	mov	r0, r8
  400b4e:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400b50:	4c3c      	ldr	r4, [pc, #240]	; (400c44 <ssd1306_init+0x1ac>)
  400b52:	f04f 0902 	mov.w	r9, #2
  400b56:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400b5a:	f04f 0880 	mov.w	r8, #128	; 0x80
  400b5e:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400b62:	6863      	ldr	r3, [r4, #4]
  400b64:	f043 0301 	orr.w	r3, r3, #1
  400b68:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400b6a:	463a      	mov	r2, r7
  400b6c:	2101      	movs	r1, #1
  400b6e:	4620      	mov	r0, r4
  400b70:	4b35      	ldr	r3, [pc, #212]	; (400c48 <ssd1306_init+0x1b0>)
  400b72:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400b74:	2200      	movs	r2, #0
  400b76:	2101      	movs	r1, #1
  400b78:	4620      	mov	r0, r4
  400b7a:	4b34      	ldr	r3, [pc, #208]	; (400c4c <ssd1306_init+0x1b4>)
  400b7c:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400b7e:	2200      	movs	r2, #0
  400b80:	2101      	movs	r1, #1
  400b82:	4620      	mov	r0, r4
  400b84:	4b32      	ldr	r3, [pc, #200]	; (400c50 <ssd1306_init+0x1b8>)
  400b86:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400b88:	6863      	ldr	r3, [r4, #4]
  400b8a:	f023 0302 	bic.w	r3, r3, #2
  400b8e:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400b90:	2200      	movs	r2, #0
  400b92:	2101      	movs	r1, #1
  400b94:	4620      	mov	r0, r4
  400b96:	4b2f      	ldr	r3, [pc, #188]	; (400c54 <ssd1306_init+0x1bc>)
  400b98:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400b9a:	6863      	ldr	r3, [r4, #4]
  400b9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400ba0:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400ba2:	6863      	ldr	r3, [r4, #4]
  400ba4:	f043 0310 	orr.w	r3, r3, #16
  400ba8:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400baa:	492b      	ldr	r1, [pc, #172]	; (400c58 <ssd1306_init+0x1c0>)
  400bac:	482b      	ldr	r0, [pc, #172]	; (400c5c <ssd1306_init+0x1c4>)
  400bae:	4b2c      	ldr	r3, [pc, #176]	; (400c60 <ssd1306_init+0x1c8>)
  400bb0:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400bb2:	b2c2      	uxtb	r2, r0
  400bb4:	2101      	movs	r1, #1
  400bb6:	4620      	mov	r0, r4
  400bb8:	4b2a      	ldr	r3, [pc, #168]	; (400c64 <ssd1306_init+0x1cc>)
  400bba:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400bbc:	4620      	mov	r0, r4
  400bbe:	4b2a      	ldr	r3, [pc, #168]	; (400c68 <ssd1306_init+0x1d0>)
  400bc0:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400bc2:	2301      	movs	r3, #1
  400bc4:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400bc6:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400bc8:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400bcc:	4c27      	ldr	r4, [pc, #156]	; (400c6c <ssd1306_init+0x1d4>)
  400bce:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400bd0:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400bd2:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400bd6:	47a0      	blx	r4
  400bd8:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400bda:	20a8      	movs	r0, #168	; 0xa8
  400bdc:	4c24      	ldr	r4, [pc, #144]	; (400c70 <ssd1306_init+0x1d8>)
  400bde:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400be0:	201f      	movs	r0, #31
  400be2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400be4:	20d3      	movs	r0, #211	; 0xd3
  400be6:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400be8:	2000      	movs	r0, #0
  400bea:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400bec:	2040      	movs	r0, #64	; 0x40
  400bee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400bf0:	20a1      	movs	r0, #161	; 0xa1
  400bf2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400bf4:	20c8      	movs	r0, #200	; 0xc8
  400bf6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400bf8:	20da      	movs	r0, #218	; 0xda
  400bfa:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400bfc:	4648      	mov	r0, r9
  400bfe:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400c00:	2081      	movs	r0, #129	; 0x81
  400c02:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400c04:	208f      	movs	r0, #143	; 0x8f
  400c06:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400c08:	20a4      	movs	r0, #164	; 0xa4
  400c0a:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400c0c:	20a6      	movs	r0, #166	; 0xa6
  400c0e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400c10:	20d5      	movs	r0, #213	; 0xd5
  400c12:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400c14:	4640      	mov	r0, r8
  400c16:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400c18:	208d      	movs	r0, #141	; 0x8d
  400c1a:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400c1c:	2014      	movs	r0, #20
  400c1e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400c20:	20db      	movs	r0, #219	; 0xdb
  400c22:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400c24:	2040      	movs	r0, #64	; 0x40
  400c26:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400c28:	20d9      	movs	r0, #217	; 0xd9
  400c2a:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400c2c:	20f1      	movs	r0, #241	; 0xf1
  400c2e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400c30:	20af      	movs	r0, #175	; 0xaf
  400c32:	47a0      	blx	r4
  400c34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400c38:	400e1200 	.word	0x400e1200
  400c3c:	400e1000 	.word	0x400e1000
  400c40:	00400f7d 	.word	0x00400f7d
  400c44:	40008000 	.word	0x40008000
  400c48:	00400323 	.word	0x00400323
  400c4c:	004002e7 	.word	0x004002e7
  400c50:	00400305 	.word	0x00400305
  400c54:	00400369 	.word	0x00400369
  400c58:	08f0d180 	.word	0x08f0d180
  400c5c:	001e8480 	.word	0x001e8480
  400c60:	0040037d 	.word	0x0040037d
  400c64:	00400393 	.word	0x00400393
  400c68:	00400271 	.word	0x00400271
  400c6c:	20400001 	.word	0x20400001
  400c70:	00400a59 	.word	0x00400a59
  400c74:	400e1400 	.word	0x400e1400

00400c78 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400c78:	b538      	push	{r3, r4, r5, lr}
  400c7a:	4605      	mov	r5, r0
  400c7c:	2208      	movs	r2, #8
  400c7e:	4b09      	ldr	r3, [pc, #36]	; (400ca4 <ssd1306_write_data+0x2c>)
  400c80:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400c82:	4c09      	ldr	r4, [pc, #36]	; (400ca8 <ssd1306_write_data+0x30>)
  400c84:	2101      	movs	r1, #1
  400c86:	4620      	mov	r0, r4
  400c88:	4b08      	ldr	r3, [pc, #32]	; (400cac <ssd1306_write_data+0x34>)
  400c8a:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400c8c:	2301      	movs	r3, #1
  400c8e:	461a      	mov	r2, r3
  400c90:	4629      	mov	r1, r5
  400c92:	4620      	mov	r0, r4
  400c94:	4c06      	ldr	r4, [pc, #24]	; (400cb0 <ssd1306_write_data+0x38>)
  400c96:	47a0      	blx	r4
	delay_us(10);
  400c98:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400c9c:	4b05      	ldr	r3, [pc, #20]	; (400cb4 <ssd1306_write_data+0x3c>)
  400c9e:	4798      	blx	r3
  400ca0:	bd38      	pop	{r3, r4, r5, pc}
  400ca2:	bf00      	nop
  400ca4:	400e1000 	.word	0x400e1000
  400ca8:	40008000 	.word	0x40008000
  400cac:	0040029d 	.word	0x0040029d
  400cb0:	004002b3 	.word	0x004002b3
  400cb4:	20400001 	.word	0x20400001

00400cb8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400cb8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400cba:	4810      	ldr	r0, [pc, #64]	; (400cfc <sysclk_init+0x44>)
  400cbc:	4b10      	ldr	r3, [pc, #64]	; (400d00 <sysclk_init+0x48>)
  400cbe:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400cc0:	213e      	movs	r1, #62	; 0x3e
  400cc2:	2000      	movs	r0, #0
  400cc4:	4b0f      	ldr	r3, [pc, #60]	; (400d04 <sysclk_init+0x4c>)
  400cc6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400cc8:	4c0f      	ldr	r4, [pc, #60]	; (400d08 <sysclk_init+0x50>)
  400cca:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400ccc:	2800      	cmp	r0, #0
  400cce:	d0fc      	beq.n	400cca <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400cd0:	4b0e      	ldr	r3, [pc, #56]	; (400d0c <sysclk_init+0x54>)
  400cd2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400cd4:	4a0e      	ldr	r2, [pc, #56]	; (400d10 <sysclk_init+0x58>)
  400cd6:	4b0f      	ldr	r3, [pc, #60]	; (400d14 <sysclk_init+0x5c>)
  400cd8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400cda:	4c0f      	ldr	r4, [pc, #60]	; (400d18 <sysclk_init+0x60>)
  400cdc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400cde:	2800      	cmp	r0, #0
  400ce0:	d0fc      	beq.n	400cdc <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400ce2:	2002      	movs	r0, #2
  400ce4:	4b0d      	ldr	r3, [pc, #52]	; (400d1c <sysclk_init+0x64>)
  400ce6:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ce8:	2000      	movs	r0, #0
  400cea:	4b0d      	ldr	r3, [pc, #52]	; (400d20 <sysclk_init+0x68>)
  400cec:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400cee:	4b0d      	ldr	r3, [pc, #52]	; (400d24 <sysclk_init+0x6c>)
  400cf0:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400cf2:	4802      	ldr	r0, [pc, #8]	; (400cfc <sysclk_init+0x44>)
  400cf4:	4b02      	ldr	r3, [pc, #8]	; (400d00 <sysclk_init+0x48>)
  400cf6:	4798      	blx	r3
  400cf8:	bd10      	pop	{r4, pc}
  400cfa:	bf00      	nop
  400cfc:	11e1a300 	.word	0x11e1a300
  400d00:	00401781 	.word	0x00401781
  400d04:	0040120d 	.word	0x0040120d
  400d08:	00401261 	.word	0x00401261
  400d0c:	00401271 	.word	0x00401271
  400d10:	20183f01 	.word	0x20183f01
  400d14:	400e0600 	.word	0x400e0600
  400d18:	00401281 	.word	0x00401281
  400d1c:	00401171 	.word	0x00401171
  400d20:	004011a9 	.word	0x004011a9
  400d24:	00401675 	.word	0x00401675

00400d28 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400d2a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d2e:	4b48      	ldr	r3, [pc, #288]	; (400e50 <board_init+0x128>)
  400d30:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400d32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d36:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400d3a:	4b46      	ldr	r3, [pc, #280]	; (400e54 <board_init+0x12c>)
  400d3c:	2200      	movs	r2, #0
  400d3e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400d42:	695a      	ldr	r2, [r3, #20]
  400d44:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400d48:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400d4a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d4e:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400d52:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400d56:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400d5a:	f007 0007 	and.w	r0, r7, #7
  400d5e:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400d60:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400d64:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400d68:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400d6c:	f3bf 8f4f 	dsb	sy
  400d70:	f04f 34ff 	mov.w	r4, #4294967295
  400d74:	fa04 fc00 	lsl.w	ip, r4, r0
  400d78:	fa06 f000 	lsl.w	r0, r6, r0
  400d7c:	fa04 f40e 	lsl.w	r4, r4, lr
  400d80:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400d84:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400d86:	463a      	mov	r2, r7
  400d88:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400d8a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400d8e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400d92:	3a01      	subs	r2, #1
  400d94:	4423      	add	r3, r4
  400d96:	f1b2 3fff 	cmp.w	r2, #4294967295
  400d9a:	d1f6      	bne.n	400d8a <board_init+0x62>
        } while(sets--);
  400d9c:	3e01      	subs	r6, #1
  400d9e:	4460      	add	r0, ip
  400da0:	f1b6 3fff 	cmp.w	r6, #4294967295
  400da4:	d1ef      	bne.n	400d86 <board_init+0x5e>
  400da6:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400daa:	4b2a      	ldr	r3, [pc, #168]	; (400e54 <board_init+0x12c>)
  400dac:	695a      	ldr	r2, [r3, #20]
  400dae:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400db2:	615a      	str	r2, [r3, #20]
  400db4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400db8:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400dbc:	4a26      	ldr	r2, [pc, #152]	; (400e58 <board_init+0x130>)
  400dbe:	4927      	ldr	r1, [pc, #156]	; (400e5c <board_init+0x134>)
  400dc0:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400dc2:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400dc6:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400dc8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400dcc:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400dd0:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400dd4:	f022 0201 	bic.w	r2, r2, #1
  400dd8:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ddc:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400de0:	f022 0201 	bic.w	r2, r2, #1
  400de4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400de8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400dec:	f3bf 8f6f 	isb	sy
  400df0:	200a      	movs	r0, #10
  400df2:	4c1b      	ldr	r4, [pc, #108]	; (400e60 <board_init+0x138>)
  400df4:	47a0      	blx	r4
  400df6:	200b      	movs	r0, #11
  400df8:	47a0      	blx	r4
  400dfa:	200c      	movs	r0, #12
  400dfc:	47a0      	blx	r4
  400dfe:	2010      	movs	r0, #16
  400e00:	47a0      	blx	r4
  400e02:	2011      	movs	r0, #17
  400e04:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e06:	4b17      	ldr	r3, [pc, #92]	; (400e64 <board_init+0x13c>)
  400e08:	f44f 7280 	mov.w	r2, #256	; 0x100
  400e0c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e0e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e12:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e14:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400e18:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400e1c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e1e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400e22:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400e24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400e28:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400e2a:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400e2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400e30:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400e32:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400e36:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400e38:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400e3a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400e3e:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400e40:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400e44:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400e48:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e4e:	bf00      	nop
  400e50:	400e1850 	.word	0x400e1850
  400e54:	e000ed00 	.word	0xe000ed00
  400e58:	400e0c00 	.word	0x400e0c00
  400e5c:	5a00080c 	.word	0x5a00080c
  400e60:	00401291 	.word	0x00401291
  400e64:	400e1200 	.word	0x400e1200

00400e68 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400e68:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400e6c:	0053      	lsls	r3, r2, #1
  400e6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400e72:	fbb2 f2f3 	udiv	r2, r2, r3
  400e76:	3a01      	subs	r2, #1
  400e78:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400e7c:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400e80:	4770      	bx	lr

00400e82 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400e82:	6301      	str	r1, [r0, #48]	; 0x30
  400e84:	4770      	bx	lr

00400e86 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400e86:	6341      	str	r1, [r0, #52]	; 0x34
  400e88:	4770      	bx	lr

00400e8a <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400e8a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400e8c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e90:	d03a      	beq.n	400f08 <pio_set_peripheral+0x7e>
  400e92:	d813      	bhi.n	400ebc <pio_set_peripheral+0x32>
  400e94:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e98:	d025      	beq.n	400ee6 <pio_set_peripheral+0x5c>
  400e9a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e9e:	d10a      	bne.n	400eb6 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ea0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ea2:	4313      	orrs	r3, r2
  400ea4:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ea6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ea8:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400eaa:	400b      	ands	r3, r1
  400eac:	ea23 0302 	bic.w	r3, r3, r2
  400eb0:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400eb2:	6042      	str	r2, [r0, #4]
  400eb4:	4770      	bx	lr
	switch (ul_type) {
  400eb6:	2900      	cmp	r1, #0
  400eb8:	d1fb      	bne.n	400eb2 <pio_set_peripheral+0x28>
  400eba:	4770      	bx	lr
  400ebc:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ec0:	d021      	beq.n	400f06 <pio_set_peripheral+0x7c>
  400ec2:	d809      	bhi.n	400ed8 <pio_set_peripheral+0x4e>
  400ec4:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400ec8:	d1f3      	bne.n	400eb2 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400eca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ecc:	4313      	orrs	r3, r2
  400ece:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ed0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ed2:	4313      	orrs	r3, r2
  400ed4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ed6:	e7ec      	b.n	400eb2 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400ed8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400edc:	d013      	beq.n	400f06 <pio_set_peripheral+0x7c>
  400ede:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ee2:	d010      	beq.n	400f06 <pio_set_peripheral+0x7c>
  400ee4:	e7e5      	b.n	400eb2 <pio_set_peripheral+0x28>
{
  400ee6:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ee8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400eea:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400eec:	43d3      	mvns	r3, r2
  400eee:	4021      	ands	r1, r4
  400ef0:	461c      	mov	r4, r3
  400ef2:	4019      	ands	r1, r3
  400ef4:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ef6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ef8:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400efa:	400b      	ands	r3, r1
  400efc:	4023      	ands	r3, r4
  400efe:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400f00:	6042      	str	r2, [r0, #4]
}
  400f02:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f06:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400f08:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400f0a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400f0c:	400b      	ands	r3, r1
  400f0e:	ea23 0302 	bic.w	r3, r3, r2
  400f12:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400f14:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400f16:	4313      	orrs	r3, r2
  400f18:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400f1a:	e7ca      	b.n	400eb2 <pio_set_peripheral+0x28>

00400f1c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400f1c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400f1e:	f012 0f01 	tst.w	r2, #1
  400f22:	d10d      	bne.n	400f40 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400f24:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400f26:	f012 0f0a 	tst.w	r2, #10
  400f2a:	d00b      	beq.n	400f44 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400f2c:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400f2e:	f012 0f02 	tst.w	r2, #2
  400f32:	d109      	bne.n	400f48 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400f34:	f012 0f08 	tst.w	r2, #8
  400f38:	d008      	beq.n	400f4c <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400f3a:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400f3e:	e005      	b.n	400f4c <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400f40:	6641      	str	r1, [r0, #100]	; 0x64
  400f42:	e7f0      	b.n	400f26 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400f44:	6241      	str	r1, [r0, #36]	; 0x24
  400f46:	e7f2      	b.n	400f2e <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400f48:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400f4c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400f4e:	6001      	str	r1, [r0, #0]
  400f50:	4770      	bx	lr

00400f52 <pio_set_output>:
{
  400f52:	b410      	push	{r4}
  400f54:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400f56:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400f58:	b94c      	cbnz	r4, 400f6e <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400f5a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400f5c:	b14b      	cbz	r3, 400f72 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400f5e:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400f60:	b94a      	cbnz	r2, 400f76 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400f62:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400f64:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400f66:	6001      	str	r1, [r0, #0]
}
  400f68:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f6c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400f6e:	6641      	str	r1, [r0, #100]	; 0x64
  400f70:	e7f4      	b.n	400f5c <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400f72:	6541      	str	r1, [r0, #84]	; 0x54
  400f74:	e7f4      	b.n	400f60 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400f76:	6301      	str	r1, [r0, #48]	; 0x30
  400f78:	e7f4      	b.n	400f64 <pio_set_output+0x12>
	...

00400f7c <pio_configure>:
{
  400f7c:	b570      	push	{r4, r5, r6, lr}
  400f7e:	b082      	sub	sp, #8
  400f80:	4605      	mov	r5, r0
  400f82:	4616      	mov	r6, r2
  400f84:	461c      	mov	r4, r3
	switch (ul_type) {
  400f86:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400f8a:	d014      	beq.n	400fb6 <pio_configure+0x3a>
  400f8c:	d90a      	bls.n	400fa4 <pio_configure+0x28>
  400f8e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400f92:	d024      	beq.n	400fde <pio_configure+0x62>
  400f94:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400f98:	d021      	beq.n	400fde <pio_configure+0x62>
  400f9a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400f9e:	d017      	beq.n	400fd0 <pio_configure+0x54>
		return 0;
  400fa0:	2000      	movs	r0, #0
  400fa2:	e01a      	b.n	400fda <pio_configure+0x5e>
	switch (ul_type) {
  400fa4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400fa8:	d005      	beq.n	400fb6 <pio_configure+0x3a>
  400faa:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400fae:	d002      	beq.n	400fb6 <pio_configure+0x3a>
  400fb0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400fb4:	d1f4      	bne.n	400fa0 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400fb6:	4632      	mov	r2, r6
  400fb8:	4628      	mov	r0, r5
  400fba:	4b11      	ldr	r3, [pc, #68]	; (401000 <pio_configure+0x84>)
  400fbc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fbe:	f014 0f01 	tst.w	r4, #1
  400fc2:	d102      	bne.n	400fca <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400fc4:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400fc6:	2001      	movs	r0, #1
  400fc8:	e007      	b.n	400fda <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400fca:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400fcc:	2001      	movs	r0, #1
  400fce:	e004      	b.n	400fda <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400fd0:	461a      	mov	r2, r3
  400fd2:	4631      	mov	r1, r6
  400fd4:	4b0b      	ldr	r3, [pc, #44]	; (401004 <pio_configure+0x88>)
  400fd6:	4798      	blx	r3
	return 1;
  400fd8:	2001      	movs	r0, #1
}
  400fda:	b002      	add	sp, #8
  400fdc:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400fde:	f004 0301 	and.w	r3, r4, #1
  400fe2:	9300      	str	r3, [sp, #0]
  400fe4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400fe8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400fec:	bf14      	ite	ne
  400fee:	2200      	movne	r2, #0
  400ff0:	2201      	moveq	r2, #1
  400ff2:	4631      	mov	r1, r6
  400ff4:	4628      	mov	r0, r5
  400ff6:	4c04      	ldr	r4, [pc, #16]	; (401008 <pio_configure+0x8c>)
  400ff8:	47a0      	blx	r4
	return 1;
  400ffa:	2001      	movs	r0, #1
		break;
  400ffc:	e7ed      	b.n	400fda <pio_configure+0x5e>
  400ffe:	bf00      	nop
  401000:	00400e8b 	.word	0x00400e8b
  401004:	00400f1d 	.word	0x00400f1d
  401008:	00400f53 	.word	0x00400f53

0040100c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  40100c:	f012 0f10 	tst.w	r2, #16
  401010:	d012      	beq.n	401038 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  401012:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401016:	f012 0f20 	tst.w	r2, #32
  40101a:	d007      	beq.n	40102c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  40101c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401020:	f012 0f40 	tst.w	r2, #64	; 0x40
  401024:	d005      	beq.n	401032 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  401026:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40102a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40102c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401030:	e7f6      	b.n	401020 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  401032:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  401036:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401038:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40103c:	4770      	bx	lr

0040103e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40103e:	6401      	str	r1, [r0, #64]	; 0x40
  401040:	4770      	bx	lr

00401042 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401042:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401044:	4770      	bx	lr

00401046 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401046:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401048:	4770      	bx	lr
	...

0040104c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40104c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401050:	4604      	mov	r4, r0
  401052:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401054:	4b0e      	ldr	r3, [pc, #56]	; (401090 <pio_handler_process+0x44>)
  401056:	4798      	blx	r3
  401058:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40105a:	4620      	mov	r0, r4
  40105c:	4b0d      	ldr	r3, [pc, #52]	; (401094 <pio_handler_process+0x48>)
  40105e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401060:	4005      	ands	r5, r0
  401062:	d013      	beq.n	40108c <pio_handler_process+0x40>
  401064:	4c0c      	ldr	r4, [pc, #48]	; (401098 <pio_handler_process+0x4c>)
  401066:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40106a:	e003      	b.n	401074 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40106c:	42b4      	cmp	r4, r6
  40106e:	d00d      	beq.n	40108c <pio_handler_process+0x40>
  401070:	3410      	adds	r4, #16
		while (status != 0) {
  401072:	b15d      	cbz	r5, 40108c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401074:	6820      	ldr	r0, [r4, #0]
  401076:	4540      	cmp	r0, r8
  401078:	d1f8      	bne.n	40106c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40107a:	6861      	ldr	r1, [r4, #4]
  40107c:	4229      	tst	r1, r5
  40107e:	d0f5      	beq.n	40106c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401080:	68e3      	ldr	r3, [r4, #12]
  401082:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401084:	6863      	ldr	r3, [r4, #4]
  401086:	ea25 0503 	bic.w	r5, r5, r3
  40108a:	e7ef      	b.n	40106c <pio_handler_process+0x20>
  40108c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401090:	00401043 	.word	0x00401043
  401094:	00401047 	.word	0x00401047
  401098:	20400bfc 	.word	0x20400bfc

0040109c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40109c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40109e:	4c18      	ldr	r4, [pc, #96]	; (401100 <pio_handler_set+0x64>)
  4010a0:	6826      	ldr	r6, [r4, #0]
  4010a2:	2e06      	cmp	r6, #6
  4010a4:	d82a      	bhi.n	4010fc <pio_handler_set+0x60>
  4010a6:	f04f 0c00 	mov.w	ip, #0
  4010aa:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4010ac:	4f15      	ldr	r7, [pc, #84]	; (401104 <pio_handler_set+0x68>)
  4010ae:	e004      	b.n	4010ba <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4010b0:	3401      	adds	r4, #1
  4010b2:	b2e4      	uxtb	r4, r4
  4010b4:	46a4      	mov	ip, r4
  4010b6:	42a6      	cmp	r6, r4
  4010b8:	d309      	bcc.n	4010ce <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4010ba:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4010bc:	0125      	lsls	r5, r4, #4
  4010be:	597d      	ldr	r5, [r7, r5]
  4010c0:	428d      	cmp	r5, r1
  4010c2:	d1f5      	bne.n	4010b0 <pio_handler_set+0x14>
  4010c4:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4010c8:	686d      	ldr	r5, [r5, #4]
  4010ca:	4295      	cmp	r5, r2
  4010cc:	d1f0      	bne.n	4010b0 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4010ce:	4d0d      	ldr	r5, [pc, #52]	; (401104 <pio_handler_set+0x68>)
  4010d0:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4010d4:	eb05 040e 	add.w	r4, r5, lr
  4010d8:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4010dc:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4010de:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4010e0:	9906      	ldr	r1, [sp, #24]
  4010e2:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4010e4:	3601      	adds	r6, #1
  4010e6:	4566      	cmp	r6, ip
  4010e8:	d005      	beq.n	4010f6 <pio_handler_set+0x5a>
  4010ea:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4010ec:	461a      	mov	r2, r3
  4010ee:	4b06      	ldr	r3, [pc, #24]	; (401108 <pio_handler_set+0x6c>)
  4010f0:	4798      	blx	r3

	return 0;
  4010f2:	2000      	movs	r0, #0
  4010f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4010f6:	4902      	ldr	r1, [pc, #8]	; (401100 <pio_handler_set+0x64>)
  4010f8:	600e      	str	r6, [r1, #0]
  4010fa:	e7f6      	b.n	4010ea <pio_handler_set+0x4e>
		return 1;
  4010fc:	2001      	movs	r0, #1
}
  4010fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401100:	20400c6c 	.word	0x20400c6c
  401104:	20400bfc 	.word	0x20400bfc
  401108:	0040100d 	.word	0x0040100d

0040110c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40110c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40110e:	210a      	movs	r1, #10
  401110:	4801      	ldr	r0, [pc, #4]	; (401118 <PIOA_Handler+0xc>)
  401112:	4b02      	ldr	r3, [pc, #8]	; (40111c <PIOA_Handler+0x10>)
  401114:	4798      	blx	r3
  401116:	bd08      	pop	{r3, pc}
  401118:	400e0e00 	.word	0x400e0e00
  40111c:	0040104d 	.word	0x0040104d

00401120 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401120:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401122:	210b      	movs	r1, #11
  401124:	4801      	ldr	r0, [pc, #4]	; (40112c <PIOB_Handler+0xc>)
  401126:	4b02      	ldr	r3, [pc, #8]	; (401130 <PIOB_Handler+0x10>)
  401128:	4798      	blx	r3
  40112a:	bd08      	pop	{r3, pc}
  40112c:	400e1000 	.word	0x400e1000
  401130:	0040104d 	.word	0x0040104d

00401134 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401134:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401136:	210c      	movs	r1, #12
  401138:	4801      	ldr	r0, [pc, #4]	; (401140 <PIOC_Handler+0xc>)
  40113a:	4b02      	ldr	r3, [pc, #8]	; (401144 <PIOC_Handler+0x10>)
  40113c:	4798      	blx	r3
  40113e:	bd08      	pop	{r3, pc}
  401140:	400e1200 	.word	0x400e1200
  401144:	0040104d 	.word	0x0040104d

00401148 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401148:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40114a:	2110      	movs	r1, #16
  40114c:	4801      	ldr	r0, [pc, #4]	; (401154 <PIOD_Handler+0xc>)
  40114e:	4b02      	ldr	r3, [pc, #8]	; (401158 <PIOD_Handler+0x10>)
  401150:	4798      	blx	r3
  401152:	bd08      	pop	{r3, pc}
  401154:	400e1400 	.word	0x400e1400
  401158:	0040104d 	.word	0x0040104d

0040115c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40115c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40115e:	2111      	movs	r1, #17
  401160:	4801      	ldr	r0, [pc, #4]	; (401168 <PIOE_Handler+0xc>)
  401162:	4b02      	ldr	r3, [pc, #8]	; (40116c <PIOE_Handler+0x10>)
  401164:	4798      	blx	r3
  401166:	bd08      	pop	{r3, pc}
  401168:	400e1600 	.word	0x400e1600
  40116c:	0040104d 	.word	0x0040104d

00401170 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401170:	2803      	cmp	r0, #3
  401172:	d011      	beq.n	401198 <pmc_mck_set_division+0x28>
  401174:	2804      	cmp	r0, #4
  401176:	d012      	beq.n	40119e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401178:	2802      	cmp	r0, #2
  40117a:	bf0c      	ite	eq
  40117c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401180:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401182:	4a08      	ldr	r2, [pc, #32]	; (4011a4 <pmc_mck_set_division+0x34>)
  401184:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401186:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40118a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40118c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40118e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401190:	f013 0f08 	tst.w	r3, #8
  401194:	d0fb      	beq.n	40118e <pmc_mck_set_division+0x1e>
}
  401196:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401198:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40119c:	e7f1      	b.n	401182 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40119e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4011a2:	e7ee      	b.n	401182 <pmc_mck_set_division+0x12>
  4011a4:	400e0600 	.word	0x400e0600

004011a8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4011a8:	4a17      	ldr	r2, [pc, #92]	; (401208 <pmc_switch_mck_to_pllack+0x60>)
  4011aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4011b0:	4318      	orrs	r0, r3
  4011b2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011b4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011b6:	f013 0f08 	tst.w	r3, #8
  4011ba:	d10a      	bne.n	4011d2 <pmc_switch_mck_to_pllack+0x2a>
  4011bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4011c0:	4911      	ldr	r1, [pc, #68]	; (401208 <pmc_switch_mck_to_pllack+0x60>)
  4011c2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011c4:	f012 0f08 	tst.w	r2, #8
  4011c8:	d103      	bne.n	4011d2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011ca:	3b01      	subs	r3, #1
  4011cc:	d1f9      	bne.n	4011c2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4011ce:	2001      	movs	r0, #1
  4011d0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011d2:	4a0d      	ldr	r2, [pc, #52]	; (401208 <pmc_switch_mck_to_pllack+0x60>)
  4011d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011d6:	f023 0303 	bic.w	r3, r3, #3
  4011da:	f043 0302 	orr.w	r3, r3, #2
  4011de:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011e0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011e2:	f013 0f08 	tst.w	r3, #8
  4011e6:	d10a      	bne.n	4011fe <pmc_switch_mck_to_pllack+0x56>
  4011e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4011ec:	4906      	ldr	r1, [pc, #24]	; (401208 <pmc_switch_mck_to_pllack+0x60>)
  4011ee:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011f0:	f012 0f08 	tst.w	r2, #8
  4011f4:	d105      	bne.n	401202 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011f6:	3b01      	subs	r3, #1
  4011f8:	d1f9      	bne.n	4011ee <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4011fa:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011fc:	4770      	bx	lr
	return 0;
  4011fe:	2000      	movs	r0, #0
  401200:	4770      	bx	lr
  401202:	2000      	movs	r0, #0
  401204:	4770      	bx	lr
  401206:	bf00      	nop
  401208:	400e0600 	.word	0x400e0600

0040120c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40120c:	b9a0      	cbnz	r0, 401238 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40120e:	480e      	ldr	r0, [pc, #56]	; (401248 <pmc_switch_mainck_to_xtal+0x3c>)
  401210:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401212:	0209      	lsls	r1, r1, #8
  401214:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401216:	4a0d      	ldr	r2, [pc, #52]	; (40124c <pmc_switch_mainck_to_xtal+0x40>)
  401218:	401a      	ands	r2, r3
  40121a:	4b0d      	ldr	r3, [pc, #52]	; (401250 <pmc_switch_mainck_to_xtal+0x44>)
  40121c:	4313      	orrs	r3, r2
  40121e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401220:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401222:	4602      	mov	r2, r0
  401224:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401226:	f013 0f01 	tst.w	r3, #1
  40122a:	d0fb      	beq.n	401224 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40122c:	4a06      	ldr	r2, [pc, #24]	; (401248 <pmc_switch_mainck_to_xtal+0x3c>)
  40122e:	6a11      	ldr	r1, [r2, #32]
  401230:	4b08      	ldr	r3, [pc, #32]	; (401254 <pmc_switch_mainck_to_xtal+0x48>)
  401232:	430b      	orrs	r3, r1
  401234:	6213      	str	r3, [r2, #32]
  401236:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401238:	4903      	ldr	r1, [pc, #12]	; (401248 <pmc_switch_mainck_to_xtal+0x3c>)
  40123a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40123c:	4a06      	ldr	r2, [pc, #24]	; (401258 <pmc_switch_mainck_to_xtal+0x4c>)
  40123e:	401a      	ands	r2, r3
  401240:	4b06      	ldr	r3, [pc, #24]	; (40125c <pmc_switch_mainck_to_xtal+0x50>)
  401242:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401244:	620b      	str	r3, [r1, #32]
  401246:	4770      	bx	lr
  401248:	400e0600 	.word	0x400e0600
  40124c:	ffc8fffc 	.word	0xffc8fffc
  401250:	00370001 	.word	0x00370001
  401254:	01370000 	.word	0x01370000
  401258:	fec8fffc 	.word	0xfec8fffc
  40125c:	01370002 	.word	0x01370002

00401260 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401260:	4b02      	ldr	r3, [pc, #8]	; (40126c <pmc_osc_is_ready_mainck+0xc>)
  401262:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401264:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401268:	4770      	bx	lr
  40126a:	bf00      	nop
  40126c:	400e0600 	.word	0x400e0600

00401270 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401270:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401274:	4b01      	ldr	r3, [pc, #4]	; (40127c <pmc_disable_pllack+0xc>)
  401276:	629a      	str	r2, [r3, #40]	; 0x28
  401278:	4770      	bx	lr
  40127a:	bf00      	nop
  40127c:	400e0600 	.word	0x400e0600

00401280 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401280:	4b02      	ldr	r3, [pc, #8]	; (40128c <pmc_is_locked_pllack+0xc>)
  401282:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401284:	f000 0002 	and.w	r0, r0, #2
  401288:	4770      	bx	lr
  40128a:	bf00      	nop
  40128c:	400e0600 	.word	0x400e0600

00401290 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401290:	283f      	cmp	r0, #63	; 0x3f
  401292:	d81e      	bhi.n	4012d2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401294:	281f      	cmp	r0, #31
  401296:	d80c      	bhi.n	4012b2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401298:	4b11      	ldr	r3, [pc, #68]	; (4012e0 <pmc_enable_periph_clk+0x50>)
  40129a:	699a      	ldr	r2, [r3, #24]
  40129c:	2301      	movs	r3, #1
  40129e:	4083      	lsls	r3, r0
  4012a0:	4393      	bics	r3, r2
  4012a2:	d018      	beq.n	4012d6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4012a4:	2301      	movs	r3, #1
  4012a6:	fa03 f000 	lsl.w	r0, r3, r0
  4012aa:	4b0d      	ldr	r3, [pc, #52]	; (4012e0 <pmc_enable_periph_clk+0x50>)
  4012ac:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4012ae:	2000      	movs	r0, #0
  4012b0:	4770      	bx	lr
		ul_id -= 32;
  4012b2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4012b4:	4b0a      	ldr	r3, [pc, #40]	; (4012e0 <pmc_enable_periph_clk+0x50>)
  4012b6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4012ba:	2301      	movs	r3, #1
  4012bc:	4083      	lsls	r3, r0
  4012be:	4393      	bics	r3, r2
  4012c0:	d00b      	beq.n	4012da <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012c2:	2301      	movs	r3, #1
  4012c4:	fa03 f000 	lsl.w	r0, r3, r0
  4012c8:	4b05      	ldr	r3, [pc, #20]	; (4012e0 <pmc_enable_periph_clk+0x50>)
  4012ca:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4012ce:	2000      	movs	r0, #0
  4012d0:	4770      	bx	lr
		return 1;
  4012d2:	2001      	movs	r0, #1
  4012d4:	4770      	bx	lr
	return 0;
  4012d6:	2000      	movs	r0, #0
  4012d8:	4770      	bx	lr
  4012da:	2000      	movs	r0, #0
}
  4012dc:	4770      	bx	lr
  4012de:	bf00      	nop
  4012e0:	400e0600 	.word	0x400e0600

004012e4 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  4012e4:	4770      	bx	lr
	...

004012e8 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4012e8:	4a10      	ldr	r2, [pc, #64]	; (40132c <pmc_enable_waitmode+0x44>)
  4012ea:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4012ec:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4012f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  4012f4:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4012f6:	6a11      	ldr	r1, [r2, #32]
  4012f8:	4b0d      	ldr	r3, [pc, #52]	; (401330 <pmc_enable_waitmode+0x48>)
  4012fa:	430b      	orrs	r3, r1
  4012fc:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012fe:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401300:	f013 0f08 	tst.w	r3, #8
  401304:	d0fb      	beq.n	4012fe <pmc_enable_waitmode+0x16>
  401306:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  40130a:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40130c:	3b01      	subs	r3, #1
  40130e:	d1fc      	bne.n	40130a <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401310:	4a06      	ldr	r2, [pc, #24]	; (40132c <pmc_enable_waitmode+0x44>)
  401312:	6a13      	ldr	r3, [r2, #32]
  401314:	f013 0f08 	tst.w	r3, #8
  401318:	d0fb      	beq.n	401312 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40131a:	4a04      	ldr	r2, [pc, #16]	; (40132c <pmc_enable_waitmode+0x44>)
  40131c:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  40131e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401322:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  401326:	6713      	str	r3, [r2, #112]	; 0x70
  401328:	4770      	bx	lr
  40132a:	bf00      	nop
  40132c:	400e0600 	.word	0x400e0600
  401330:	00370004 	.word	0x00370004

00401334 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  401338:	1e43      	subs	r3, r0, #1
  40133a:	2b04      	cmp	r3, #4
  40133c:	f200 8107 	bhi.w	40154e <pmc_sleep+0x21a>
  401340:	e8df f013 	tbh	[pc, r3, lsl #1]
  401344:	00050005 	.word	0x00050005
  401348:	00150015 	.word	0x00150015
  40134c:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  40134e:	4a81      	ldr	r2, [pc, #516]	; (401554 <pmc_sleep+0x220>)
  401350:	6913      	ldr	r3, [r2, #16]
  401352:	f023 0304 	bic.w	r3, r3, #4
  401356:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401358:	2201      	movs	r2, #1
  40135a:	4b7f      	ldr	r3, [pc, #508]	; (401558 <pmc_sleep+0x224>)
  40135c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40135e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401362:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401364:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  401368:	bf30      	wfi
  40136a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40136e:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401370:	2803      	cmp	r0, #3
  401372:	bf0c      	ite	eq
  401374:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  401376:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40137a:	4b78      	ldr	r3, [pc, #480]	; (40155c <pmc_sleep+0x228>)
  40137c:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40137e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401380:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401384:	2200      	movs	r2, #0
  401386:	4b74      	ldr	r3, [pc, #464]	; (401558 <pmc_sleep+0x224>)
  401388:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40138a:	2201      	movs	r2, #1
  40138c:	4b74      	ldr	r3, [pc, #464]	; (401560 <pmc_sleep+0x22c>)
  40138e:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  401390:	4b74      	ldr	r3, [pc, #464]	; (401564 <pmc_sleep+0x230>)
  401392:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  401394:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  401396:	4a74      	ldr	r2, [pc, #464]	; (401568 <pmc_sleep+0x234>)
  401398:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  40139c:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  40139e:	4a73      	ldr	r2, [pc, #460]	; (40156c <pmc_sleep+0x238>)
  4013a0:	433a      	orrs	r2, r7
  4013a2:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4013a4:	f005 0903 	and.w	r9, r5, #3
  4013a8:	f1b9 0f01 	cmp.w	r9, #1
  4013ac:	f240 8089 	bls.w	4014c2 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4013b0:	f025 0103 	bic.w	r1, r5, #3
  4013b4:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4013b8:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4013ba:	461a      	mov	r2, r3
  4013bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013be:	f013 0f08 	tst.w	r3, #8
  4013c2:	d0fb      	beq.n	4013bc <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4013c4:	f011 0f70 	tst.w	r1, #112	; 0x70
  4013c8:	d008      	beq.n	4013dc <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4013ca:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4013ce:	4b65      	ldr	r3, [pc, #404]	; (401564 <pmc_sleep+0x230>)
  4013d0:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4013d2:	461a      	mov	r2, r3
  4013d4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013d6:	f013 0f08 	tst.w	r3, #8
  4013da:	d0fb      	beq.n	4013d4 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  4013dc:	4b64      	ldr	r3, [pc, #400]	; (401570 <pmc_sleep+0x23c>)
  4013de:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4013e0:	4a60      	ldr	r2, [pc, #384]	; (401564 <pmc_sleep+0x230>)
  4013e2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013e4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4013e8:	d0fb      	beq.n	4013e2 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4013ea:	4a5e      	ldr	r2, [pc, #376]	; (401564 <pmc_sleep+0x230>)
  4013ec:	6a11      	ldr	r1, [r2, #32]
  4013ee:	4b61      	ldr	r3, [pc, #388]	; (401574 <pmc_sleep+0x240>)
  4013f0:	400b      	ands	r3, r1
  4013f2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4013f6:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4013f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013fa:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4013fe:	d0fb      	beq.n	4013f8 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401400:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401404:	4a58      	ldr	r2, [pc, #352]	; (401568 <pmc_sleep+0x234>)
  401406:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  401408:	2c04      	cmp	r4, #4
  40140a:	d05c      	beq.n	4014c6 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  40140c:	4c52      	ldr	r4, [pc, #328]	; (401558 <pmc_sleep+0x224>)
  40140e:	2301      	movs	r3, #1
  401410:	7023      	strb	r3, [r4, #0]
  401412:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401416:	b662      	cpsie	i

		pmc_enable_waitmode();
  401418:	4b57      	ldr	r3, [pc, #348]	; (401578 <pmc_sleep+0x244>)
  40141a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  40141c:	b672      	cpsid	i
  40141e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401422:	2300      	movs	r3, #0
  401424:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  401426:	f017 0f02 	tst.w	r7, #2
  40142a:	d055      	beq.n	4014d8 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40142c:	4a4d      	ldr	r2, [pc, #308]	; (401564 <pmc_sleep+0x230>)
  40142e:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401430:	4952      	ldr	r1, [pc, #328]	; (40157c <pmc_sleep+0x248>)
  401432:	4019      	ands	r1, r3
  401434:	4b52      	ldr	r3, [pc, #328]	; (401580 <pmc_sleep+0x24c>)
  401436:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401438:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40143a:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  40143c:	4b51      	ldr	r3, [pc, #324]	; (401584 <pmc_sleep+0x250>)
  40143e:	400b      	ands	r3, r1
  401440:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401444:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  401446:	4b50      	ldr	r3, [pc, #320]	; (401588 <pmc_sleep+0x254>)
  401448:	4033      	ands	r3, r6
  40144a:	2b00      	cmp	r3, #0
  40144c:	d06e      	beq.n	40152c <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40144e:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401452:	4b44      	ldr	r3, [pc, #272]	; (401564 <pmc_sleep+0x230>)
  401454:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  401456:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401458:	f1b9 0f02 	cmp.w	r9, #2
  40145c:	d104      	bne.n	401468 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  40145e:	4a41      	ldr	r2, [pc, #260]	; (401564 <pmc_sleep+0x230>)
  401460:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401462:	f013 0f02 	tst.w	r3, #2
  401466:	d0fb      	beq.n	401460 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401468:	4a3e      	ldr	r2, [pc, #248]	; (401564 <pmc_sleep+0x230>)
  40146a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40146c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401470:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401474:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401476:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401478:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40147a:	f013 0f08 	tst.w	r3, #8
  40147e:	d0fb      	beq.n	401478 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401480:	4b39      	ldr	r3, [pc, #228]	; (401568 <pmc_sleep+0x234>)
  401482:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  401486:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40148a:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40148c:	461a      	mov	r2, r3
  40148e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401490:	f013 0f08 	tst.w	r3, #8
  401494:	d0fb      	beq.n	40148e <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  401496:	4a33      	ldr	r2, [pc, #204]	; (401564 <pmc_sleep+0x230>)
  401498:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40149a:	420b      	tst	r3, r1
  40149c:	d0fc      	beq.n	401498 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40149e:	2200      	movs	r2, #0
  4014a0:	4b2f      	ldr	r3, [pc, #188]	; (401560 <pmc_sleep+0x22c>)
  4014a2:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4014a4:	4b39      	ldr	r3, [pc, #228]	; (40158c <pmc_sleep+0x258>)
  4014a6:	681b      	ldr	r3, [r3, #0]
  4014a8:	b11b      	cbz	r3, 4014b2 <pmc_sleep+0x17e>
			callback_clocks_restored();
  4014aa:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4014ac:	2200      	movs	r2, #0
  4014ae:	4b37      	ldr	r3, [pc, #220]	; (40158c <pmc_sleep+0x258>)
  4014b0:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4014b2:	2201      	movs	r2, #1
  4014b4:	4b28      	ldr	r3, [pc, #160]	; (401558 <pmc_sleep+0x224>)
  4014b6:	701a      	strb	r2, [r3, #0]
  4014b8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4014bc:	b662      	cpsie	i
  4014be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4014c2:	4629      	mov	r1, r5
  4014c4:	e77e      	b.n	4013c4 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4014c6:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4014ca:	6a11      	ldr	r1, [r2, #32]
  4014cc:	4b30      	ldr	r3, [pc, #192]	; (401590 <pmc_sleep+0x25c>)
  4014ce:	400b      	ands	r3, r1
  4014d0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4014d4:	6213      	str	r3, [r2, #32]
  4014d6:	e799      	b.n	40140c <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4014d8:	f017 0f01 	tst.w	r7, #1
  4014dc:	d0b3      	beq.n	401446 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4014de:	4b21      	ldr	r3, [pc, #132]	; (401564 <pmc_sleep+0x230>)
  4014e0:	6a1b      	ldr	r3, [r3, #32]
  4014e2:	f013 0f01 	tst.w	r3, #1
  4014e6:	d10b      	bne.n	401500 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4014e8:	491e      	ldr	r1, [pc, #120]	; (401564 <pmc_sleep+0x230>)
  4014ea:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4014ec:	4a29      	ldr	r2, [pc, #164]	; (401594 <pmc_sleep+0x260>)
  4014ee:	401a      	ands	r2, r3
  4014f0:	4b29      	ldr	r3, [pc, #164]	; (401598 <pmc_sleep+0x264>)
  4014f2:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4014f4:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4014f6:	460a      	mov	r2, r1
  4014f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014fa:	f013 0f01 	tst.w	r3, #1
  4014fe:	d0fb      	beq.n	4014f8 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401500:	4b18      	ldr	r3, [pc, #96]	; (401564 <pmc_sleep+0x230>)
  401502:	6a1b      	ldr	r3, [r3, #32]
  401504:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401508:	d108      	bne.n	40151c <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40150a:	4a16      	ldr	r2, [pc, #88]	; (401564 <pmc_sleep+0x230>)
  40150c:	6a11      	ldr	r1, [r2, #32]
  40150e:	4b23      	ldr	r3, [pc, #140]	; (40159c <pmc_sleep+0x268>)
  401510:	430b      	orrs	r3, r1
  401512:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401514:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401516:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40151a:	d0fb      	beq.n	401514 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40151c:	4a11      	ldr	r2, [pc, #68]	; (401564 <pmc_sleep+0x230>)
  40151e:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401520:	4b18      	ldr	r3, [pc, #96]	; (401584 <pmc_sleep+0x250>)
  401522:	400b      	ands	r3, r1
  401524:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401528:	6213      	str	r3, [r2, #32]
  40152a:	e78c      	b.n	401446 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  40152c:	2100      	movs	r1, #0
  40152e:	e793      	b.n	401458 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401530:	4a08      	ldr	r2, [pc, #32]	; (401554 <pmc_sleep+0x220>)
  401532:	6913      	ldr	r3, [r2, #16]
  401534:	f043 0304 	orr.w	r3, r3, #4
  401538:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40153a:	4a19      	ldr	r2, [pc, #100]	; (4015a0 <pmc_sleep+0x26c>)
  40153c:	4b19      	ldr	r3, [pc, #100]	; (4015a4 <pmc_sleep+0x270>)
  40153e:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401540:	2201      	movs	r2, #1
  401542:	4b05      	ldr	r3, [pc, #20]	; (401558 <pmc_sleep+0x224>)
  401544:	701a      	strb	r2, [r3, #0]
  401546:	f3bf 8f5f 	dmb	sy
  40154a:	b662      	cpsie	i
  __ASM volatile ("wfi");
  40154c:	bf30      	wfi
  40154e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401552:	bf00      	nop
  401554:	e000ed00 	.word	0xe000ed00
  401558:	20400018 	.word	0x20400018
  40155c:	004012e5 	.word	0x004012e5
  401560:	20400c70 	.word	0x20400c70
  401564:	400e0600 	.word	0x400e0600
  401568:	400e0c00 	.word	0x400e0c00
  40156c:	00370008 	.word	0x00370008
  401570:	00401271 	.word	0x00401271
  401574:	fec8ffff 	.word	0xfec8ffff
  401578:	004012e9 	.word	0x004012e9
  40157c:	fec8fffc 	.word	0xfec8fffc
  401580:	01370002 	.word	0x01370002
  401584:	ffc8ff87 	.word	0xffc8ff87
  401588:	07ff0000 	.word	0x07ff0000
  40158c:	20400c74 	.word	0x20400c74
  401590:	ffc8fffe 	.word	0xffc8fffe
  401594:	ffc8fffc 	.word	0xffc8fffc
  401598:	00370001 	.word	0x00370001
  40159c:	01370000 	.word	0x01370000
  4015a0:	a5000004 	.word	0xa5000004
  4015a4:	400e1810 	.word	0x400e1810

004015a8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4015a8:	e7fe      	b.n	4015a8 <Dummy_Handler>
	...

004015ac <Reset_Handler>:
{
  4015ac:	b500      	push	{lr}
  4015ae:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4015b0:	4b25      	ldr	r3, [pc, #148]	; (401648 <Reset_Handler+0x9c>)
  4015b2:	4a26      	ldr	r2, [pc, #152]	; (40164c <Reset_Handler+0xa0>)
  4015b4:	429a      	cmp	r2, r3
  4015b6:	d010      	beq.n	4015da <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4015b8:	4b25      	ldr	r3, [pc, #148]	; (401650 <Reset_Handler+0xa4>)
  4015ba:	4a23      	ldr	r2, [pc, #140]	; (401648 <Reset_Handler+0x9c>)
  4015bc:	429a      	cmp	r2, r3
  4015be:	d20c      	bcs.n	4015da <Reset_Handler+0x2e>
  4015c0:	3b01      	subs	r3, #1
  4015c2:	1a9b      	subs	r3, r3, r2
  4015c4:	f023 0303 	bic.w	r3, r3, #3
  4015c8:	3304      	adds	r3, #4
  4015ca:	4413      	add	r3, r2
  4015cc:	491f      	ldr	r1, [pc, #124]	; (40164c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4015ce:	f851 0b04 	ldr.w	r0, [r1], #4
  4015d2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4015d6:	429a      	cmp	r2, r3
  4015d8:	d1f9      	bne.n	4015ce <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4015da:	4b1e      	ldr	r3, [pc, #120]	; (401654 <Reset_Handler+0xa8>)
  4015dc:	4a1e      	ldr	r2, [pc, #120]	; (401658 <Reset_Handler+0xac>)
  4015de:	429a      	cmp	r2, r3
  4015e0:	d20a      	bcs.n	4015f8 <Reset_Handler+0x4c>
  4015e2:	3b01      	subs	r3, #1
  4015e4:	1a9b      	subs	r3, r3, r2
  4015e6:	f023 0303 	bic.w	r3, r3, #3
  4015ea:	3304      	adds	r3, #4
  4015ec:	4413      	add	r3, r2
                *pDest++ = 0;
  4015ee:	2100      	movs	r1, #0
  4015f0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4015f4:	4293      	cmp	r3, r2
  4015f6:	d1fb      	bne.n	4015f0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4015f8:	4a18      	ldr	r2, [pc, #96]	; (40165c <Reset_Handler+0xb0>)
  4015fa:	4b19      	ldr	r3, [pc, #100]	; (401660 <Reset_Handler+0xb4>)
  4015fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401600:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401602:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401606:	fab3 f383 	clz	r3, r3
  40160a:	095b      	lsrs	r3, r3, #5
  40160c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40160e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401610:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401614:	2200      	movs	r2, #0
  401616:	4b13      	ldr	r3, [pc, #76]	; (401664 <Reset_Handler+0xb8>)
  401618:	701a      	strb	r2, [r3, #0]
	return flags;
  40161a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40161c:	4a12      	ldr	r2, [pc, #72]	; (401668 <Reset_Handler+0xbc>)
  40161e:	6813      	ldr	r3, [r2, #0]
  401620:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401624:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401626:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40162a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40162e:	b129      	cbz	r1, 40163c <Reset_Handler+0x90>
		cpu_irq_enable();
  401630:	2201      	movs	r2, #1
  401632:	4b0c      	ldr	r3, [pc, #48]	; (401664 <Reset_Handler+0xb8>)
  401634:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401636:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40163a:	b662      	cpsie	i
        __libc_init_array();
  40163c:	4b0b      	ldr	r3, [pc, #44]	; (40166c <Reset_Handler+0xc0>)
  40163e:	4798      	blx	r3
        main();
  401640:	4b0b      	ldr	r3, [pc, #44]	; (401670 <Reset_Handler+0xc4>)
  401642:	4798      	blx	r3
  401644:	e7fe      	b.n	401644 <Reset_Handler+0x98>
  401646:	bf00      	nop
  401648:	20400000 	.word	0x20400000
  40164c:	004074ac 	.word	0x004074ac
  401650:	204009d8 	.word	0x204009d8
  401654:	20400cec 	.word	0x20400cec
  401658:	204009d8 	.word	0x204009d8
  40165c:	e000ed00 	.word	0xe000ed00
  401660:	00400000 	.word	0x00400000
  401664:	20400018 	.word	0x20400018
  401668:	e000ed88 	.word	0xe000ed88
  40166c:	00402615 	.word	0x00402615
  401670:	00401d7d 	.word	0x00401d7d

00401674 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401674:	4b3b      	ldr	r3, [pc, #236]	; (401764 <SystemCoreClockUpdate+0xf0>)
  401676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401678:	f003 0303 	and.w	r3, r3, #3
  40167c:	2b01      	cmp	r3, #1
  40167e:	d01d      	beq.n	4016bc <SystemCoreClockUpdate+0x48>
  401680:	b183      	cbz	r3, 4016a4 <SystemCoreClockUpdate+0x30>
  401682:	2b02      	cmp	r3, #2
  401684:	d036      	beq.n	4016f4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401686:	4b37      	ldr	r3, [pc, #220]	; (401764 <SystemCoreClockUpdate+0xf0>)
  401688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40168a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40168e:	2b70      	cmp	r3, #112	; 0x70
  401690:	d05f      	beq.n	401752 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401692:	4b34      	ldr	r3, [pc, #208]	; (401764 <SystemCoreClockUpdate+0xf0>)
  401694:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401696:	4934      	ldr	r1, [pc, #208]	; (401768 <SystemCoreClockUpdate+0xf4>)
  401698:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40169c:	680b      	ldr	r3, [r1, #0]
  40169e:	40d3      	lsrs	r3, r2
  4016a0:	600b      	str	r3, [r1, #0]
  4016a2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4016a4:	4b31      	ldr	r3, [pc, #196]	; (40176c <SystemCoreClockUpdate+0xf8>)
  4016a6:	695b      	ldr	r3, [r3, #20]
  4016a8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4016ac:	bf14      	ite	ne
  4016ae:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4016b2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4016b6:	4b2c      	ldr	r3, [pc, #176]	; (401768 <SystemCoreClockUpdate+0xf4>)
  4016b8:	601a      	str	r2, [r3, #0]
  4016ba:	e7e4      	b.n	401686 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4016bc:	4b29      	ldr	r3, [pc, #164]	; (401764 <SystemCoreClockUpdate+0xf0>)
  4016be:	6a1b      	ldr	r3, [r3, #32]
  4016c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4016c4:	d003      	beq.n	4016ce <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4016c6:	4a2a      	ldr	r2, [pc, #168]	; (401770 <SystemCoreClockUpdate+0xfc>)
  4016c8:	4b27      	ldr	r3, [pc, #156]	; (401768 <SystemCoreClockUpdate+0xf4>)
  4016ca:	601a      	str	r2, [r3, #0]
  4016cc:	e7db      	b.n	401686 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4016ce:	4a29      	ldr	r2, [pc, #164]	; (401774 <SystemCoreClockUpdate+0x100>)
  4016d0:	4b25      	ldr	r3, [pc, #148]	; (401768 <SystemCoreClockUpdate+0xf4>)
  4016d2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4016d4:	4b23      	ldr	r3, [pc, #140]	; (401764 <SystemCoreClockUpdate+0xf0>)
  4016d6:	6a1b      	ldr	r3, [r3, #32]
  4016d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016dc:	2b10      	cmp	r3, #16
  4016de:	d005      	beq.n	4016ec <SystemCoreClockUpdate+0x78>
  4016e0:	2b20      	cmp	r3, #32
  4016e2:	d1d0      	bne.n	401686 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4016e4:	4a22      	ldr	r2, [pc, #136]	; (401770 <SystemCoreClockUpdate+0xfc>)
  4016e6:	4b20      	ldr	r3, [pc, #128]	; (401768 <SystemCoreClockUpdate+0xf4>)
  4016e8:	601a      	str	r2, [r3, #0]
          break;
  4016ea:	e7cc      	b.n	401686 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4016ec:	4a22      	ldr	r2, [pc, #136]	; (401778 <SystemCoreClockUpdate+0x104>)
  4016ee:	4b1e      	ldr	r3, [pc, #120]	; (401768 <SystemCoreClockUpdate+0xf4>)
  4016f0:	601a      	str	r2, [r3, #0]
          break;
  4016f2:	e7c8      	b.n	401686 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4016f4:	4b1b      	ldr	r3, [pc, #108]	; (401764 <SystemCoreClockUpdate+0xf0>)
  4016f6:	6a1b      	ldr	r3, [r3, #32]
  4016f8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4016fc:	d016      	beq.n	40172c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4016fe:	4a1c      	ldr	r2, [pc, #112]	; (401770 <SystemCoreClockUpdate+0xfc>)
  401700:	4b19      	ldr	r3, [pc, #100]	; (401768 <SystemCoreClockUpdate+0xf4>)
  401702:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401704:	4b17      	ldr	r3, [pc, #92]	; (401764 <SystemCoreClockUpdate+0xf0>)
  401706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401708:	f003 0303 	and.w	r3, r3, #3
  40170c:	2b02      	cmp	r3, #2
  40170e:	d1ba      	bne.n	401686 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401710:	4a14      	ldr	r2, [pc, #80]	; (401764 <SystemCoreClockUpdate+0xf0>)
  401712:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401714:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401716:	4814      	ldr	r0, [pc, #80]	; (401768 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401718:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40171c:	6803      	ldr	r3, [r0, #0]
  40171e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401722:	b2d2      	uxtb	r2, r2
  401724:	fbb3 f3f2 	udiv	r3, r3, r2
  401728:	6003      	str	r3, [r0, #0]
  40172a:	e7ac      	b.n	401686 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40172c:	4a11      	ldr	r2, [pc, #68]	; (401774 <SystemCoreClockUpdate+0x100>)
  40172e:	4b0e      	ldr	r3, [pc, #56]	; (401768 <SystemCoreClockUpdate+0xf4>)
  401730:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401732:	4b0c      	ldr	r3, [pc, #48]	; (401764 <SystemCoreClockUpdate+0xf0>)
  401734:	6a1b      	ldr	r3, [r3, #32]
  401736:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40173a:	2b10      	cmp	r3, #16
  40173c:	d005      	beq.n	40174a <SystemCoreClockUpdate+0xd6>
  40173e:	2b20      	cmp	r3, #32
  401740:	d1e0      	bne.n	401704 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401742:	4a0b      	ldr	r2, [pc, #44]	; (401770 <SystemCoreClockUpdate+0xfc>)
  401744:	4b08      	ldr	r3, [pc, #32]	; (401768 <SystemCoreClockUpdate+0xf4>)
  401746:	601a      	str	r2, [r3, #0]
          break;
  401748:	e7dc      	b.n	401704 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40174a:	4a0b      	ldr	r2, [pc, #44]	; (401778 <SystemCoreClockUpdate+0x104>)
  40174c:	4b06      	ldr	r3, [pc, #24]	; (401768 <SystemCoreClockUpdate+0xf4>)
  40174e:	601a      	str	r2, [r3, #0]
          break;
  401750:	e7d8      	b.n	401704 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401752:	4a05      	ldr	r2, [pc, #20]	; (401768 <SystemCoreClockUpdate+0xf4>)
  401754:	6813      	ldr	r3, [r2, #0]
  401756:	4909      	ldr	r1, [pc, #36]	; (40177c <SystemCoreClockUpdate+0x108>)
  401758:	fba1 1303 	umull	r1, r3, r1, r3
  40175c:	085b      	lsrs	r3, r3, #1
  40175e:	6013      	str	r3, [r2, #0]
  401760:	4770      	bx	lr
  401762:	bf00      	nop
  401764:	400e0600 	.word	0x400e0600
  401768:	2040001c 	.word	0x2040001c
  40176c:	400e1810 	.word	0x400e1810
  401770:	00b71b00 	.word	0x00b71b00
  401774:	003d0900 	.word	0x003d0900
  401778:	007a1200 	.word	0x007a1200
  40177c:	aaaaaaab 	.word	0xaaaaaaab

00401780 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401780:	4b16      	ldr	r3, [pc, #88]	; (4017dc <system_init_flash+0x5c>)
  401782:	4298      	cmp	r0, r3
  401784:	d913      	bls.n	4017ae <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401786:	4b16      	ldr	r3, [pc, #88]	; (4017e0 <system_init_flash+0x60>)
  401788:	4298      	cmp	r0, r3
  40178a:	d915      	bls.n	4017b8 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40178c:	4b15      	ldr	r3, [pc, #84]	; (4017e4 <system_init_flash+0x64>)
  40178e:	4298      	cmp	r0, r3
  401790:	d916      	bls.n	4017c0 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401792:	4b15      	ldr	r3, [pc, #84]	; (4017e8 <system_init_flash+0x68>)
  401794:	4298      	cmp	r0, r3
  401796:	d917      	bls.n	4017c8 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401798:	4b14      	ldr	r3, [pc, #80]	; (4017ec <system_init_flash+0x6c>)
  40179a:	4298      	cmp	r0, r3
  40179c:	d918      	bls.n	4017d0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40179e:	4b14      	ldr	r3, [pc, #80]	; (4017f0 <system_init_flash+0x70>)
  4017a0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4017a2:	bf94      	ite	ls
  4017a4:	4a13      	ldrls	r2, [pc, #76]	; (4017f4 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4017a6:	4a14      	ldrhi	r2, [pc, #80]	; (4017f8 <system_init_flash+0x78>)
  4017a8:	4b14      	ldr	r3, [pc, #80]	; (4017fc <system_init_flash+0x7c>)
  4017aa:	601a      	str	r2, [r3, #0]
  4017ac:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4017ae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4017b2:	4b12      	ldr	r3, [pc, #72]	; (4017fc <system_init_flash+0x7c>)
  4017b4:	601a      	str	r2, [r3, #0]
  4017b6:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4017b8:	4a11      	ldr	r2, [pc, #68]	; (401800 <system_init_flash+0x80>)
  4017ba:	4b10      	ldr	r3, [pc, #64]	; (4017fc <system_init_flash+0x7c>)
  4017bc:	601a      	str	r2, [r3, #0]
  4017be:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4017c0:	4a10      	ldr	r2, [pc, #64]	; (401804 <system_init_flash+0x84>)
  4017c2:	4b0e      	ldr	r3, [pc, #56]	; (4017fc <system_init_flash+0x7c>)
  4017c4:	601a      	str	r2, [r3, #0]
  4017c6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4017c8:	4a0f      	ldr	r2, [pc, #60]	; (401808 <system_init_flash+0x88>)
  4017ca:	4b0c      	ldr	r3, [pc, #48]	; (4017fc <system_init_flash+0x7c>)
  4017cc:	601a      	str	r2, [r3, #0]
  4017ce:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4017d0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4017d4:	4b09      	ldr	r3, [pc, #36]	; (4017fc <system_init_flash+0x7c>)
  4017d6:	601a      	str	r2, [r3, #0]
  4017d8:	4770      	bx	lr
  4017da:	bf00      	nop
  4017dc:	015ef3bf 	.word	0x015ef3bf
  4017e0:	02bde77f 	.word	0x02bde77f
  4017e4:	041cdb3f 	.word	0x041cdb3f
  4017e8:	057bceff 	.word	0x057bceff
  4017ec:	06dac2bf 	.word	0x06dac2bf
  4017f0:	0839b67f 	.word	0x0839b67f
  4017f4:	04000500 	.word	0x04000500
  4017f8:	04000600 	.word	0x04000600
  4017fc:	400e0c00 	.word	0x400e0c00
  401800:	04000100 	.word	0x04000100
  401804:	04000200 	.word	0x04000200
  401808:	04000300 	.word	0x04000300

0040180c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40180c:	4b0a      	ldr	r3, [pc, #40]	; (401838 <_sbrk+0x2c>)
  40180e:	681b      	ldr	r3, [r3, #0]
  401810:	b153      	cbz	r3, 401828 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401812:	4b09      	ldr	r3, [pc, #36]	; (401838 <_sbrk+0x2c>)
  401814:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401816:	181a      	adds	r2, r3, r0
  401818:	4908      	ldr	r1, [pc, #32]	; (40183c <_sbrk+0x30>)
  40181a:	4291      	cmp	r1, r2
  40181c:	db08      	blt.n	401830 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40181e:	4610      	mov	r0, r2
  401820:	4a05      	ldr	r2, [pc, #20]	; (401838 <_sbrk+0x2c>)
  401822:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401824:	4618      	mov	r0, r3
  401826:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401828:	4a05      	ldr	r2, [pc, #20]	; (401840 <_sbrk+0x34>)
  40182a:	4b03      	ldr	r3, [pc, #12]	; (401838 <_sbrk+0x2c>)
  40182c:	601a      	str	r2, [r3, #0]
  40182e:	e7f0      	b.n	401812 <_sbrk+0x6>
		return (caddr_t) -1;	
  401830:	f04f 30ff 	mov.w	r0, #4294967295
}
  401834:	4770      	bx	lr
  401836:	bf00      	nop
  401838:	20400c78 	.word	0x20400c78
  40183c:	2045fffc 	.word	0x2045fffc
  401840:	20402ef0 	.word	0x20402ef0

00401844 <but1_callback>:

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource);


void but1_callback(void){
	but1_flag = 1;
  401844:	2201      	movs	r2, #1
  401846:	4b01      	ldr	r3, [pc, #4]	; (40184c <but1_callback+0x8>)
  401848:	701a      	strb	r2, [r3, #0]
  40184a:	4770      	bx	lr
  40184c:	20400c7c 	.word	0x20400c7c

00401850 <echo_callback>:
}



void echo_callback(void)
{	
  401850:	b570      	push	{r4, r5, r6, lr}
	float t_alarme = 4/340;
	if (echo_flag == 0){
  401852:	4b1c      	ldr	r3, [pc, #112]	; (4018c4 <echo_callback+0x74>)
  401854:	781b      	ldrb	r3, [r3, #0]
  401856:	b143      	cbz	r3, 40186a <echo_callback+0x1a>
		echo_flag = 1;
		RTT_init(8620, 11*8620, RTT_MR_ALMIEN);
	} else{
		echo_flag = 0;
  401858:	2200      	movs	r2, #0
  40185a:	4b1a      	ldr	r3, [pc, #104]	; (4018c4 <echo_callback+0x74>)
  40185c:	701a      	strb	r2, [r3, #0]
		tempo = rtt_read_timer_value(RTT);
  40185e:	481a      	ldr	r0, [pc, #104]	; (4018c8 <echo_callback+0x78>)
  401860:	4b1a      	ldr	r3, [pc, #104]	; (4018cc <echo_callback+0x7c>)
  401862:	4798      	blx	r3
  401864:	4b1a      	ldr	r3, [pc, #104]	; (4018d0 <echo_callback+0x80>)
  401866:	6018      	str	r0, [r3, #0]
  401868:	bd70      	pop	{r4, r5, r6, pc}
		echo_flag = 1;
  40186a:	2201      	movs	r2, #1
  40186c:	4b15      	ldr	r3, [pc, #84]	; (4018c4 <echo_callback+0x74>)
  40186e:	701a      	strb	r2, [r3, #0]

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
	
	rtt_sel_source(RTT, false);
  401870:	4c15      	ldr	r4, [pc, #84]	; (4018c8 <echo_callback+0x78>)
  401872:	2100      	movs	r1, #0
  401874:	4620      	mov	r0, r4
  401876:	4b17      	ldr	r3, [pc, #92]	; (4018d4 <echo_callback+0x84>)
  401878:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  40187a:	2103      	movs	r1, #3
  40187c:	4620      	mov	r0, r4
  40187e:	4b16      	ldr	r3, [pc, #88]	; (4018d8 <echo_callback+0x88>)
  401880:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
		uint32_t ul_previous_time;
		ul_previous_time = rtt_read_timer_value(RTT);
  401882:	4620      	mov	r0, r4
  401884:	4b11      	ldr	r3, [pc, #68]	; (4018cc <echo_callback+0x7c>)
  401886:	4798      	blx	r3
  401888:	4604      	mov	r4, r0
		while (ul_previous_time == rtt_read_timer_value(RTT));
  40188a:	4e0f      	ldr	r6, [pc, #60]	; (4018c8 <echo_callback+0x78>)
  40188c:	4d0f      	ldr	r5, [pc, #60]	; (4018cc <echo_callback+0x7c>)
  40188e:	4630      	mov	r0, r6
  401890:	47a8      	blx	r5
  401892:	4284      	cmp	r4, r0
  401894:	d0fb      	beq.n	40188e <echo_callback+0x3e>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  401896:	4d0c      	ldr	r5, [pc, #48]	; (4018c8 <echo_callback+0x78>)
  401898:	4910      	ldr	r1, [pc, #64]	; (4018dc <echo_callback+0x8c>)
  40189a:	4421      	add	r1, r4
  40189c:	4628      	mov	r0, r5
  40189e:	4b10      	ldr	r3, [pc, #64]	; (4018e0 <echo_callback+0x90>)
  4018a0:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4018a2:	4b10      	ldr	r3, [pc, #64]	; (4018e4 <echo_callback+0x94>)
  4018a4:	2208      	movs	r2, #8
  4018a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4018aa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4018ae:	2180      	movs	r1, #128	; 0x80
  4018b0:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4018b4:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(RTT_IRQn, 4);
	NVIC_EnableIRQ(RTT_IRQn);

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
	rtt_enable_interrupt(RTT, rttIRQSource);
  4018b6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4018ba:	4628      	mov	r0, r5
  4018bc:	4b0a      	ldr	r3, [pc, #40]	; (4018e8 <echo_callback+0x98>)
  4018be:	4798      	blx	r3
  4018c0:	bd70      	pop	{r4, r5, r6, pc}
  4018c2:	bf00      	nop
  4018c4:	20400c7d 	.word	0x20400c7d
  4018c8:	400e1830 	.word	0x400e1830
  4018cc:	00400215 	.word	0x00400215
  4018d0:	20400c8c 	.word	0x20400c8c
  4018d4:	004001c1 	.word	0x004001c1
  4018d8:	004001ad 	.word	0x004001ad
  4018dc:	00017264 	.word	0x00017264
  4018e0:	0040022d 	.word	0x0040022d
  4018e4:	e000e100 	.word	0xe000e100
  4018e8:	004001ed 	.word	0x004001ed

004018ec <TC1_Handler>:
void TC1_Handler(void) {
  4018ec:	b500      	push	{lr}
  4018ee:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 1);
  4018f0:	2101      	movs	r1, #1
  4018f2:	4805      	ldr	r0, [pc, #20]	; (401908 <TC1_Handler+0x1c>)
  4018f4:	4b05      	ldr	r3, [pc, #20]	; (40190c <TC1_Handler+0x20>)
  4018f6:	4798      	blx	r3
  4018f8:	9001      	str	r0, [sp, #4]
	i++;
  4018fa:	4a05      	ldr	r2, [pc, #20]	; (401910 <TC1_Handler+0x24>)
  4018fc:	6813      	ldr	r3, [r2, #0]
  4018fe:	3301      	adds	r3, #1
  401900:	6013      	str	r3, [r2, #0]
}
  401902:	b003      	add	sp, #12
  401904:	f85d fb04 	ldr.w	pc, [sp], #4
  401908:	4000c000 	.word	0x4000c000
  40190c:	004003bb 	.word	0x004003bb
  401910:	20400c80 	.word	0x20400c80

00401914 <RTT_Handler>:
	
}



void RTT_Handler(void) {
  401914:	b508      	push	{r3, lr}
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  401916:	4805      	ldr	r0, [pc, #20]	; (40192c <RTT_Handler+0x18>)
  401918:	4b05      	ldr	r3, [pc, #20]	; (401930 <RTT_Handler+0x1c>)
  40191a:	4798      	blx	r3

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  40191c:	f010 0f01 	tst.w	r0, #1
  401920:	d002      	beq.n	401928 <RTT_Handler+0x14>
		//RTT_init(4, 0, RTT_MR_RTTINCIEN);
		rtt_alarm = 1;
  401922:	2201      	movs	r2, #1
  401924:	4b03      	ldr	r3, [pc, #12]	; (401934 <RTT_Handler+0x20>)
  401926:	701a      	strb	r2, [r3, #0]
  401928:	bd08      	pop	{r3, pc}
  40192a:	bf00      	nop
  40192c:	400e1830 	.word	0x400e1830
  401930:	00400229 	.word	0x00400229
  401934:	20400c88 	.word	0x20400c88

00401938 <configure_pio_output>:
	uint ul_previous_time = rtt_read_timer_value(RTT);
}



void configure_pio_output(Pio *pio, const uint32_t ul_mask, uint32_t ul_id){
  401938:	b530      	push	{r4, r5, lr}
  40193a:	b083      	sub	sp, #12
  40193c:	4604      	mov	r4, r0
  40193e:	460d      	mov	r5, r1
	pmc_enable_periph_clk(ul_id);
  401940:	4610      	mov	r0, r2
  401942:	4b05      	ldr	r3, [pc, #20]	; (401958 <configure_pio_output+0x20>)
  401944:	4798      	blx	r3
	pio_set_output(pio, ul_mask, 0, 0, 0);
  401946:	2200      	movs	r2, #0
  401948:	9200      	str	r2, [sp, #0]
  40194a:	4613      	mov	r3, r2
  40194c:	4629      	mov	r1, r5
  40194e:	4620      	mov	r0, r4
  401950:	4c02      	ldr	r4, [pc, #8]	; (40195c <configure_pio_output+0x24>)
  401952:	47a0      	blx	r4
}
  401954:	b003      	add	sp, #12
  401956:	bd30      	pop	{r4, r5, pc}
  401958:	00401291 	.word	0x00401291
  40195c:	00400f53 	.word	0x00400f53

00401960 <configure_pio_input>:

void configure_pio_input(Pio *pio, const pio_type_t ul_type, const uint32_t ul_mask, const uint32_t ul_attribute, uint32_t ul_id){
  401960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401962:	4604      	mov	r4, r0
  401964:	460e      	mov	r6, r1
  401966:	4615      	mov	r5, r2
  401968:	461f      	mov	r7, r3
	pmc_enable_periph_clk(ul_id);
  40196a:	9806      	ldr	r0, [sp, #24]
  40196c:	4b06      	ldr	r3, [pc, #24]	; (401988 <configure_pio_input+0x28>)
  40196e:	4798      	blx	r3
	pio_configure(pio, ul_type, ul_mask, ul_attribute);
  401970:	463b      	mov	r3, r7
  401972:	462a      	mov	r2, r5
  401974:	4631      	mov	r1, r6
  401976:	4620      	mov	r0, r4
  401978:	4e04      	ldr	r6, [pc, #16]	; (40198c <configure_pio_input+0x2c>)
  40197a:	47b0      	blx	r6
	pio_set_debounce_filter(pio, ul_mask, 60);
  40197c:	223c      	movs	r2, #60	; 0x3c
  40197e:	4629      	mov	r1, r5
  401980:	4620      	mov	r0, r4
  401982:	4b03      	ldr	r3, [pc, #12]	; (401990 <configure_pio_input+0x30>)
  401984:	4798      	blx	r3
  401986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401988:	00401291 	.word	0x00401291
  40198c:	00400f7d 	.word	0x00400f7d
  401990:	00400e69 	.word	0x00400e69

00401994 <configure_interruption>:
}

void configure_interruption(Pio *pio, uint32_t ul_id, const uint32_t ul_mask,  uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t), uint32_t priority){
  401994:	b5f0      	push	{r4, r5, r6, r7, lr}
  401996:	b083      	sub	sp, #12
  401998:	4605      	mov	r5, r0
  40199a:	460c      	mov	r4, r1
  40199c:	4616      	mov	r6, r2
	pio_handler_set(pio, ul_id, ul_mask , ul_attr, p_handler);
  40199e:	9f08      	ldr	r7, [sp, #32]
  4019a0:	9700      	str	r7, [sp, #0]
  4019a2:	4f12      	ldr	r7, [pc, #72]	; (4019ec <configure_interruption+0x58>)
  4019a4:	47b8      	blx	r7
	pio_enable_interrupt(pio, ul_mask);
  4019a6:	4631      	mov	r1, r6
  4019a8:	4628      	mov	r0, r5
  4019aa:	4b11      	ldr	r3, [pc, #68]	; (4019f0 <configure_interruption+0x5c>)
  4019ac:	4798      	blx	r3
	pio_get_interrupt_status(pio);
  4019ae:	4628      	mov	r0, r5
  4019b0:	4b10      	ldr	r3, [pc, #64]	; (4019f4 <configure_interruption+0x60>)
  4019b2:	4798      	blx	r3
	NVIC_EnableIRQ(ul_id);
  4019b4:	b262      	sxtb	r2, r4
  4019b6:	0950      	lsrs	r0, r2, #5
  4019b8:	b2e4      	uxtb	r4, r4
  4019ba:	f004 011f 	and.w	r1, r4, #31
  4019be:	2301      	movs	r3, #1
  4019c0:	408b      	lsls	r3, r1
  4019c2:	490d      	ldr	r1, [pc, #52]	; (4019f8 <configure_interruption+0x64>)
  4019c4:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  if(IRQn < 0) {
  4019c8:	2a00      	cmp	r2, #0
  4019ca:	db06      	blt.n	4019da <configure_interruption+0x46>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4019cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4019ce:	015b      	lsls	r3, r3, #5
  4019d0:	b2db      	uxtb	r3, r3
  4019d2:	490a      	ldr	r1, [pc, #40]	; (4019fc <configure_interruption+0x68>)
  4019d4:	548b      	strb	r3, [r1, r2]
	NVIC_SetPriority(ul_id, priority);
}
  4019d6:	b003      	add	sp, #12
  4019d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4019da:	f004 040f 	and.w	r4, r4, #15
  4019de:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4019e0:	015a      	lsls	r2, r3, #5
  4019e2:	b2d2      	uxtb	r2, r2
  4019e4:	4b06      	ldr	r3, [pc, #24]	; (401a00 <configure_interruption+0x6c>)
  4019e6:	551a      	strb	r2, [r3, r4]
  4019e8:	e7f5      	b.n	4019d6 <configure_interruption+0x42>
  4019ea:	bf00      	nop
  4019ec:	0040109d 	.word	0x0040109d
  4019f0:	0040103f 	.word	0x0040103f
  4019f4:	00401043 	.word	0x00401043
  4019f8:	e000e100 	.word	0xe000e100
  4019fc:	e000e400 	.word	0xe000e400
  401a00:	e000ed14 	.word	0xe000ed14

00401a04 <io_init>:

void io_init(void)
{
  401a04:	b570      	push	{r4, r5, r6, lr}
  401a06:	b082      	sub	sp, #8
	configure_pio_input(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE, BUT1_PIO_ID);
  401a08:	4c1b      	ldr	r4, [pc, #108]	; (401a78 <io_init+0x74>)
  401a0a:	2510      	movs	r5, #16
  401a0c:	9500      	str	r5, [sp, #0]
  401a0e:	2309      	movs	r3, #9
  401a10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401a14:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401a18:	4620      	mov	r0, r4
  401a1a:	4e18      	ldr	r6, [pc, #96]	; (401a7c <io_init+0x78>)
  401a1c:	47b0      	blx	r6
	configure_interruption(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but1_callback, 2);
  401a1e:	2302      	movs	r3, #2
  401a20:	9301      	str	r3, [sp, #4]
  401a22:	4b17      	ldr	r3, [pc, #92]	; (401a80 <io_init+0x7c>)
  401a24:	9300      	str	r3, [sp, #0]
  401a26:	2350      	movs	r3, #80	; 0x50
  401a28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401a2c:	4629      	mov	r1, r5
  401a2e:	4620      	mov	r0, r4
  401a30:	4e14      	ldr	r6, [pc, #80]	; (401a84 <io_init+0x80>)
  401a32:	47b0      	blx	r6
	
	// Configura trig como se fosse LED
	configure_pio_output(TRIG_PIO, TRIG_PIO_IDX_MASK, TRIG_PIO_ID);
  401a34:	462a      	mov	r2, r5
  401a36:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401a3a:	4620      	mov	r0, r4
  401a3c:	4b12      	ldr	r3, [pc, #72]	; (401a88 <io_init+0x84>)
  401a3e:	4798      	blx	r3

	// Configura echo como se fosse um boto

	//configure_pio_input(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK, PIO_DEBOUNCE, ECHO_PIO_ID);
	pmc_enable_periph_clk(ECHO_PIO_ID);
  401a40:	200a      	movs	r0, #10
  401a42:	4b12      	ldr	r3, [pc, #72]	; (401a8c <io_init+0x88>)
  401a44:	4798      	blx	r3
	pio_configure(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK, PIO_DEBOUNCE);
  401a46:	f5a4 64c0 	sub.w	r4, r4, #1536	; 0x600
  401a4a:	2308      	movs	r3, #8
  401a4c:	2240      	movs	r2, #64	; 0x40
  401a4e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401a52:	4620      	mov	r0, r4
  401a54:	4d0e      	ldr	r5, [pc, #56]	; (401a90 <io_init+0x8c>)
  401a56:	47a8      	blx	r5
	pio_set_debounce_filter(ECHO_PIO_IDX, ECHO_PIO_IDX_MASK, 60);
  401a58:	223c      	movs	r2, #60	; 0x3c
  401a5a:	2140      	movs	r1, #64	; 0x40
  401a5c:	2006      	movs	r0, #6
  401a5e:	4b0d      	ldr	r3, [pc, #52]	; (401a94 <io_init+0x90>)
  401a60:	4798      	blx	r3
	
	configure_interruption(ECHO_PIO, ECHO_PIO_ID, ECHO_PIO_IDX_MASK, PIO_IT_EDGE, echo_callback, 1);
  401a62:	2301      	movs	r3, #1
  401a64:	9301      	str	r3, [sp, #4]
  401a66:	4b0c      	ldr	r3, [pc, #48]	; (401a98 <io_init+0x94>)
  401a68:	9300      	str	r3, [sp, #0]
  401a6a:	2340      	movs	r3, #64	; 0x40
  401a6c:	461a      	mov	r2, r3
  401a6e:	210a      	movs	r1, #10
  401a70:	4620      	mov	r0, r4
  401a72:	47b0      	blx	r6

}
  401a74:	b002      	add	sp, #8
  401a76:	bd70      	pop	{r4, r5, r6, pc}
  401a78:	400e1400 	.word	0x400e1400
  401a7c:	00401961 	.word	0x00401961
  401a80:	00401845 	.word	0x00401845
  401a84:	00401995 	.word	0x00401995
  401a88:	00401939 	.word	0x00401939
  401a8c:	00401291 	.word	0x00401291
  401a90:	00400f7d 	.word	0x00400f7d
  401a94:	00400e69 	.word	0x00400e69
  401a98:	00401851 	.word	0x00401851

00401a9c <draw>:


void draw (int ms){
  401a9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401aa0:	ed2d 8b02 	vpush	{d8}
  401aa4:	b088      	sub	sp, #32
	char string[20];
	float t = (float) ms/freq;
  401aa6:	4b8e      	ldr	r3, [pc, #568]	; (401ce0 <draw+0x244>)
  401aa8:	edd3 7a00 	vldr	s15, [r3]
  401aac:	ee07 0a10 	vmov	s14, r0
  401ab0:	eef8 6ac7 	vcvt.f32.s32	s13, s14
  401ab4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	float distancia = (340*t*100.0)/2.0;
  401ab8:	4c8a      	ldr	r4, [pc, #552]	; (401ce4 <draw+0x248>)
  401aba:	eddf 7a8b 	vldr	s15, [pc, #556]	; 401ce8 <draw+0x24c>
  401abe:	ee67 7a27 	vmul.f32	s15, s14, s15
  401ac2:	ee17 0a90 	vmov	r0, s15
  401ac6:	47a0      	blx	r4
  401ac8:	4d88      	ldr	r5, [pc, #544]	; (401cec <draw+0x250>)
  401aca:	2200      	movs	r2, #0
  401acc:	4b88      	ldr	r3, [pc, #544]	; (401cf0 <draw+0x254>)
  401ace:	47a8      	blx	r5
  401ad0:	2200      	movs	r2, #0
  401ad2:	4b88      	ldr	r3, [pc, #544]	; (401cf4 <draw+0x258>)
  401ad4:	47a8      	blx	r5
  401ad6:	4b88      	ldr	r3, [pc, #544]	; (401cf8 <draw+0x25c>)
  401ad8:	4798      	blx	r3
  401ada:	ee08 0a10 	vmov	s16, r0
	float distancia_maior = distancia + 0.3;
  401ade:	47a0      	blx	r4
  401ae0:	4606      	mov	r6, r0
  401ae2:	460f      	mov	r7, r1
	float distancia_menor = distancia - 0.3;
	

	//(distancia >= 400)
	if (rtt_alarm || (distancia >= 400)){
  401ae4:	4b85      	ldr	r3, [pc, #532]	; (401cfc <draw+0x260>)
  401ae6:	781b      	ldrb	r3, [r3, #0]
  401ae8:	2b00      	cmp	r3, #0
  401aea:	f040 808f 	bne.w	401c0c <draw+0x170>
  401aee:	eddf 7a84 	vldr	s15, [pc, #528]	; 401d00 <draw+0x264>
  401af2:	eeb4 8ae7 	vcmpe.f32	s16, s15
  401af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401afa:	f280 8087 	bge.w	401c0c <draw+0x170>
		rtt_alarm = 0;
		delay_ms(200);
		gfx_mono_generic_draw_filled_rect(0, 0, 127, 31, GFX_PIXEL_CLR);
	} else{
		//128x32 pixels		
		j = 26;
  401afe:	221a      	movs	r2, #26
  401b00:	4b80      	ldr	r3, [pc, #512]	; (401d04 <draw+0x268>)
  401b02:	601a      	str	r2, [r3, #0]
		i+=22;
  401b04:	4b80      	ldr	r3, [pc, #512]	; (401d08 <draw+0x26c>)
  401b06:	681a      	ldr	r2, [r3, #0]
  401b08:	3216      	adds	r2, #22
  401b0a:	601a      	str	r2, [r3, #0]
		
		medicoes+=1;
  401b0c:	497f      	ldr	r1, [pc, #508]	; (401d0c <draw+0x270>)
  401b0e:	680a      	ldr	r2, [r1, #0]
  401b10:	3201      	adds	r2, #1
  401b12:	600a      	str	r2, [r1, #0]


		if (i >= 70 || medicoes > 3){
  401b14:	681b      	ldr	r3, [r3, #0]
  401b16:	2b45      	cmp	r3, #69	; 0x45
  401b18:	dc02      	bgt.n	401b20 <draw+0x84>
  401b1a:	680b      	ldr	r3, [r1, #0]
  401b1c:	2b03      	cmp	r3, #3
  401b1e:	dd0b      	ble.n	401b38 <draw+0x9c>
			gfx_mono_generic_draw_filled_rect(0, 0, 127, 31, GFX_PIXEL_CLR);
  401b20:	2400      	movs	r4, #0
  401b22:	9400      	str	r4, [sp, #0]
  401b24:	231f      	movs	r3, #31
  401b26:	227f      	movs	r2, #127	; 0x7f
  401b28:	4621      	mov	r1, r4
  401b2a:	4620      	mov	r0, r4
  401b2c:	4d78      	ldr	r5, [pc, #480]	; (401d10 <draw+0x274>)
  401b2e:	47a8      	blx	r5
			i = 0;
  401b30:	4b75      	ldr	r3, [pc, #468]	; (401d08 <draw+0x26c>)
  401b32:	601c      	str	r4, [r3, #0]
			medicoes = 0;
  401b34:	4b75      	ldr	r3, [pc, #468]	; (401d0c <draw+0x270>)
  401b36:	601c      	str	r4, [r3, #0]
		}
		
		gfx_mono_generic_draw_rect(5, 5, 75, 26, GFX_PIXEL_SET);
  401b38:	2401      	movs	r4, #1
  401b3a:	9400      	str	r4, [sp, #0]
  401b3c:	231a      	movs	r3, #26
  401b3e:	224b      	movs	r2, #75	; 0x4b
  401b40:	2105      	movs	r1, #5
  401b42:	4608      	mov	r0, r1
  401b44:	4d73      	ldr	r5, [pc, #460]	; (401d14 <draw+0x278>)
  401b46:	47a8      	blx	r5
		gfx_mono_draw_line(0, j-2, 1, j-2, GFX_PIXEL_SET);
  401b48:	4d6e      	ldr	r5, [pc, #440]	; (401d04 <draw+0x268>)
  401b4a:	6829      	ldr	r1, [r5, #0]
  401b4c:	682b      	ldr	r3, [r5, #0]
  401b4e:	3b02      	subs	r3, #2
  401b50:	3902      	subs	r1, #2
  401b52:	9400      	str	r4, [sp, #0]
  401b54:	b2db      	uxtb	r3, r3
  401b56:	4622      	mov	r2, r4
  401b58:	b2c9      	uxtb	r1, r1
  401b5a:	2000      	movs	r0, #0
  401b5c:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 401d44 <draw+0x2a8>
  401b60:	47c0      	blx	r8
		gfx_mono_draw_line(0, j-8, 1, j-8, GFX_PIXEL_SET);
  401b62:	6829      	ldr	r1, [r5, #0]
  401b64:	682b      	ldr	r3, [r5, #0]
  401b66:	3b08      	subs	r3, #8
  401b68:	3908      	subs	r1, #8
  401b6a:	9400      	str	r4, [sp, #0]
  401b6c:	b2db      	uxtb	r3, r3
  401b6e:	4622      	mov	r2, r4
  401b70:	b2c9      	uxtb	r1, r1
  401b72:	2000      	movs	r0, #0
  401b74:	47c0      	blx	r8
		gfx_mono_draw_line(0, j-14, 1, j-14, GFX_PIXEL_SET);
  401b76:	6829      	ldr	r1, [r5, #0]
  401b78:	682b      	ldr	r3, [r5, #0]
  401b7a:	3b0e      	subs	r3, #14
  401b7c:	390e      	subs	r1, #14
  401b7e:	9400      	str	r4, [sp, #0]
  401b80:	b2db      	uxtb	r3, r3
  401b82:	4622      	mov	r2, r4
  401b84:	b2c9      	uxtb	r1, r1
  401b86:	2000      	movs	r0, #0
  401b88:	47c0      	blx	r8

		//gfx_mono_generic_draw_rect(5, 5, 75, 26, GFX_PIXEL_SET);
		// no total 21 pixels para aproveitar
		int range = 400/7;
		// nos 3 primeiros pixels de 0 at 57 cm, depois de 57 at 114;
		if (distancia <= 100){
  401b8a:	eddf 7a63 	vldr	s15, [pc, #396]	; 401d18 <draw+0x27c>
  401b8e:	eeb4 8ae7 	vcmpe.f32	s16, s15
  401b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401b96:	d974      	bls.n	401c82 <draw+0x1e6>
			j-=0; // no meio dos limites
			gfx_mono_draw_filled_circle(i, j, 1, GFX_PIXEL_SET, GFX_WHOLE);
		} else if (distancia > 100 && distancia <= 200){
  401b98:	eddf 7a5f 	vldr	s15, [pc, #380]	; 401d18 <draw+0x27c>
  401b9c:	eeb4 8ae7 	vcmpe.f32	s16, s15
  401ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401ba4:	dd06      	ble.n	401bb4 <draw+0x118>
  401ba6:	eddf 7a5d 	vldr	s15, [pc, #372]	; 401d1c <draw+0x280>
  401baa:	eeb4 8ae7 	vcmpe.f32	s16, s15
  401bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401bb2:	d974      	bls.n	401c9e <draw+0x202>
			j-= 5;
			gfx_mono_draw_filled_circle(i, j, 1, GFX_PIXEL_SET, GFX_WHOLE);
		} else if (distancia > 200 && distancia < 300){
  401bb4:	eddf 7a59 	vldr	s15, [pc, #356]	; 401d1c <draw+0x280>
  401bb8:	eeb4 8ae7 	vcmpe.f32	s16, s15
  401bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401bc0:	dd06      	ble.n	401bd0 <draw+0x134>
  401bc2:	eddf 7a57 	vldr	s15, [pc, #348]	; 401d20 <draw+0x284>
  401bc6:	eeb4 8ae7 	vcmpe.f32	s16, s15
  401bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401bce:	d476      	bmi.n	401cbe <draw+0x222>
			j-=11;
			gfx_mono_draw_filled_circle(i, j,  1, GFX_PIXEL_SET, GFX_WHOLE);
		} else if (distancia >= 300 && distancia < 400){
  401bd0:	eddf 7a53 	vldr	s15, [pc, #332]	; 401d20 <draw+0x284>
  401bd4:	eeb4 8ae7 	vcmpe.f32	s16, s15
  401bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401bdc:	db38      	blt.n	401c50 <draw+0x1b4>
  401bde:	eddf 7a48 	vldr	s15, [pc, #288]	; 401d00 <draw+0x264>
  401be2:	eeb4 8ae7 	vcmpe.f32	s16, s15
  401be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401bea:	d531      	bpl.n	401c50 <draw+0x1b4>
			j-=15;
  401bec:	4b45      	ldr	r3, [pc, #276]	; (401d04 <draw+0x268>)
  401bee:	681a      	ldr	r2, [r3, #0]
  401bf0:	3a0f      	subs	r2, #15
  401bf2:	601a      	str	r2, [r3, #0]
			gfx_mono_draw_filled_circle(i, j, 1, GFX_PIXEL_SET, GFX_WHOLE);
  401bf4:	4a44      	ldr	r2, [pc, #272]	; (401d08 <draw+0x26c>)
  401bf6:	6810      	ldr	r0, [r2, #0]
  401bf8:	6819      	ldr	r1, [r3, #0]
  401bfa:	23ff      	movs	r3, #255	; 0xff
  401bfc:	9300      	str	r3, [sp, #0]
  401bfe:	2301      	movs	r3, #1
  401c00:	461a      	mov	r2, r3
  401c02:	b2c9      	uxtb	r1, r1
  401c04:	b2c0      	uxtb	r0, r0
  401c06:	4c47      	ldr	r4, [pc, #284]	; (401d24 <draw+0x288>)
  401c08:	47a0      	blx	r4
  401c0a:	e021      	b.n	401c50 <draw+0x1b4>
		i = 0;
  401c0c:	2400      	movs	r4, #0
  401c0e:	4b3e      	ldr	r3, [pc, #248]	; (401d08 <draw+0x26c>)
  401c10:	601c      	str	r4, [r3, #0]
		gfx_mono_generic_draw_filled_rect(0, 0, 127, 31, GFX_PIXEL_CLR);
  401c12:	9400      	str	r4, [sp, #0]
  401c14:	231f      	movs	r3, #31
  401c16:	227f      	movs	r2, #127	; 0x7f
  401c18:	4621      	mov	r1, r4
  401c1a:	4620      	mov	r0, r4
  401c1c:	4d3c      	ldr	r5, [pc, #240]	; (401d10 <draw+0x274>)
  401c1e:	47a8      	blx	r5
		sprintf(string, "Erro!");
  401c20:	4b41      	ldr	r3, [pc, #260]	; (401d28 <draw+0x28c>)
  401c22:	e893 0003 	ldmia.w	r3, {r0, r1}
  401c26:	9003      	str	r0, [sp, #12]
  401c28:	f8ad 1010 	strh.w	r1, [sp, #16]
		gfx_mono_draw_string(string, 0,0, &sysfont);
  401c2c:	4b3f      	ldr	r3, [pc, #252]	; (401d2c <draw+0x290>)
  401c2e:	4622      	mov	r2, r4
  401c30:	4621      	mov	r1, r4
  401c32:	a803      	add	r0, sp, #12
  401c34:	f8df 8108 	ldr.w	r8, [pc, #264]	; 401d40 <draw+0x2a4>
  401c38:	47c0      	blx	r8
		rtt_alarm = 0;
  401c3a:	4b30      	ldr	r3, [pc, #192]	; (401cfc <draw+0x260>)
  401c3c:	701c      	strb	r4, [r3, #0]
		delay_ms(200);
  401c3e:	483c      	ldr	r0, [pc, #240]	; (401d30 <draw+0x294>)
  401c40:	4b3c      	ldr	r3, [pc, #240]	; (401d34 <draw+0x298>)
  401c42:	4798      	blx	r3
		gfx_mono_generic_draw_filled_rect(0, 0, 127, 31, GFX_PIXEL_CLR);
  401c44:	9400      	str	r4, [sp, #0]
  401c46:	231f      	movs	r3, #31
  401c48:	227f      	movs	r2, #127	; 0x7f
  401c4a:	4621      	mov	r1, r4
  401c4c:	4620      	mov	r0, r4
  401c4e:	47a8      	blx	r5
		}
		
		//medicoes+=1;

		}
		sprintf(string, "%2.1f", distancia);
  401c50:	4632      	mov	r2, r6
  401c52:	463b      	mov	r3, r7
  401c54:	4938      	ldr	r1, [pc, #224]	; (401d38 <draw+0x29c>)
  401c56:	a803      	add	r0, sp, #12
  401c58:	4c38      	ldr	r4, [pc, #224]	; (401d3c <draw+0x2a0>)
  401c5a:	47a0      	blx	r4
		gfx_mono_generic_draw_filled_rect(80, 9, 127, 31, GFX_PIXEL_CLR);
  401c5c:	2300      	movs	r3, #0
  401c5e:	9300      	str	r3, [sp, #0]
  401c60:	231f      	movs	r3, #31
  401c62:	227f      	movs	r2, #127	; 0x7f
  401c64:	2109      	movs	r1, #9
  401c66:	2050      	movs	r0, #80	; 0x50
  401c68:	4c29      	ldr	r4, [pc, #164]	; (401d10 <draw+0x274>)
  401c6a:	47a0      	blx	r4
		gfx_mono_draw_string(string, 80,9, &sysfont);		
  401c6c:	4b2f      	ldr	r3, [pc, #188]	; (401d2c <draw+0x290>)
  401c6e:	2209      	movs	r2, #9
  401c70:	2150      	movs	r1, #80	; 0x50
  401c72:	a803      	add	r0, sp, #12
  401c74:	4c32      	ldr	r4, [pc, #200]	; (401d40 <draw+0x2a4>)
  401c76:	47a0      	blx	r4
		//tc_stop(TC1, 1);
		
	}
  401c78:	b008      	add	sp, #32
  401c7a:	ecbd 8b02 	vpop	{d8}
  401c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			j-=0; // no meio dos limites
  401c82:	682a      	ldr	r2, [r5, #0]
  401c84:	602a      	str	r2, [r5, #0]
			gfx_mono_draw_filled_circle(i, j, 1, GFX_PIXEL_SET, GFX_WHOLE);
  401c86:	4a20      	ldr	r2, [pc, #128]	; (401d08 <draw+0x26c>)
  401c88:	6810      	ldr	r0, [r2, #0]
  401c8a:	6829      	ldr	r1, [r5, #0]
  401c8c:	23ff      	movs	r3, #255	; 0xff
  401c8e:	9300      	str	r3, [sp, #0]
  401c90:	4623      	mov	r3, r4
  401c92:	4622      	mov	r2, r4
  401c94:	b2c9      	uxtb	r1, r1
  401c96:	b2c0      	uxtb	r0, r0
  401c98:	4c22      	ldr	r4, [pc, #136]	; (401d24 <draw+0x288>)
  401c9a:	47a0      	blx	r4
  401c9c:	e7d8      	b.n	401c50 <draw+0x1b4>
			j-= 5;
  401c9e:	4b19      	ldr	r3, [pc, #100]	; (401d04 <draw+0x268>)
  401ca0:	681a      	ldr	r2, [r3, #0]
  401ca2:	3a05      	subs	r2, #5
  401ca4:	601a      	str	r2, [r3, #0]
			gfx_mono_draw_filled_circle(i, j, 1, GFX_PIXEL_SET, GFX_WHOLE);
  401ca6:	4a18      	ldr	r2, [pc, #96]	; (401d08 <draw+0x26c>)
  401ca8:	6810      	ldr	r0, [r2, #0]
  401caa:	6819      	ldr	r1, [r3, #0]
  401cac:	23ff      	movs	r3, #255	; 0xff
  401cae:	9300      	str	r3, [sp, #0]
  401cb0:	2301      	movs	r3, #1
  401cb2:	461a      	mov	r2, r3
  401cb4:	b2c9      	uxtb	r1, r1
  401cb6:	b2c0      	uxtb	r0, r0
  401cb8:	4c1a      	ldr	r4, [pc, #104]	; (401d24 <draw+0x288>)
  401cba:	47a0      	blx	r4
  401cbc:	e7c8      	b.n	401c50 <draw+0x1b4>
			j-=11;
  401cbe:	4b11      	ldr	r3, [pc, #68]	; (401d04 <draw+0x268>)
  401cc0:	681a      	ldr	r2, [r3, #0]
  401cc2:	3a0b      	subs	r2, #11
  401cc4:	601a      	str	r2, [r3, #0]
			gfx_mono_draw_filled_circle(i, j,  1, GFX_PIXEL_SET, GFX_WHOLE);
  401cc6:	4a10      	ldr	r2, [pc, #64]	; (401d08 <draw+0x26c>)
  401cc8:	6810      	ldr	r0, [r2, #0]
  401cca:	6819      	ldr	r1, [r3, #0]
  401ccc:	23ff      	movs	r3, #255	; 0xff
  401cce:	9300      	str	r3, [sp, #0]
  401cd0:	2301      	movs	r3, #1
  401cd2:	461a      	mov	r2, r3
  401cd4:	b2c9      	uxtb	r1, r1
  401cd6:	b2c0      	uxtb	r0, r0
  401cd8:	4c12      	ldr	r4, [pc, #72]	; (401d24 <draw+0x288>)
  401cda:	47a0      	blx	r4
  401cdc:	e7b8      	b.n	401c50 <draw+0x1b4>
  401cde:	bf00      	nop
  401ce0:	20400020 	.word	0x20400020
  401ce4:	004020a9 	.word	0x004020a9
  401ce8:	43aa0000 	.word	0x43aa0000
  401cec:	00402151 	.word	0x00402151
  401cf0:	40590000 	.word	0x40590000
  401cf4:	3fe00000 	.word	0x3fe00000
  401cf8:	00402575 	.word	0x00402575
  401cfc:	20400c88 	.word	0x20400c88
  401d00:	43c80000 	.word	0x43c80000
  401d04:	20400024 	.word	0x20400024
  401d08:	20400c80 	.word	0x20400c80
  401d0c:	20400c84 	.word	0x20400c84
  401d10:	004006bd 	.word	0x004006bd
  401d14:	0040066d 	.word	0x0040066d
  401d18:	42c80000 	.word	0x42c80000
  401d1c:	43480000 	.word	0x43480000
  401d20:	43960000 	.word	0x43960000
  401d24:	004006f5 	.word	0x004006f5
  401d28:	004071e8 	.word	0x004071e8
  401d2c:	2040000c 	.word	0x2040000c
  401d30:	009a5649 	.word	0x009a5649
  401d34:	20400001 	.word	0x20400001
  401d38:	004071f0 	.word	0x004071f0
  401d3c:	00402701 	.word	0x00402701
  401d40:	004008bd 	.word	0x004008bd
  401d44:	00400561 	.word	0x00400561

00401d48 <trig_pulse>:
	


void trig_pulse(){
  401d48:	b510      	push	{r4, lr}
	pio_set(TRIG_PIO, TRIG_PIO_IDX_MASK);
  401d4a:	4c08      	ldr	r4, [pc, #32]	; (401d6c <trig_pulse+0x24>)
  401d4c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401d50:	4620      	mov	r0, r4
  401d52:	4b07      	ldr	r3, [pc, #28]	; (401d70 <trig_pulse+0x28>)
  401d54:	4798      	blx	r3
	delay_us(10);
  401d56:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401d5a:	4b06      	ldr	r3, [pc, #24]	; (401d74 <trig_pulse+0x2c>)
  401d5c:	4798      	blx	r3
	pio_clear(TRIG_PIO, TRIG_PIO_IDX_MASK);
  401d5e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401d62:	4620      	mov	r0, r4
  401d64:	4b04      	ldr	r3, [pc, #16]	; (401d78 <trig_pulse+0x30>)
  401d66:	4798      	blx	r3
  401d68:	bd10      	pop	{r4, pc}
  401d6a:	bf00      	nop
  401d6c:	400e1400 	.word	0x400e1400
  401d70:	00400e83 	.word	0x00400e83
  401d74:	20400001 	.word	0x20400001
  401d78:	00400e87 	.word	0x00400e87

00401d7c <main>:
}

int main (void)
{
  401d7c:	b508      	push	{r3, lr}
	sysclk_init();
  401d7e:	4b0e      	ldr	r3, [pc, #56]	; (401db8 <main+0x3c>)
  401d80:	4798      	blx	r3

	io_init();
  401d82:	4b0e      	ldr	r3, [pc, #56]	; (401dbc <main+0x40>)
  401d84:	4798      	blx	r3

	board_init();
  401d86:	4b0e      	ldr	r3, [pc, #56]	; (401dc0 <main+0x44>)
  401d88:	4798      	blx	r3
	delay_init();
	
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  401d8a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401d8e:	4b0d      	ldr	r3, [pc, #52]	; (401dc4 <main+0x48>)
  401d90:	605a      	str	r2, [r3, #4]


  // Init OLED
	gfx_mono_ssd1306_init();
  401d92:	4b0d      	ldr	r3, [pc, #52]	; (401dc8 <main+0x4c>)
  401d94:	4798      	blx	r3


	
	while(1) {
		if (but1_flag){
  401d96:	4c0d      	ldr	r4, [pc, #52]	; (401dcc <main+0x50>)
			//TC_init(TC0, ID_TC1, 1, 1);
			//tc_start(TC0, 1);
			but1_flag = 0;
			trig_pulse();		
  401d98:	4e0d      	ldr	r6, [pc, #52]	; (401dd0 <main+0x54>)
			draw(tempo);	
  401d9a:	4d0e      	ldr	r5, [pc, #56]	; (401dd4 <main+0x58>)
  401d9c:	e002      	b.n	401da4 <main+0x28>

		}
		
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401d9e:	2002      	movs	r0, #2
  401da0:	4b0d      	ldr	r3, [pc, #52]	; (401dd8 <main+0x5c>)
  401da2:	4798      	blx	r3
		if (but1_flag){
  401da4:	7823      	ldrb	r3, [r4, #0]
  401da6:	2b00      	cmp	r3, #0
  401da8:	d0f9      	beq.n	401d9e <main+0x22>
			but1_flag = 0;
  401daa:	2300      	movs	r3, #0
  401dac:	7023      	strb	r3, [r4, #0]
			trig_pulse();		
  401dae:	47b0      	blx	r6
			draw(tempo);	
  401db0:	6828      	ldr	r0, [r5, #0]
  401db2:	4b0a      	ldr	r3, [pc, #40]	; (401ddc <main+0x60>)
  401db4:	4798      	blx	r3
  401db6:	e7f2      	b.n	401d9e <main+0x22>
  401db8:	00400cb9 	.word	0x00400cb9
  401dbc:	00401a05 	.word	0x00401a05
  401dc0:	00400d29 	.word	0x00400d29
  401dc4:	400e1850 	.word	0x400e1850
  401dc8:	00400955 	.word	0x00400955
  401dcc:	20400c7c 	.word	0x20400c7c
  401dd0:	00401d49 	.word	0x00401d49
  401dd4:	20400c8c 	.word	0x20400c8c
  401dd8:	00401335 	.word	0x00401335
  401ddc:	00401a9d 	.word	0x00401a9d

00401de0 <__aeabi_drsub>:
  401de0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401de4:	e002      	b.n	401dec <__adddf3>
  401de6:	bf00      	nop

00401de8 <__aeabi_dsub>:
  401de8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401dec <__adddf3>:
  401dec:	b530      	push	{r4, r5, lr}
  401dee:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401df2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401df6:	ea94 0f05 	teq	r4, r5
  401dfa:	bf08      	it	eq
  401dfc:	ea90 0f02 	teqeq	r0, r2
  401e00:	bf1f      	itttt	ne
  401e02:	ea54 0c00 	orrsne.w	ip, r4, r0
  401e06:	ea55 0c02 	orrsne.w	ip, r5, r2
  401e0a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401e0e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401e12:	f000 80e2 	beq.w	401fda <__adddf3+0x1ee>
  401e16:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401e1a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401e1e:	bfb8      	it	lt
  401e20:	426d      	neglt	r5, r5
  401e22:	dd0c      	ble.n	401e3e <__adddf3+0x52>
  401e24:	442c      	add	r4, r5
  401e26:	ea80 0202 	eor.w	r2, r0, r2
  401e2a:	ea81 0303 	eor.w	r3, r1, r3
  401e2e:	ea82 0000 	eor.w	r0, r2, r0
  401e32:	ea83 0101 	eor.w	r1, r3, r1
  401e36:	ea80 0202 	eor.w	r2, r0, r2
  401e3a:	ea81 0303 	eor.w	r3, r1, r3
  401e3e:	2d36      	cmp	r5, #54	; 0x36
  401e40:	bf88      	it	hi
  401e42:	bd30      	pophi	{r4, r5, pc}
  401e44:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401e48:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401e4c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401e50:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401e54:	d002      	beq.n	401e5c <__adddf3+0x70>
  401e56:	4240      	negs	r0, r0
  401e58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401e5c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401e60:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401e64:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401e68:	d002      	beq.n	401e70 <__adddf3+0x84>
  401e6a:	4252      	negs	r2, r2
  401e6c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401e70:	ea94 0f05 	teq	r4, r5
  401e74:	f000 80a7 	beq.w	401fc6 <__adddf3+0x1da>
  401e78:	f1a4 0401 	sub.w	r4, r4, #1
  401e7c:	f1d5 0e20 	rsbs	lr, r5, #32
  401e80:	db0d      	blt.n	401e9e <__adddf3+0xb2>
  401e82:	fa02 fc0e 	lsl.w	ip, r2, lr
  401e86:	fa22 f205 	lsr.w	r2, r2, r5
  401e8a:	1880      	adds	r0, r0, r2
  401e8c:	f141 0100 	adc.w	r1, r1, #0
  401e90:	fa03 f20e 	lsl.w	r2, r3, lr
  401e94:	1880      	adds	r0, r0, r2
  401e96:	fa43 f305 	asr.w	r3, r3, r5
  401e9a:	4159      	adcs	r1, r3
  401e9c:	e00e      	b.n	401ebc <__adddf3+0xd0>
  401e9e:	f1a5 0520 	sub.w	r5, r5, #32
  401ea2:	f10e 0e20 	add.w	lr, lr, #32
  401ea6:	2a01      	cmp	r2, #1
  401ea8:	fa03 fc0e 	lsl.w	ip, r3, lr
  401eac:	bf28      	it	cs
  401eae:	f04c 0c02 	orrcs.w	ip, ip, #2
  401eb2:	fa43 f305 	asr.w	r3, r3, r5
  401eb6:	18c0      	adds	r0, r0, r3
  401eb8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401ebc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401ec0:	d507      	bpl.n	401ed2 <__adddf3+0xe6>
  401ec2:	f04f 0e00 	mov.w	lr, #0
  401ec6:	f1dc 0c00 	rsbs	ip, ip, #0
  401eca:	eb7e 0000 	sbcs.w	r0, lr, r0
  401ece:	eb6e 0101 	sbc.w	r1, lr, r1
  401ed2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401ed6:	d31b      	bcc.n	401f10 <__adddf3+0x124>
  401ed8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401edc:	d30c      	bcc.n	401ef8 <__adddf3+0x10c>
  401ede:	0849      	lsrs	r1, r1, #1
  401ee0:	ea5f 0030 	movs.w	r0, r0, rrx
  401ee4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401ee8:	f104 0401 	add.w	r4, r4, #1
  401eec:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401ef0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401ef4:	f080 809a 	bcs.w	40202c <__adddf3+0x240>
  401ef8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401efc:	bf08      	it	eq
  401efe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401f02:	f150 0000 	adcs.w	r0, r0, #0
  401f06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401f0a:	ea41 0105 	orr.w	r1, r1, r5
  401f0e:	bd30      	pop	{r4, r5, pc}
  401f10:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401f14:	4140      	adcs	r0, r0
  401f16:	eb41 0101 	adc.w	r1, r1, r1
  401f1a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f1e:	f1a4 0401 	sub.w	r4, r4, #1
  401f22:	d1e9      	bne.n	401ef8 <__adddf3+0x10c>
  401f24:	f091 0f00 	teq	r1, #0
  401f28:	bf04      	itt	eq
  401f2a:	4601      	moveq	r1, r0
  401f2c:	2000      	moveq	r0, #0
  401f2e:	fab1 f381 	clz	r3, r1
  401f32:	bf08      	it	eq
  401f34:	3320      	addeq	r3, #32
  401f36:	f1a3 030b 	sub.w	r3, r3, #11
  401f3a:	f1b3 0220 	subs.w	r2, r3, #32
  401f3e:	da0c      	bge.n	401f5a <__adddf3+0x16e>
  401f40:	320c      	adds	r2, #12
  401f42:	dd08      	ble.n	401f56 <__adddf3+0x16a>
  401f44:	f102 0c14 	add.w	ip, r2, #20
  401f48:	f1c2 020c 	rsb	r2, r2, #12
  401f4c:	fa01 f00c 	lsl.w	r0, r1, ip
  401f50:	fa21 f102 	lsr.w	r1, r1, r2
  401f54:	e00c      	b.n	401f70 <__adddf3+0x184>
  401f56:	f102 0214 	add.w	r2, r2, #20
  401f5a:	bfd8      	it	le
  401f5c:	f1c2 0c20 	rsble	ip, r2, #32
  401f60:	fa01 f102 	lsl.w	r1, r1, r2
  401f64:	fa20 fc0c 	lsr.w	ip, r0, ip
  401f68:	bfdc      	itt	le
  401f6a:	ea41 010c 	orrle.w	r1, r1, ip
  401f6e:	4090      	lslle	r0, r2
  401f70:	1ae4      	subs	r4, r4, r3
  401f72:	bfa2      	ittt	ge
  401f74:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401f78:	4329      	orrge	r1, r5
  401f7a:	bd30      	popge	{r4, r5, pc}
  401f7c:	ea6f 0404 	mvn.w	r4, r4
  401f80:	3c1f      	subs	r4, #31
  401f82:	da1c      	bge.n	401fbe <__adddf3+0x1d2>
  401f84:	340c      	adds	r4, #12
  401f86:	dc0e      	bgt.n	401fa6 <__adddf3+0x1ba>
  401f88:	f104 0414 	add.w	r4, r4, #20
  401f8c:	f1c4 0220 	rsb	r2, r4, #32
  401f90:	fa20 f004 	lsr.w	r0, r0, r4
  401f94:	fa01 f302 	lsl.w	r3, r1, r2
  401f98:	ea40 0003 	orr.w	r0, r0, r3
  401f9c:	fa21 f304 	lsr.w	r3, r1, r4
  401fa0:	ea45 0103 	orr.w	r1, r5, r3
  401fa4:	bd30      	pop	{r4, r5, pc}
  401fa6:	f1c4 040c 	rsb	r4, r4, #12
  401faa:	f1c4 0220 	rsb	r2, r4, #32
  401fae:	fa20 f002 	lsr.w	r0, r0, r2
  401fb2:	fa01 f304 	lsl.w	r3, r1, r4
  401fb6:	ea40 0003 	orr.w	r0, r0, r3
  401fba:	4629      	mov	r1, r5
  401fbc:	bd30      	pop	{r4, r5, pc}
  401fbe:	fa21 f004 	lsr.w	r0, r1, r4
  401fc2:	4629      	mov	r1, r5
  401fc4:	bd30      	pop	{r4, r5, pc}
  401fc6:	f094 0f00 	teq	r4, #0
  401fca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401fce:	bf06      	itte	eq
  401fd0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401fd4:	3401      	addeq	r4, #1
  401fd6:	3d01      	subne	r5, #1
  401fd8:	e74e      	b.n	401e78 <__adddf3+0x8c>
  401fda:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401fde:	bf18      	it	ne
  401fe0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401fe4:	d029      	beq.n	40203a <__adddf3+0x24e>
  401fe6:	ea94 0f05 	teq	r4, r5
  401fea:	bf08      	it	eq
  401fec:	ea90 0f02 	teqeq	r0, r2
  401ff0:	d005      	beq.n	401ffe <__adddf3+0x212>
  401ff2:	ea54 0c00 	orrs.w	ip, r4, r0
  401ff6:	bf04      	itt	eq
  401ff8:	4619      	moveq	r1, r3
  401ffa:	4610      	moveq	r0, r2
  401ffc:	bd30      	pop	{r4, r5, pc}
  401ffe:	ea91 0f03 	teq	r1, r3
  402002:	bf1e      	ittt	ne
  402004:	2100      	movne	r1, #0
  402006:	2000      	movne	r0, #0
  402008:	bd30      	popne	{r4, r5, pc}
  40200a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40200e:	d105      	bne.n	40201c <__adddf3+0x230>
  402010:	0040      	lsls	r0, r0, #1
  402012:	4149      	adcs	r1, r1
  402014:	bf28      	it	cs
  402016:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40201a:	bd30      	pop	{r4, r5, pc}
  40201c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402020:	bf3c      	itt	cc
  402022:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402026:	bd30      	popcc	{r4, r5, pc}
  402028:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40202c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402030:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402034:	f04f 0000 	mov.w	r0, #0
  402038:	bd30      	pop	{r4, r5, pc}
  40203a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40203e:	bf1a      	itte	ne
  402040:	4619      	movne	r1, r3
  402042:	4610      	movne	r0, r2
  402044:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402048:	bf1c      	itt	ne
  40204a:	460b      	movne	r3, r1
  40204c:	4602      	movne	r2, r0
  40204e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402052:	bf06      	itte	eq
  402054:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402058:	ea91 0f03 	teqeq	r1, r3
  40205c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402060:	bd30      	pop	{r4, r5, pc}
  402062:	bf00      	nop

00402064 <__aeabi_ui2d>:
  402064:	f090 0f00 	teq	r0, #0
  402068:	bf04      	itt	eq
  40206a:	2100      	moveq	r1, #0
  40206c:	4770      	bxeq	lr
  40206e:	b530      	push	{r4, r5, lr}
  402070:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402074:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402078:	f04f 0500 	mov.w	r5, #0
  40207c:	f04f 0100 	mov.w	r1, #0
  402080:	e750      	b.n	401f24 <__adddf3+0x138>
  402082:	bf00      	nop

00402084 <__aeabi_i2d>:
  402084:	f090 0f00 	teq	r0, #0
  402088:	bf04      	itt	eq
  40208a:	2100      	moveq	r1, #0
  40208c:	4770      	bxeq	lr
  40208e:	b530      	push	{r4, r5, lr}
  402090:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402094:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402098:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40209c:	bf48      	it	mi
  40209e:	4240      	negmi	r0, r0
  4020a0:	f04f 0100 	mov.w	r1, #0
  4020a4:	e73e      	b.n	401f24 <__adddf3+0x138>
  4020a6:	bf00      	nop

004020a8 <__aeabi_f2d>:
  4020a8:	0042      	lsls	r2, r0, #1
  4020aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4020ae:	ea4f 0131 	mov.w	r1, r1, rrx
  4020b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4020b6:	bf1f      	itttt	ne
  4020b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4020bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4020c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4020c4:	4770      	bxne	lr
  4020c6:	f092 0f00 	teq	r2, #0
  4020ca:	bf14      	ite	ne
  4020cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4020d0:	4770      	bxeq	lr
  4020d2:	b530      	push	{r4, r5, lr}
  4020d4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4020d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4020dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4020e0:	e720      	b.n	401f24 <__adddf3+0x138>
  4020e2:	bf00      	nop

004020e4 <__aeabi_ul2d>:
  4020e4:	ea50 0201 	orrs.w	r2, r0, r1
  4020e8:	bf08      	it	eq
  4020ea:	4770      	bxeq	lr
  4020ec:	b530      	push	{r4, r5, lr}
  4020ee:	f04f 0500 	mov.w	r5, #0
  4020f2:	e00a      	b.n	40210a <__aeabi_l2d+0x16>

004020f4 <__aeabi_l2d>:
  4020f4:	ea50 0201 	orrs.w	r2, r0, r1
  4020f8:	bf08      	it	eq
  4020fa:	4770      	bxeq	lr
  4020fc:	b530      	push	{r4, r5, lr}
  4020fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402102:	d502      	bpl.n	40210a <__aeabi_l2d+0x16>
  402104:	4240      	negs	r0, r0
  402106:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40210a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40210e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402112:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402116:	f43f aedc 	beq.w	401ed2 <__adddf3+0xe6>
  40211a:	f04f 0203 	mov.w	r2, #3
  40211e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402122:	bf18      	it	ne
  402124:	3203      	addne	r2, #3
  402126:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40212a:	bf18      	it	ne
  40212c:	3203      	addne	r2, #3
  40212e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402132:	f1c2 0320 	rsb	r3, r2, #32
  402136:	fa00 fc03 	lsl.w	ip, r0, r3
  40213a:	fa20 f002 	lsr.w	r0, r0, r2
  40213e:	fa01 fe03 	lsl.w	lr, r1, r3
  402142:	ea40 000e 	orr.w	r0, r0, lr
  402146:	fa21 f102 	lsr.w	r1, r1, r2
  40214a:	4414      	add	r4, r2
  40214c:	e6c1      	b.n	401ed2 <__adddf3+0xe6>
  40214e:	bf00      	nop

00402150 <__aeabi_dmul>:
  402150:	b570      	push	{r4, r5, r6, lr}
  402152:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40215a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40215e:	bf1d      	ittte	ne
  402160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402164:	ea94 0f0c 	teqne	r4, ip
  402168:	ea95 0f0c 	teqne	r5, ip
  40216c:	f000 f8de 	bleq	40232c <__aeabi_dmul+0x1dc>
  402170:	442c      	add	r4, r5
  402172:	ea81 0603 	eor.w	r6, r1, r3
  402176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40217a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40217e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402182:	bf18      	it	ne
  402184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40218c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402190:	d038      	beq.n	402204 <__aeabi_dmul+0xb4>
  402192:	fba0 ce02 	umull	ip, lr, r0, r2
  402196:	f04f 0500 	mov.w	r5, #0
  40219a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40219e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4021a2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4021a6:	f04f 0600 	mov.w	r6, #0
  4021aa:	fbe1 5603 	umlal	r5, r6, r1, r3
  4021ae:	f09c 0f00 	teq	ip, #0
  4021b2:	bf18      	it	ne
  4021b4:	f04e 0e01 	orrne.w	lr, lr, #1
  4021b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4021bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4021c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4021c4:	d204      	bcs.n	4021d0 <__aeabi_dmul+0x80>
  4021c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4021ca:	416d      	adcs	r5, r5
  4021cc:	eb46 0606 	adc.w	r6, r6, r6
  4021d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4021d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4021d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4021dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4021e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4021e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4021e8:	bf88      	it	hi
  4021ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4021ee:	d81e      	bhi.n	40222e <__aeabi_dmul+0xde>
  4021f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4021f4:	bf08      	it	eq
  4021f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4021fa:	f150 0000 	adcs.w	r0, r0, #0
  4021fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402202:	bd70      	pop	{r4, r5, r6, pc}
  402204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402208:	ea46 0101 	orr.w	r1, r6, r1
  40220c:	ea40 0002 	orr.w	r0, r0, r2
  402210:	ea81 0103 	eor.w	r1, r1, r3
  402214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402218:	bfc2      	ittt	gt
  40221a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40221e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402222:	bd70      	popgt	{r4, r5, r6, pc}
  402224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402228:	f04f 0e00 	mov.w	lr, #0
  40222c:	3c01      	subs	r4, #1
  40222e:	f300 80ab 	bgt.w	402388 <__aeabi_dmul+0x238>
  402232:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402236:	bfde      	ittt	le
  402238:	2000      	movle	r0, #0
  40223a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40223e:	bd70      	pople	{r4, r5, r6, pc}
  402240:	f1c4 0400 	rsb	r4, r4, #0
  402244:	3c20      	subs	r4, #32
  402246:	da35      	bge.n	4022b4 <__aeabi_dmul+0x164>
  402248:	340c      	adds	r4, #12
  40224a:	dc1b      	bgt.n	402284 <__aeabi_dmul+0x134>
  40224c:	f104 0414 	add.w	r4, r4, #20
  402250:	f1c4 0520 	rsb	r5, r4, #32
  402254:	fa00 f305 	lsl.w	r3, r0, r5
  402258:	fa20 f004 	lsr.w	r0, r0, r4
  40225c:	fa01 f205 	lsl.w	r2, r1, r5
  402260:	ea40 0002 	orr.w	r0, r0, r2
  402264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40226c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402270:	fa21 f604 	lsr.w	r6, r1, r4
  402274:	eb42 0106 	adc.w	r1, r2, r6
  402278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40227c:	bf08      	it	eq
  40227e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402282:	bd70      	pop	{r4, r5, r6, pc}
  402284:	f1c4 040c 	rsb	r4, r4, #12
  402288:	f1c4 0520 	rsb	r5, r4, #32
  40228c:	fa00 f304 	lsl.w	r3, r0, r4
  402290:	fa20 f005 	lsr.w	r0, r0, r5
  402294:	fa01 f204 	lsl.w	r2, r1, r4
  402298:	ea40 0002 	orr.w	r0, r0, r2
  40229c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4022a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4022a4:	f141 0100 	adc.w	r1, r1, #0
  4022a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4022ac:	bf08      	it	eq
  4022ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4022b2:	bd70      	pop	{r4, r5, r6, pc}
  4022b4:	f1c4 0520 	rsb	r5, r4, #32
  4022b8:	fa00 f205 	lsl.w	r2, r0, r5
  4022bc:	ea4e 0e02 	orr.w	lr, lr, r2
  4022c0:	fa20 f304 	lsr.w	r3, r0, r4
  4022c4:	fa01 f205 	lsl.w	r2, r1, r5
  4022c8:	ea43 0302 	orr.w	r3, r3, r2
  4022cc:	fa21 f004 	lsr.w	r0, r1, r4
  4022d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4022d4:	fa21 f204 	lsr.w	r2, r1, r4
  4022d8:	ea20 0002 	bic.w	r0, r0, r2
  4022dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4022e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4022e4:	bf08      	it	eq
  4022e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4022ea:	bd70      	pop	{r4, r5, r6, pc}
  4022ec:	f094 0f00 	teq	r4, #0
  4022f0:	d10f      	bne.n	402312 <__aeabi_dmul+0x1c2>
  4022f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4022f6:	0040      	lsls	r0, r0, #1
  4022f8:	eb41 0101 	adc.w	r1, r1, r1
  4022fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402300:	bf08      	it	eq
  402302:	3c01      	subeq	r4, #1
  402304:	d0f7      	beq.n	4022f6 <__aeabi_dmul+0x1a6>
  402306:	ea41 0106 	orr.w	r1, r1, r6
  40230a:	f095 0f00 	teq	r5, #0
  40230e:	bf18      	it	ne
  402310:	4770      	bxne	lr
  402312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402316:	0052      	lsls	r2, r2, #1
  402318:	eb43 0303 	adc.w	r3, r3, r3
  40231c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402320:	bf08      	it	eq
  402322:	3d01      	subeq	r5, #1
  402324:	d0f7      	beq.n	402316 <__aeabi_dmul+0x1c6>
  402326:	ea43 0306 	orr.w	r3, r3, r6
  40232a:	4770      	bx	lr
  40232c:	ea94 0f0c 	teq	r4, ip
  402330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402334:	bf18      	it	ne
  402336:	ea95 0f0c 	teqne	r5, ip
  40233a:	d00c      	beq.n	402356 <__aeabi_dmul+0x206>
  40233c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402340:	bf18      	it	ne
  402342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402346:	d1d1      	bne.n	4022ec <__aeabi_dmul+0x19c>
  402348:	ea81 0103 	eor.w	r1, r1, r3
  40234c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402350:	f04f 0000 	mov.w	r0, #0
  402354:	bd70      	pop	{r4, r5, r6, pc}
  402356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40235a:	bf06      	itte	eq
  40235c:	4610      	moveq	r0, r2
  40235e:	4619      	moveq	r1, r3
  402360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402364:	d019      	beq.n	40239a <__aeabi_dmul+0x24a>
  402366:	ea94 0f0c 	teq	r4, ip
  40236a:	d102      	bne.n	402372 <__aeabi_dmul+0x222>
  40236c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402370:	d113      	bne.n	40239a <__aeabi_dmul+0x24a>
  402372:	ea95 0f0c 	teq	r5, ip
  402376:	d105      	bne.n	402384 <__aeabi_dmul+0x234>
  402378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40237c:	bf1c      	itt	ne
  40237e:	4610      	movne	r0, r2
  402380:	4619      	movne	r1, r3
  402382:	d10a      	bne.n	40239a <__aeabi_dmul+0x24a>
  402384:	ea81 0103 	eor.w	r1, r1, r3
  402388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40238c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402394:	f04f 0000 	mov.w	r0, #0
  402398:	bd70      	pop	{r4, r5, r6, pc}
  40239a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40239e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4023a2:	bd70      	pop	{r4, r5, r6, pc}

004023a4 <__aeabi_ddiv>:
  4023a4:	b570      	push	{r4, r5, r6, lr}
  4023a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4023aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4023ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4023b2:	bf1d      	ittte	ne
  4023b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4023b8:	ea94 0f0c 	teqne	r4, ip
  4023bc:	ea95 0f0c 	teqne	r5, ip
  4023c0:	f000 f8a7 	bleq	402512 <__aeabi_ddiv+0x16e>
  4023c4:	eba4 0405 	sub.w	r4, r4, r5
  4023c8:	ea81 0e03 	eor.w	lr, r1, r3
  4023cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4023d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4023d4:	f000 8088 	beq.w	4024e8 <__aeabi_ddiv+0x144>
  4023d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4023dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4023e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4023e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4023e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4023ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4023f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4023f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4023f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4023fc:	429d      	cmp	r5, r3
  4023fe:	bf08      	it	eq
  402400:	4296      	cmpeq	r6, r2
  402402:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402406:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40240a:	d202      	bcs.n	402412 <__aeabi_ddiv+0x6e>
  40240c:	085b      	lsrs	r3, r3, #1
  40240e:	ea4f 0232 	mov.w	r2, r2, rrx
  402412:	1ab6      	subs	r6, r6, r2
  402414:	eb65 0503 	sbc.w	r5, r5, r3
  402418:	085b      	lsrs	r3, r3, #1
  40241a:	ea4f 0232 	mov.w	r2, r2, rrx
  40241e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402422:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402426:	ebb6 0e02 	subs.w	lr, r6, r2
  40242a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40242e:	bf22      	ittt	cs
  402430:	1ab6      	subcs	r6, r6, r2
  402432:	4675      	movcs	r5, lr
  402434:	ea40 000c 	orrcs.w	r0, r0, ip
  402438:	085b      	lsrs	r3, r3, #1
  40243a:	ea4f 0232 	mov.w	r2, r2, rrx
  40243e:	ebb6 0e02 	subs.w	lr, r6, r2
  402442:	eb75 0e03 	sbcs.w	lr, r5, r3
  402446:	bf22      	ittt	cs
  402448:	1ab6      	subcs	r6, r6, r2
  40244a:	4675      	movcs	r5, lr
  40244c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402450:	085b      	lsrs	r3, r3, #1
  402452:	ea4f 0232 	mov.w	r2, r2, rrx
  402456:	ebb6 0e02 	subs.w	lr, r6, r2
  40245a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40245e:	bf22      	ittt	cs
  402460:	1ab6      	subcs	r6, r6, r2
  402462:	4675      	movcs	r5, lr
  402464:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402468:	085b      	lsrs	r3, r3, #1
  40246a:	ea4f 0232 	mov.w	r2, r2, rrx
  40246e:	ebb6 0e02 	subs.w	lr, r6, r2
  402472:	eb75 0e03 	sbcs.w	lr, r5, r3
  402476:	bf22      	ittt	cs
  402478:	1ab6      	subcs	r6, r6, r2
  40247a:	4675      	movcs	r5, lr
  40247c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402480:	ea55 0e06 	orrs.w	lr, r5, r6
  402484:	d018      	beq.n	4024b8 <__aeabi_ddiv+0x114>
  402486:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40248a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40248e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402492:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402496:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40249a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40249e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4024a2:	d1c0      	bne.n	402426 <__aeabi_ddiv+0x82>
  4024a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4024a8:	d10b      	bne.n	4024c2 <__aeabi_ddiv+0x11e>
  4024aa:	ea41 0100 	orr.w	r1, r1, r0
  4024ae:	f04f 0000 	mov.w	r0, #0
  4024b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4024b6:	e7b6      	b.n	402426 <__aeabi_ddiv+0x82>
  4024b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4024bc:	bf04      	itt	eq
  4024be:	4301      	orreq	r1, r0
  4024c0:	2000      	moveq	r0, #0
  4024c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4024c6:	bf88      	it	hi
  4024c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4024cc:	f63f aeaf 	bhi.w	40222e <__aeabi_dmul+0xde>
  4024d0:	ebb5 0c03 	subs.w	ip, r5, r3
  4024d4:	bf04      	itt	eq
  4024d6:	ebb6 0c02 	subseq.w	ip, r6, r2
  4024da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4024de:	f150 0000 	adcs.w	r0, r0, #0
  4024e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4024e6:	bd70      	pop	{r4, r5, r6, pc}
  4024e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4024ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4024f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4024f4:	bfc2      	ittt	gt
  4024f6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4024fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4024fe:	bd70      	popgt	{r4, r5, r6, pc}
  402500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402504:	f04f 0e00 	mov.w	lr, #0
  402508:	3c01      	subs	r4, #1
  40250a:	e690      	b.n	40222e <__aeabi_dmul+0xde>
  40250c:	ea45 0e06 	orr.w	lr, r5, r6
  402510:	e68d      	b.n	40222e <__aeabi_dmul+0xde>
  402512:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402516:	ea94 0f0c 	teq	r4, ip
  40251a:	bf08      	it	eq
  40251c:	ea95 0f0c 	teqeq	r5, ip
  402520:	f43f af3b 	beq.w	40239a <__aeabi_dmul+0x24a>
  402524:	ea94 0f0c 	teq	r4, ip
  402528:	d10a      	bne.n	402540 <__aeabi_ddiv+0x19c>
  40252a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40252e:	f47f af34 	bne.w	40239a <__aeabi_dmul+0x24a>
  402532:	ea95 0f0c 	teq	r5, ip
  402536:	f47f af25 	bne.w	402384 <__aeabi_dmul+0x234>
  40253a:	4610      	mov	r0, r2
  40253c:	4619      	mov	r1, r3
  40253e:	e72c      	b.n	40239a <__aeabi_dmul+0x24a>
  402540:	ea95 0f0c 	teq	r5, ip
  402544:	d106      	bne.n	402554 <__aeabi_ddiv+0x1b0>
  402546:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40254a:	f43f aefd 	beq.w	402348 <__aeabi_dmul+0x1f8>
  40254e:	4610      	mov	r0, r2
  402550:	4619      	mov	r1, r3
  402552:	e722      	b.n	40239a <__aeabi_dmul+0x24a>
  402554:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402558:	bf18      	it	ne
  40255a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40255e:	f47f aec5 	bne.w	4022ec <__aeabi_dmul+0x19c>
  402562:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402566:	f47f af0d 	bne.w	402384 <__aeabi_dmul+0x234>
  40256a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40256e:	f47f aeeb 	bne.w	402348 <__aeabi_dmul+0x1f8>
  402572:	e712      	b.n	40239a <__aeabi_dmul+0x24a>

00402574 <__aeabi_d2f>:
  402574:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402578:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40257c:	bf24      	itt	cs
  40257e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402582:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  402586:	d90d      	bls.n	4025a4 <__aeabi_d2f+0x30>
  402588:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40258c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402590:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402594:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402598:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40259c:	bf08      	it	eq
  40259e:	f020 0001 	biceq.w	r0, r0, #1
  4025a2:	4770      	bx	lr
  4025a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4025a8:	d121      	bne.n	4025ee <__aeabi_d2f+0x7a>
  4025aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4025ae:	bfbc      	itt	lt
  4025b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4025b4:	4770      	bxlt	lr
  4025b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4025ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4025be:	f1c2 0218 	rsb	r2, r2, #24
  4025c2:	f1c2 0c20 	rsb	ip, r2, #32
  4025c6:	fa10 f30c 	lsls.w	r3, r0, ip
  4025ca:	fa20 f002 	lsr.w	r0, r0, r2
  4025ce:	bf18      	it	ne
  4025d0:	f040 0001 	orrne.w	r0, r0, #1
  4025d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4025d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4025dc:	fa03 fc0c 	lsl.w	ip, r3, ip
  4025e0:	ea40 000c 	orr.w	r0, r0, ip
  4025e4:	fa23 f302 	lsr.w	r3, r3, r2
  4025e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4025ec:	e7cc      	b.n	402588 <__aeabi_d2f+0x14>
  4025ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4025f2:	d107      	bne.n	402604 <__aeabi_d2f+0x90>
  4025f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4025f8:	bf1e      	ittt	ne
  4025fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4025fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402602:	4770      	bxne	lr
  402604:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402608:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40260c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402610:	4770      	bx	lr
  402612:	bf00      	nop

00402614 <__libc_init_array>:
  402614:	b570      	push	{r4, r5, r6, lr}
  402616:	4e0f      	ldr	r6, [pc, #60]	; (402654 <__libc_init_array+0x40>)
  402618:	4d0f      	ldr	r5, [pc, #60]	; (402658 <__libc_init_array+0x44>)
  40261a:	1b76      	subs	r6, r6, r5
  40261c:	10b6      	asrs	r6, r6, #2
  40261e:	bf18      	it	ne
  402620:	2400      	movne	r4, #0
  402622:	d005      	beq.n	402630 <__libc_init_array+0x1c>
  402624:	3401      	adds	r4, #1
  402626:	f855 3b04 	ldr.w	r3, [r5], #4
  40262a:	4798      	blx	r3
  40262c:	42a6      	cmp	r6, r4
  40262e:	d1f9      	bne.n	402624 <__libc_init_array+0x10>
  402630:	4e0a      	ldr	r6, [pc, #40]	; (40265c <__libc_init_array+0x48>)
  402632:	4d0b      	ldr	r5, [pc, #44]	; (402660 <__libc_init_array+0x4c>)
  402634:	1b76      	subs	r6, r6, r5
  402636:	f004 ff23 	bl	407480 <_init>
  40263a:	10b6      	asrs	r6, r6, #2
  40263c:	bf18      	it	ne
  40263e:	2400      	movne	r4, #0
  402640:	d006      	beq.n	402650 <__libc_init_array+0x3c>
  402642:	3401      	adds	r4, #1
  402644:	f855 3b04 	ldr.w	r3, [r5], #4
  402648:	4798      	blx	r3
  40264a:	42a6      	cmp	r6, r4
  40264c:	d1f9      	bne.n	402642 <__libc_init_array+0x2e>
  40264e:	bd70      	pop	{r4, r5, r6, pc}
  402650:	bd70      	pop	{r4, r5, r6, pc}
  402652:	bf00      	nop
  402654:	0040748c 	.word	0x0040748c
  402658:	0040748c 	.word	0x0040748c
  40265c:	00407494 	.word	0x00407494
  402660:	0040748c 	.word	0x0040748c

00402664 <memset>:
  402664:	b470      	push	{r4, r5, r6}
  402666:	0786      	lsls	r6, r0, #30
  402668:	d046      	beq.n	4026f8 <memset+0x94>
  40266a:	1e54      	subs	r4, r2, #1
  40266c:	2a00      	cmp	r2, #0
  40266e:	d041      	beq.n	4026f4 <memset+0x90>
  402670:	b2ca      	uxtb	r2, r1
  402672:	4603      	mov	r3, r0
  402674:	e002      	b.n	40267c <memset+0x18>
  402676:	f114 34ff 	adds.w	r4, r4, #4294967295
  40267a:	d33b      	bcc.n	4026f4 <memset+0x90>
  40267c:	f803 2b01 	strb.w	r2, [r3], #1
  402680:	079d      	lsls	r5, r3, #30
  402682:	d1f8      	bne.n	402676 <memset+0x12>
  402684:	2c03      	cmp	r4, #3
  402686:	d92e      	bls.n	4026e6 <memset+0x82>
  402688:	b2cd      	uxtb	r5, r1
  40268a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40268e:	2c0f      	cmp	r4, #15
  402690:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402694:	d919      	bls.n	4026ca <memset+0x66>
  402696:	f103 0210 	add.w	r2, r3, #16
  40269a:	4626      	mov	r6, r4
  40269c:	3e10      	subs	r6, #16
  40269e:	2e0f      	cmp	r6, #15
  4026a0:	f842 5c10 	str.w	r5, [r2, #-16]
  4026a4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4026a8:	f842 5c08 	str.w	r5, [r2, #-8]
  4026ac:	f842 5c04 	str.w	r5, [r2, #-4]
  4026b0:	f102 0210 	add.w	r2, r2, #16
  4026b4:	d8f2      	bhi.n	40269c <memset+0x38>
  4026b6:	f1a4 0210 	sub.w	r2, r4, #16
  4026ba:	f022 020f 	bic.w	r2, r2, #15
  4026be:	f004 040f 	and.w	r4, r4, #15
  4026c2:	3210      	adds	r2, #16
  4026c4:	2c03      	cmp	r4, #3
  4026c6:	4413      	add	r3, r2
  4026c8:	d90d      	bls.n	4026e6 <memset+0x82>
  4026ca:	461e      	mov	r6, r3
  4026cc:	4622      	mov	r2, r4
  4026ce:	3a04      	subs	r2, #4
  4026d0:	2a03      	cmp	r2, #3
  4026d2:	f846 5b04 	str.w	r5, [r6], #4
  4026d6:	d8fa      	bhi.n	4026ce <memset+0x6a>
  4026d8:	1f22      	subs	r2, r4, #4
  4026da:	f022 0203 	bic.w	r2, r2, #3
  4026de:	3204      	adds	r2, #4
  4026e0:	4413      	add	r3, r2
  4026e2:	f004 0403 	and.w	r4, r4, #3
  4026e6:	b12c      	cbz	r4, 4026f4 <memset+0x90>
  4026e8:	b2c9      	uxtb	r1, r1
  4026ea:	441c      	add	r4, r3
  4026ec:	f803 1b01 	strb.w	r1, [r3], #1
  4026f0:	429c      	cmp	r4, r3
  4026f2:	d1fb      	bne.n	4026ec <memset+0x88>
  4026f4:	bc70      	pop	{r4, r5, r6}
  4026f6:	4770      	bx	lr
  4026f8:	4614      	mov	r4, r2
  4026fa:	4603      	mov	r3, r0
  4026fc:	e7c2      	b.n	402684 <memset+0x20>
  4026fe:	bf00      	nop

00402700 <sprintf>:
  402700:	b40e      	push	{r1, r2, r3}
  402702:	b5f0      	push	{r4, r5, r6, r7, lr}
  402704:	b09c      	sub	sp, #112	; 0x70
  402706:	ab21      	add	r3, sp, #132	; 0x84
  402708:	490f      	ldr	r1, [pc, #60]	; (402748 <sprintf+0x48>)
  40270a:	f853 2b04 	ldr.w	r2, [r3], #4
  40270e:	9301      	str	r3, [sp, #4]
  402710:	4605      	mov	r5, r0
  402712:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402716:	6808      	ldr	r0, [r1, #0]
  402718:	9502      	str	r5, [sp, #8]
  40271a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40271e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402722:	a902      	add	r1, sp, #8
  402724:	9506      	str	r5, [sp, #24]
  402726:	f8ad 7014 	strh.w	r7, [sp, #20]
  40272a:	9404      	str	r4, [sp, #16]
  40272c:	9407      	str	r4, [sp, #28]
  40272e:	f8ad 6016 	strh.w	r6, [sp, #22]
  402732:	f000 f80b 	bl	40274c <_svfprintf_r>
  402736:	9b02      	ldr	r3, [sp, #8]
  402738:	2200      	movs	r2, #0
  40273a:	701a      	strb	r2, [r3, #0]
  40273c:	b01c      	add	sp, #112	; 0x70
  40273e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402742:	b003      	add	sp, #12
  402744:	4770      	bx	lr
  402746:	bf00      	nop
  402748:	20400028 	.word	0x20400028

0040274c <_svfprintf_r>:
  40274c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402750:	b0c3      	sub	sp, #268	; 0x10c
  402752:	460c      	mov	r4, r1
  402754:	910b      	str	r1, [sp, #44]	; 0x2c
  402756:	4692      	mov	sl, r2
  402758:	930f      	str	r3, [sp, #60]	; 0x3c
  40275a:	900c      	str	r0, [sp, #48]	; 0x30
  40275c:	f002 fa0c 	bl	404b78 <_localeconv_r>
  402760:	6803      	ldr	r3, [r0, #0]
  402762:	931a      	str	r3, [sp, #104]	; 0x68
  402764:	4618      	mov	r0, r3
  402766:	f003 f8eb 	bl	405940 <strlen>
  40276a:	89a3      	ldrh	r3, [r4, #12]
  40276c:	9019      	str	r0, [sp, #100]	; 0x64
  40276e:	0619      	lsls	r1, r3, #24
  402770:	d503      	bpl.n	40277a <_svfprintf_r+0x2e>
  402772:	6923      	ldr	r3, [r4, #16]
  402774:	2b00      	cmp	r3, #0
  402776:	f001 8003 	beq.w	403780 <_svfprintf_r+0x1034>
  40277a:	2300      	movs	r3, #0
  40277c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402780:	9313      	str	r3, [sp, #76]	; 0x4c
  402782:	9315      	str	r3, [sp, #84]	; 0x54
  402784:	9314      	str	r3, [sp, #80]	; 0x50
  402786:	9327      	str	r3, [sp, #156]	; 0x9c
  402788:	9326      	str	r3, [sp, #152]	; 0x98
  40278a:	9318      	str	r3, [sp, #96]	; 0x60
  40278c:	931b      	str	r3, [sp, #108]	; 0x6c
  40278e:	9309      	str	r3, [sp, #36]	; 0x24
  402790:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402794:	46c8      	mov	r8, r9
  402796:	9316      	str	r3, [sp, #88]	; 0x58
  402798:	9317      	str	r3, [sp, #92]	; 0x5c
  40279a:	f89a 3000 	ldrb.w	r3, [sl]
  40279e:	4654      	mov	r4, sl
  4027a0:	b1e3      	cbz	r3, 4027dc <_svfprintf_r+0x90>
  4027a2:	2b25      	cmp	r3, #37	; 0x25
  4027a4:	d102      	bne.n	4027ac <_svfprintf_r+0x60>
  4027a6:	e019      	b.n	4027dc <_svfprintf_r+0x90>
  4027a8:	2b25      	cmp	r3, #37	; 0x25
  4027aa:	d003      	beq.n	4027b4 <_svfprintf_r+0x68>
  4027ac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4027b0:	2b00      	cmp	r3, #0
  4027b2:	d1f9      	bne.n	4027a8 <_svfprintf_r+0x5c>
  4027b4:	eba4 050a 	sub.w	r5, r4, sl
  4027b8:	b185      	cbz	r5, 4027dc <_svfprintf_r+0x90>
  4027ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027bc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4027be:	f8c8 a000 	str.w	sl, [r8]
  4027c2:	3301      	adds	r3, #1
  4027c4:	442a      	add	r2, r5
  4027c6:	2b07      	cmp	r3, #7
  4027c8:	f8c8 5004 	str.w	r5, [r8, #4]
  4027cc:	9227      	str	r2, [sp, #156]	; 0x9c
  4027ce:	9326      	str	r3, [sp, #152]	; 0x98
  4027d0:	dc7f      	bgt.n	4028d2 <_svfprintf_r+0x186>
  4027d2:	f108 0808 	add.w	r8, r8, #8
  4027d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4027d8:	442b      	add	r3, r5
  4027da:	9309      	str	r3, [sp, #36]	; 0x24
  4027dc:	7823      	ldrb	r3, [r4, #0]
  4027de:	2b00      	cmp	r3, #0
  4027e0:	d07f      	beq.n	4028e2 <_svfprintf_r+0x196>
  4027e2:	2300      	movs	r3, #0
  4027e4:	461a      	mov	r2, r3
  4027e6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4027ea:	4619      	mov	r1, r3
  4027ec:	930d      	str	r3, [sp, #52]	; 0x34
  4027ee:	469b      	mov	fp, r3
  4027f0:	f04f 30ff 	mov.w	r0, #4294967295
  4027f4:	7863      	ldrb	r3, [r4, #1]
  4027f6:	900a      	str	r0, [sp, #40]	; 0x28
  4027f8:	f104 0a01 	add.w	sl, r4, #1
  4027fc:	f10a 0a01 	add.w	sl, sl, #1
  402800:	f1a3 0020 	sub.w	r0, r3, #32
  402804:	2858      	cmp	r0, #88	; 0x58
  402806:	f200 83c1 	bhi.w	402f8c <_svfprintf_r+0x840>
  40280a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40280e:	0238      	.short	0x0238
  402810:	03bf03bf 	.word	0x03bf03bf
  402814:	03bf0240 	.word	0x03bf0240
  402818:	03bf03bf 	.word	0x03bf03bf
  40281c:	03bf03bf 	.word	0x03bf03bf
  402820:	024503bf 	.word	0x024503bf
  402824:	03bf0203 	.word	0x03bf0203
  402828:	026b005d 	.word	0x026b005d
  40282c:	028603bf 	.word	0x028603bf
  402830:	039d039d 	.word	0x039d039d
  402834:	039d039d 	.word	0x039d039d
  402838:	039d039d 	.word	0x039d039d
  40283c:	039d039d 	.word	0x039d039d
  402840:	03bf039d 	.word	0x03bf039d
  402844:	03bf03bf 	.word	0x03bf03bf
  402848:	03bf03bf 	.word	0x03bf03bf
  40284c:	03bf03bf 	.word	0x03bf03bf
  402850:	03bf03bf 	.word	0x03bf03bf
  402854:	033703bf 	.word	0x033703bf
  402858:	03bf0357 	.word	0x03bf0357
  40285c:	03bf0357 	.word	0x03bf0357
  402860:	03bf03bf 	.word	0x03bf03bf
  402864:	039803bf 	.word	0x039803bf
  402868:	03bf03bf 	.word	0x03bf03bf
  40286c:	03bf03ad 	.word	0x03bf03ad
  402870:	03bf03bf 	.word	0x03bf03bf
  402874:	03bf03bf 	.word	0x03bf03bf
  402878:	03bf0259 	.word	0x03bf0259
  40287c:	031e03bf 	.word	0x031e03bf
  402880:	03bf03bf 	.word	0x03bf03bf
  402884:	03bf03bf 	.word	0x03bf03bf
  402888:	03bf03bf 	.word	0x03bf03bf
  40288c:	03bf03bf 	.word	0x03bf03bf
  402890:	03bf03bf 	.word	0x03bf03bf
  402894:	02db02c6 	.word	0x02db02c6
  402898:	03570357 	.word	0x03570357
  40289c:	028b0357 	.word	0x028b0357
  4028a0:	03bf02db 	.word	0x03bf02db
  4028a4:	029003bf 	.word	0x029003bf
  4028a8:	029d03bf 	.word	0x029d03bf
  4028ac:	02b401cc 	.word	0x02b401cc
  4028b0:	03bf0208 	.word	0x03bf0208
  4028b4:	03bf01e1 	.word	0x03bf01e1
  4028b8:	03bf007e 	.word	0x03bf007e
  4028bc:	020d03bf 	.word	0x020d03bf
  4028c0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4028c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4028c4:	4240      	negs	r0, r0
  4028c6:	900d      	str	r0, [sp, #52]	; 0x34
  4028c8:	f04b 0b04 	orr.w	fp, fp, #4
  4028cc:	f89a 3000 	ldrb.w	r3, [sl]
  4028d0:	e794      	b.n	4027fc <_svfprintf_r+0xb0>
  4028d2:	aa25      	add	r2, sp, #148	; 0x94
  4028d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028d6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028d8:	f003 f8a0 	bl	405a1c <__ssprint_r>
  4028dc:	b940      	cbnz	r0, 4028f0 <_svfprintf_r+0x1a4>
  4028de:	46c8      	mov	r8, r9
  4028e0:	e779      	b.n	4027d6 <_svfprintf_r+0x8a>
  4028e2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4028e4:	b123      	cbz	r3, 4028f0 <_svfprintf_r+0x1a4>
  4028e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028ea:	aa25      	add	r2, sp, #148	; 0x94
  4028ec:	f003 f896 	bl	405a1c <__ssprint_r>
  4028f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4028f2:	899b      	ldrh	r3, [r3, #12]
  4028f4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4028f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4028fa:	bf18      	it	ne
  4028fc:	f04f 33ff 	movne.w	r3, #4294967295
  402900:	9309      	str	r3, [sp, #36]	; 0x24
  402902:	9809      	ldr	r0, [sp, #36]	; 0x24
  402904:	b043      	add	sp, #268	; 0x10c
  402906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40290a:	f01b 0f20 	tst.w	fp, #32
  40290e:	9311      	str	r3, [sp, #68]	; 0x44
  402910:	f040 81dd 	bne.w	402cce <_svfprintf_r+0x582>
  402914:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402916:	f01b 0f10 	tst.w	fp, #16
  40291a:	4613      	mov	r3, r2
  40291c:	f040 856e 	bne.w	4033fc <_svfprintf_r+0xcb0>
  402920:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402924:	f000 856a 	beq.w	4033fc <_svfprintf_r+0xcb0>
  402928:	8814      	ldrh	r4, [r2, #0]
  40292a:	3204      	adds	r2, #4
  40292c:	2500      	movs	r5, #0
  40292e:	2301      	movs	r3, #1
  402930:	920f      	str	r2, [sp, #60]	; 0x3c
  402932:	2700      	movs	r7, #0
  402934:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402938:	990a      	ldr	r1, [sp, #40]	; 0x28
  40293a:	1c4a      	adds	r2, r1, #1
  40293c:	f000 8265 	beq.w	402e0a <_svfprintf_r+0x6be>
  402940:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402944:	9207      	str	r2, [sp, #28]
  402946:	ea54 0205 	orrs.w	r2, r4, r5
  40294a:	f040 8264 	bne.w	402e16 <_svfprintf_r+0x6ca>
  40294e:	2900      	cmp	r1, #0
  402950:	f040 843c 	bne.w	4031cc <_svfprintf_r+0xa80>
  402954:	2b00      	cmp	r3, #0
  402956:	f040 84d7 	bne.w	403308 <_svfprintf_r+0xbbc>
  40295a:	f01b 0301 	ands.w	r3, fp, #1
  40295e:	930e      	str	r3, [sp, #56]	; 0x38
  402960:	f000 8604 	beq.w	40356c <_svfprintf_r+0xe20>
  402964:	ae42      	add	r6, sp, #264	; 0x108
  402966:	2330      	movs	r3, #48	; 0x30
  402968:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40296c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40296e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402970:	4293      	cmp	r3, r2
  402972:	bfb8      	it	lt
  402974:	4613      	movlt	r3, r2
  402976:	9308      	str	r3, [sp, #32]
  402978:	2300      	movs	r3, #0
  40297a:	9312      	str	r3, [sp, #72]	; 0x48
  40297c:	b117      	cbz	r7, 402984 <_svfprintf_r+0x238>
  40297e:	9b08      	ldr	r3, [sp, #32]
  402980:	3301      	adds	r3, #1
  402982:	9308      	str	r3, [sp, #32]
  402984:	9b07      	ldr	r3, [sp, #28]
  402986:	f013 0302 	ands.w	r3, r3, #2
  40298a:	9310      	str	r3, [sp, #64]	; 0x40
  40298c:	d002      	beq.n	402994 <_svfprintf_r+0x248>
  40298e:	9b08      	ldr	r3, [sp, #32]
  402990:	3302      	adds	r3, #2
  402992:	9308      	str	r3, [sp, #32]
  402994:	9b07      	ldr	r3, [sp, #28]
  402996:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40299a:	f040 830e 	bne.w	402fba <_svfprintf_r+0x86e>
  40299e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4029a0:	9a08      	ldr	r2, [sp, #32]
  4029a2:	eba3 0b02 	sub.w	fp, r3, r2
  4029a6:	f1bb 0f00 	cmp.w	fp, #0
  4029aa:	f340 8306 	ble.w	402fba <_svfprintf_r+0x86e>
  4029ae:	f1bb 0f10 	cmp.w	fp, #16
  4029b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029b4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4029b6:	dd29      	ble.n	402a0c <_svfprintf_r+0x2c0>
  4029b8:	4643      	mov	r3, r8
  4029ba:	4621      	mov	r1, r4
  4029bc:	46a8      	mov	r8, r5
  4029be:	2710      	movs	r7, #16
  4029c0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4029c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4029c4:	e006      	b.n	4029d4 <_svfprintf_r+0x288>
  4029c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4029ca:	f1bb 0f10 	cmp.w	fp, #16
  4029ce:	f103 0308 	add.w	r3, r3, #8
  4029d2:	dd18      	ble.n	402a06 <_svfprintf_r+0x2ba>
  4029d4:	3201      	adds	r2, #1
  4029d6:	48b7      	ldr	r0, [pc, #732]	; (402cb4 <_svfprintf_r+0x568>)
  4029d8:	9226      	str	r2, [sp, #152]	; 0x98
  4029da:	3110      	adds	r1, #16
  4029dc:	2a07      	cmp	r2, #7
  4029de:	9127      	str	r1, [sp, #156]	; 0x9c
  4029e0:	e883 0081 	stmia.w	r3, {r0, r7}
  4029e4:	ddef      	ble.n	4029c6 <_svfprintf_r+0x27a>
  4029e6:	aa25      	add	r2, sp, #148	; 0x94
  4029e8:	4629      	mov	r1, r5
  4029ea:	4620      	mov	r0, r4
  4029ec:	f003 f816 	bl	405a1c <__ssprint_r>
  4029f0:	2800      	cmp	r0, #0
  4029f2:	f47f af7d 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4029f6:	f1ab 0b10 	sub.w	fp, fp, #16
  4029fa:	f1bb 0f10 	cmp.w	fp, #16
  4029fe:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402a00:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402a02:	464b      	mov	r3, r9
  402a04:	dce6      	bgt.n	4029d4 <_svfprintf_r+0x288>
  402a06:	4645      	mov	r5, r8
  402a08:	460c      	mov	r4, r1
  402a0a:	4698      	mov	r8, r3
  402a0c:	3201      	adds	r2, #1
  402a0e:	4ba9      	ldr	r3, [pc, #676]	; (402cb4 <_svfprintf_r+0x568>)
  402a10:	9226      	str	r2, [sp, #152]	; 0x98
  402a12:	445c      	add	r4, fp
  402a14:	2a07      	cmp	r2, #7
  402a16:	9427      	str	r4, [sp, #156]	; 0x9c
  402a18:	e888 0808 	stmia.w	r8, {r3, fp}
  402a1c:	f300 8498 	bgt.w	403350 <_svfprintf_r+0xc04>
  402a20:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a24:	f108 0808 	add.w	r8, r8, #8
  402a28:	b177      	cbz	r7, 402a48 <_svfprintf_r+0x2fc>
  402a2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a2c:	3301      	adds	r3, #1
  402a2e:	3401      	adds	r4, #1
  402a30:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402a34:	2201      	movs	r2, #1
  402a36:	2b07      	cmp	r3, #7
  402a38:	9427      	str	r4, [sp, #156]	; 0x9c
  402a3a:	9326      	str	r3, [sp, #152]	; 0x98
  402a3c:	e888 0006 	stmia.w	r8, {r1, r2}
  402a40:	f300 83db 	bgt.w	4031fa <_svfprintf_r+0xaae>
  402a44:	f108 0808 	add.w	r8, r8, #8
  402a48:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402a4a:	b16b      	cbz	r3, 402a68 <_svfprintf_r+0x31c>
  402a4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a4e:	3301      	adds	r3, #1
  402a50:	3402      	adds	r4, #2
  402a52:	a91e      	add	r1, sp, #120	; 0x78
  402a54:	2202      	movs	r2, #2
  402a56:	2b07      	cmp	r3, #7
  402a58:	9427      	str	r4, [sp, #156]	; 0x9c
  402a5a:	9326      	str	r3, [sp, #152]	; 0x98
  402a5c:	e888 0006 	stmia.w	r8, {r1, r2}
  402a60:	f300 83d6 	bgt.w	403210 <_svfprintf_r+0xac4>
  402a64:	f108 0808 	add.w	r8, r8, #8
  402a68:	2d80      	cmp	r5, #128	; 0x80
  402a6a:	f000 8315 	beq.w	403098 <_svfprintf_r+0x94c>
  402a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402a72:	1a9f      	subs	r7, r3, r2
  402a74:	2f00      	cmp	r7, #0
  402a76:	dd36      	ble.n	402ae6 <_svfprintf_r+0x39a>
  402a78:	2f10      	cmp	r7, #16
  402a7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a7c:	4d8e      	ldr	r5, [pc, #568]	; (402cb8 <_svfprintf_r+0x56c>)
  402a7e:	dd27      	ble.n	402ad0 <_svfprintf_r+0x384>
  402a80:	4642      	mov	r2, r8
  402a82:	4621      	mov	r1, r4
  402a84:	46b0      	mov	r8, r6
  402a86:	f04f 0b10 	mov.w	fp, #16
  402a8a:	462e      	mov	r6, r5
  402a8c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a8e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402a90:	e004      	b.n	402a9c <_svfprintf_r+0x350>
  402a92:	3f10      	subs	r7, #16
  402a94:	2f10      	cmp	r7, #16
  402a96:	f102 0208 	add.w	r2, r2, #8
  402a9a:	dd15      	ble.n	402ac8 <_svfprintf_r+0x37c>
  402a9c:	3301      	adds	r3, #1
  402a9e:	3110      	adds	r1, #16
  402aa0:	2b07      	cmp	r3, #7
  402aa2:	9127      	str	r1, [sp, #156]	; 0x9c
  402aa4:	9326      	str	r3, [sp, #152]	; 0x98
  402aa6:	e882 0840 	stmia.w	r2, {r6, fp}
  402aaa:	ddf2      	ble.n	402a92 <_svfprintf_r+0x346>
  402aac:	aa25      	add	r2, sp, #148	; 0x94
  402aae:	4629      	mov	r1, r5
  402ab0:	4620      	mov	r0, r4
  402ab2:	f002 ffb3 	bl	405a1c <__ssprint_r>
  402ab6:	2800      	cmp	r0, #0
  402ab8:	f47f af1a 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  402abc:	3f10      	subs	r7, #16
  402abe:	2f10      	cmp	r7, #16
  402ac0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402ac2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac4:	464a      	mov	r2, r9
  402ac6:	dce9      	bgt.n	402a9c <_svfprintf_r+0x350>
  402ac8:	4635      	mov	r5, r6
  402aca:	460c      	mov	r4, r1
  402acc:	4646      	mov	r6, r8
  402ace:	4690      	mov	r8, r2
  402ad0:	3301      	adds	r3, #1
  402ad2:	443c      	add	r4, r7
  402ad4:	2b07      	cmp	r3, #7
  402ad6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ad8:	9326      	str	r3, [sp, #152]	; 0x98
  402ada:	e888 00a0 	stmia.w	r8, {r5, r7}
  402ade:	f300 8381 	bgt.w	4031e4 <_svfprintf_r+0xa98>
  402ae2:	f108 0808 	add.w	r8, r8, #8
  402ae6:	9b07      	ldr	r3, [sp, #28]
  402ae8:	05df      	lsls	r7, r3, #23
  402aea:	f100 8268 	bmi.w	402fbe <_svfprintf_r+0x872>
  402aee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402af0:	990e      	ldr	r1, [sp, #56]	; 0x38
  402af2:	f8c8 6000 	str.w	r6, [r8]
  402af6:	3301      	adds	r3, #1
  402af8:	440c      	add	r4, r1
  402afa:	2b07      	cmp	r3, #7
  402afc:	9427      	str	r4, [sp, #156]	; 0x9c
  402afe:	f8c8 1004 	str.w	r1, [r8, #4]
  402b02:	9326      	str	r3, [sp, #152]	; 0x98
  402b04:	f300 834d 	bgt.w	4031a2 <_svfprintf_r+0xa56>
  402b08:	f108 0808 	add.w	r8, r8, #8
  402b0c:	9b07      	ldr	r3, [sp, #28]
  402b0e:	075b      	lsls	r3, r3, #29
  402b10:	d53a      	bpl.n	402b88 <_svfprintf_r+0x43c>
  402b12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b14:	9a08      	ldr	r2, [sp, #32]
  402b16:	1a9d      	subs	r5, r3, r2
  402b18:	2d00      	cmp	r5, #0
  402b1a:	dd35      	ble.n	402b88 <_svfprintf_r+0x43c>
  402b1c:	2d10      	cmp	r5, #16
  402b1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b20:	dd20      	ble.n	402b64 <_svfprintf_r+0x418>
  402b22:	2610      	movs	r6, #16
  402b24:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402b26:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402b2a:	e004      	b.n	402b36 <_svfprintf_r+0x3ea>
  402b2c:	3d10      	subs	r5, #16
  402b2e:	2d10      	cmp	r5, #16
  402b30:	f108 0808 	add.w	r8, r8, #8
  402b34:	dd16      	ble.n	402b64 <_svfprintf_r+0x418>
  402b36:	3301      	adds	r3, #1
  402b38:	4a5e      	ldr	r2, [pc, #376]	; (402cb4 <_svfprintf_r+0x568>)
  402b3a:	9326      	str	r3, [sp, #152]	; 0x98
  402b3c:	3410      	adds	r4, #16
  402b3e:	2b07      	cmp	r3, #7
  402b40:	9427      	str	r4, [sp, #156]	; 0x9c
  402b42:	e888 0044 	stmia.w	r8, {r2, r6}
  402b46:	ddf1      	ble.n	402b2c <_svfprintf_r+0x3e0>
  402b48:	aa25      	add	r2, sp, #148	; 0x94
  402b4a:	4659      	mov	r1, fp
  402b4c:	4638      	mov	r0, r7
  402b4e:	f002 ff65 	bl	405a1c <__ssprint_r>
  402b52:	2800      	cmp	r0, #0
  402b54:	f47f aecc 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  402b58:	3d10      	subs	r5, #16
  402b5a:	2d10      	cmp	r5, #16
  402b5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b60:	46c8      	mov	r8, r9
  402b62:	dce8      	bgt.n	402b36 <_svfprintf_r+0x3ea>
  402b64:	3301      	adds	r3, #1
  402b66:	4a53      	ldr	r2, [pc, #332]	; (402cb4 <_svfprintf_r+0x568>)
  402b68:	9326      	str	r3, [sp, #152]	; 0x98
  402b6a:	442c      	add	r4, r5
  402b6c:	2b07      	cmp	r3, #7
  402b6e:	9427      	str	r4, [sp, #156]	; 0x9c
  402b70:	e888 0024 	stmia.w	r8, {r2, r5}
  402b74:	dd08      	ble.n	402b88 <_svfprintf_r+0x43c>
  402b76:	aa25      	add	r2, sp, #148	; 0x94
  402b78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b7c:	f002 ff4e 	bl	405a1c <__ssprint_r>
  402b80:	2800      	cmp	r0, #0
  402b82:	f47f aeb5 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  402b86:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402b8a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402b8c:	9908      	ldr	r1, [sp, #32]
  402b8e:	428a      	cmp	r2, r1
  402b90:	bfac      	ite	ge
  402b92:	189b      	addge	r3, r3, r2
  402b94:	185b      	addlt	r3, r3, r1
  402b96:	9309      	str	r3, [sp, #36]	; 0x24
  402b98:	2c00      	cmp	r4, #0
  402b9a:	f040 830d 	bne.w	4031b8 <_svfprintf_r+0xa6c>
  402b9e:	2300      	movs	r3, #0
  402ba0:	9326      	str	r3, [sp, #152]	; 0x98
  402ba2:	46c8      	mov	r8, r9
  402ba4:	e5f9      	b.n	40279a <_svfprintf_r+0x4e>
  402ba6:	9311      	str	r3, [sp, #68]	; 0x44
  402ba8:	f01b 0320 	ands.w	r3, fp, #32
  402bac:	f040 81e3 	bne.w	402f76 <_svfprintf_r+0x82a>
  402bb0:	f01b 0210 	ands.w	r2, fp, #16
  402bb4:	f040 842e 	bne.w	403414 <_svfprintf_r+0xcc8>
  402bb8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402bbc:	f000 842a 	beq.w	403414 <_svfprintf_r+0xcc8>
  402bc0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402bc2:	4613      	mov	r3, r2
  402bc4:	460a      	mov	r2, r1
  402bc6:	3204      	adds	r2, #4
  402bc8:	880c      	ldrh	r4, [r1, #0]
  402bca:	920f      	str	r2, [sp, #60]	; 0x3c
  402bcc:	2500      	movs	r5, #0
  402bce:	e6b0      	b.n	402932 <_svfprintf_r+0x1e6>
  402bd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bd2:	9311      	str	r3, [sp, #68]	; 0x44
  402bd4:	6816      	ldr	r6, [r2, #0]
  402bd6:	2400      	movs	r4, #0
  402bd8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402bdc:	1d15      	adds	r5, r2, #4
  402bde:	2e00      	cmp	r6, #0
  402be0:	f000 86a7 	beq.w	403932 <_svfprintf_r+0x11e6>
  402be4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402be6:	1c53      	adds	r3, r2, #1
  402be8:	f000 8609 	beq.w	4037fe <_svfprintf_r+0x10b2>
  402bec:	4621      	mov	r1, r4
  402bee:	4630      	mov	r0, r6
  402bf0:	f002 fa86 	bl	405100 <memchr>
  402bf4:	2800      	cmp	r0, #0
  402bf6:	f000 86e1 	beq.w	4039bc <_svfprintf_r+0x1270>
  402bfa:	1b83      	subs	r3, r0, r6
  402bfc:	930e      	str	r3, [sp, #56]	; 0x38
  402bfe:	940a      	str	r4, [sp, #40]	; 0x28
  402c00:	950f      	str	r5, [sp, #60]	; 0x3c
  402c02:	f8cd b01c 	str.w	fp, [sp, #28]
  402c06:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c0a:	9308      	str	r3, [sp, #32]
  402c0c:	9412      	str	r4, [sp, #72]	; 0x48
  402c0e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402c12:	e6b3      	b.n	40297c <_svfprintf_r+0x230>
  402c14:	f89a 3000 	ldrb.w	r3, [sl]
  402c18:	2201      	movs	r2, #1
  402c1a:	212b      	movs	r1, #43	; 0x2b
  402c1c:	e5ee      	b.n	4027fc <_svfprintf_r+0xb0>
  402c1e:	f04b 0b20 	orr.w	fp, fp, #32
  402c22:	f89a 3000 	ldrb.w	r3, [sl]
  402c26:	e5e9      	b.n	4027fc <_svfprintf_r+0xb0>
  402c28:	9311      	str	r3, [sp, #68]	; 0x44
  402c2a:	2a00      	cmp	r2, #0
  402c2c:	f040 8795 	bne.w	403b5a <_svfprintf_r+0x140e>
  402c30:	4b22      	ldr	r3, [pc, #136]	; (402cbc <_svfprintf_r+0x570>)
  402c32:	9318      	str	r3, [sp, #96]	; 0x60
  402c34:	f01b 0f20 	tst.w	fp, #32
  402c38:	f040 8111 	bne.w	402e5e <_svfprintf_r+0x712>
  402c3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c3e:	f01b 0f10 	tst.w	fp, #16
  402c42:	4613      	mov	r3, r2
  402c44:	f040 83e1 	bne.w	40340a <_svfprintf_r+0xcbe>
  402c48:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402c4c:	f000 83dd 	beq.w	40340a <_svfprintf_r+0xcbe>
  402c50:	3304      	adds	r3, #4
  402c52:	8814      	ldrh	r4, [r2, #0]
  402c54:	930f      	str	r3, [sp, #60]	; 0x3c
  402c56:	2500      	movs	r5, #0
  402c58:	f01b 0f01 	tst.w	fp, #1
  402c5c:	f000 810c 	beq.w	402e78 <_svfprintf_r+0x72c>
  402c60:	ea54 0305 	orrs.w	r3, r4, r5
  402c64:	f000 8108 	beq.w	402e78 <_svfprintf_r+0x72c>
  402c68:	2330      	movs	r3, #48	; 0x30
  402c6a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402c6e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402c72:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402c76:	f04b 0b02 	orr.w	fp, fp, #2
  402c7a:	2302      	movs	r3, #2
  402c7c:	e659      	b.n	402932 <_svfprintf_r+0x1e6>
  402c7e:	f89a 3000 	ldrb.w	r3, [sl]
  402c82:	2900      	cmp	r1, #0
  402c84:	f47f adba 	bne.w	4027fc <_svfprintf_r+0xb0>
  402c88:	2201      	movs	r2, #1
  402c8a:	2120      	movs	r1, #32
  402c8c:	e5b6      	b.n	4027fc <_svfprintf_r+0xb0>
  402c8e:	f04b 0b01 	orr.w	fp, fp, #1
  402c92:	f89a 3000 	ldrb.w	r3, [sl]
  402c96:	e5b1      	b.n	4027fc <_svfprintf_r+0xb0>
  402c98:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402c9a:	6823      	ldr	r3, [r4, #0]
  402c9c:	930d      	str	r3, [sp, #52]	; 0x34
  402c9e:	4618      	mov	r0, r3
  402ca0:	2800      	cmp	r0, #0
  402ca2:	4623      	mov	r3, r4
  402ca4:	f103 0304 	add.w	r3, r3, #4
  402ca8:	f6ff ae0a 	blt.w	4028c0 <_svfprintf_r+0x174>
  402cac:	930f      	str	r3, [sp, #60]	; 0x3c
  402cae:	f89a 3000 	ldrb.w	r3, [sl]
  402cb2:	e5a3      	b.n	4027fc <_svfprintf_r+0xb0>
  402cb4:	00407240 	.word	0x00407240
  402cb8:	00407250 	.word	0x00407250
  402cbc:	00407220 	.word	0x00407220
  402cc0:	f04b 0b10 	orr.w	fp, fp, #16
  402cc4:	f01b 0f20 	tst.w	fp, #32
  402cc8:	9311      	str	r3, [sp, #68]	; 0x44
  402cca:	f43f ae23 	beq.w	402914 <_svfprintf_r+0x1c8>
  402cce:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402cd0:	3507      	adds	r5, #7
  402cd2:	f025 0307 	bic.w	r3, r5, #7
  402cd6:	f103 0208 	add.w	r2, r3, #8
  402cda:	e9d3 4500 	ldrd	r4, r5, [r3]
  402cde:	920f      	str	r2, [sp, #60]	; 0x3c
  402ce0:	2301      	movs	r3, #1
  402ce2:	e626      	b.n	402932 <_svfprintf_r+0x1e6>
  402ce4:	f89a 3000 	ldrb.w	r3, [sl]
  402ce8:	2b2a      	cmp	r3, #42	; 0x2a
  402cea:	f10a 0401 	add.w	r4, sl, #1
  402cee:	f000 8727 	beq.w	403b40 <_svfprintf_r+0x13f4>
  402cf2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402cf6:	2809      	cmp	r0, #9
  402cf8:	46a2      	mov	sl, r4
  402cfa:	f200 86ad 	bhi.w	403a58 <_svfprintf_r+0x130c>
  402cfe:	2300      	movs	r3, #0
  402d00:	461c      	mov	r4, r3
  402d02:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402d06:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402d0a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402d0e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402d12:	2809      	cmp	r0, #9
  402d14:	d9f5      	bls.n	402d02 <_svfprintf_r+0x5b6>
  402d16:	940a      	str	r4, [sp, #40]	; 0x28
  402d18:	e572      	b.n	402800 <_svfprintf_r+0xb4>
  402d1a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402d1e:	f89a 3000 	ldrb.w	r3, [sl]
  402d22:	e56b      	b.n	4027fc <_svfprintf_r+0xb0>
  402d24:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402d28:	f89a 3000 	ldrb.w	r3, [sl]
  402d2c:	e566      	b.n	4027fc <_svfprintf_r+0xb0>
  402d2e:	f89a 3000 	ldrb.w	r3, [sl]
  402d32:	2b6c      	cmp	r3, #108	; 0x6c
  402d34:	bf03      	ittte	eq
  402d36:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402d3a:	f04b 0b20 	orreq.w	fp, fp, #32
  402d3e:	f10a 0a01 	addeq.w	sl, sl, #1
  402d42:	f04b 0b10 	orrne.w	fp, fp, #16
  402d46:	e559      	b.n	4027fc <_svfprintf_r+0xb0>
  402d48:	2a00      	cmp	r2, #0
  402d4a:	f040 8711 	bne.w	403b70 <_svfprintf_r+0x1424>
  402d4e:	f01b 0f20 	tst.w	fp, #32
  402d52:	f040 84f9 	bne.w	403748 <_svfprintf_r+0xffc>
  402d56:	f01b 0f10 	tst.w	fp, #16
  402d5a:	f040 84ac 	bne.w	4036b6 <_svfprintf_r+0xf6a>
  402d5e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402d62:	f000 84a8 	beq.w	4036b6 <_svfprintf_r+0xf6a>
  402d66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d68:	6813      	ldr	r3, [r2, #0]
  402d6a:	3204      	adds	r2, #4
  402d6c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d6e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402d72:	801a      	strh	r2, [r3, #0]
  402d74:	e511      	b.n	40279a <_svfprintf_r+0x4e>
  402d76:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402d78:	4bb3      	ldr	r3, [pc, #716]	; (403048 <_svfprintf_r+0x8fc>)
  402d7a:	680c      	ldr	r4, [r1, #0]
  402d7c:	9318      	str	r3, [sp, #96]	; 0x60
  402d7e:	2230      	movs	r2, #48	; 0x30
  402d80:	2378      	movs	r3, #120	; 0x78
  402d82:	3104      	adds	r1, #4
  402d84:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402d88:	9311      	str	r3, [sp, #68]	; 0x44
  402d8a:	f04b 0b02 	orr.w	fp, fp, #2
  402d8e:	910f      	str	r1, [sp, #60]	; 0x3c
  402d90:	2500      	movs	r5, #0
  402d92:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402d96:	2302      	movs	r3, #2
  402d98:	e5cb      	b.n	402932 <_svfprintf_r+0x1e6>
  402d9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402d9c:	9311      	str	r3, [sp, #68]	; 0x44
  402d9e:	680a      	ldr	r2, [r1, #0]
  402da0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402da4:	2300      	movs	r3, #0
  402da6:	460a      	mov	r2, r1
  402da8:	461f      	mov	r7, r3
  402daa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402dae:	3204      	adds	r2, #4
  402db0:	2301      	movs	r3, #1
  402db2:	9308      	str	r3, [sp, #32]
  402db4:	f8cd b01c 	str.w	fp, [sp, #28]
  402db8:	970a      	str	r7, [sp, #40]	; 0x28
  402dba:	9712      	str	r7, [sp, #72]	; 0x48
  402dbc:	920f      	str	r2, [sp, #60]	; 0x3c
  402dbe:	930e      	str	r3, [sp, #56]	; 0x38
  402dc0:	ae28      	add	r6, sp, #160	; 0xa0
  402dc2:	e5df      	b.n	402984 <_svfprintf_r+0x238>
  402dc4:	9311      	str	r3, [sp, #68]	; 0x44
  402dc6:	2a00      	cmp	r2, #0
  402dc8:	f040 86ea 	bne.w	403ba0 <_svfprintf_r+0x1454>
  402dcc:	f01b 0f20 	tst.w	fp, #32
  402dd0:	d15d      	bne.n	402e8e <_svfprintf_r+0x742>
  402dd2:	f01b 0f10 	tst.w	fp, #16
  402dd6:	f040 8308 	bne.w	4033ea <_svfprintf_r+0xc9e>
  402dda:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402dde:	f000 8304 	beq.w	4033ea <_svfprintf_r+0xc9e>
  402de2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402de4:	f9b1 4000 	ldrsh.w	r4, [r1]
  402de8:	3104      	adds	r1, #4
  402dea:	17e5      	asrs	r5, r4, #31
  402dec:	4622      	mov	r2, r4
  402dee:	462b      	mov	r3, r5
  402df0:	910f      	str	r1, [sp, #60]	; 0x3c
  402df2:	2a00      	cmp	r2, #0
  402df4:	f173 0300 	sbcs.w	r3, r3, #0
  402df8:	db58      	blt.n	402eac <_svfprintf_r+0x760>
  402dfa:	990a      	ldr	r1, [sp, #40]	; 0x28
  402dfc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402e00:	1c4a      	adds	r2, r1, #1
  402e02:	f04f 0301 	mov.w	r3, #1
  402e06:	f47f ad9b 	bne.w	402940 <_svfprintf_r+0x1f4>
  402e0a:	ea54 0205 	orrs.w	r2, r4, r5
  402e0e:	f000 81df 	beq.w	4031d0 <_svfprintf_r+0xa84>
  402e12:	f8cd b01c 	str.w	fp, [sp, #28]
  402e16:	2b01      	cmp	r3, #1
  402e18:	f000 827b 	beq.w	403312 <_svfprintf_r+0xbc6>
  402e1c:	2b02      	cmp	r3, #2
  402e1e:	f040 8206 	bne.w	40322e <_svfprintf_r+0xae2>
  402e22:	9818      	ldr	r0, [sp, #96]	; 0x60
  402e24:	464e      	mov	r6, r9
  402e26:	0923      	lsrs	r3, r4, #4
  402e28:	f004 010f 	and.w	r1, r4, #15
  402e2c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402e30:	092a      	lsrs	r2, r5, #4
  402e32:	461c      	mov	r4, r3
  402e34:	4615      	mov	r5, r2
  402e36:	5c43      	ldrb	r3, [r0, r1]
  402e38:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402e3c:	ea54 0305 	orrs.w	r3, r4, r5
  402e40:	d1f1      	bne.n	402e26 <_svfprintf_r+0x6da>
  402e42:	eba9 0306 	sub.w	r3, r9, r6
  402e46:	930e      	str	r3, [sp, #56]	; 0x38
  402e48:	e590      	b.n	40296c <_svfprintf_r+0x220>
  402e4a:	9311      	str	r3, [sp, #68]	; 0x44
  402e4c:	2a00      	cmp	r2, #0
  402e4e:	f040 86a3 	bne.w	403b98 <_svfprintf_r+0x144c>
  402e52:	4b7e      	ldr	r3, [pc, #504]	; (40304c <_svfprintf_r+0x900>)
  402e54:	9318      	str	r3, [sp, #96]	; 0x60
  402e56:	f01b 0f20 	tst.w	fp, #32
  402e5a:	f43f aeef 	beq.w	402c3c <_svfprintf_r+0x4f0>
  402e5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402e60:	3507      	adds	r5, #7
  402e62:	f025 0307 	bic.w	r3, r5, #7
  402e66:	f103 0208 	add.w	r2, r3, #8
  402e6a:	f01b 0f01 	tst.w	fp, #1
  402e6e:	920f      	str	r2, [sp, #60]	; 0x3c
  402e70:	e9d3 4500 	ldrd	r4, r5, [r3]
  402e74:	f47f aef4 	bne.w	402c60 <_svfprintf_r+0x514>
  402e78:	2302      	movs	r3, #2
  402e7a:	e55a      	b.n	402932 <_svfprintf_r+0x1e6>
  402e7c:	9311      	str	r3, [sp, #68]	; 0x44
  402e7e:	2a00      	cmp	r2, #0
  402e80:	f040 8686 	bne.w	403b90 <_svfprintf_r+0x1444>
  402e84:	f04b 0b10 	orr.w	fp, fp, #16
  402e88:	f01b 0f20 	tst.w	fp, #32
  402e8c:	d0a1      	beq.n	402dd2 <_svfprintf_r+0x686>
  402e8e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402e90:	3507      	adds	r5, #7
  402e92:	f025 0507 	bic.w	r5, r5, #7
  402e96:	e9d5 2300 	ldrd	r2, r3, [r5]
  402e9a:	2a00      	cmp	r2, #0
  402e9c:	f105 0108 	add.w	r1, r5, #8
  402ea0:	461d      	mov	r5, r3
  402ea2:	f173 0300 	sbcs.w	r3, r3, #0
  402ea6:	910f      	str	r1, [sp, #60]	; 0x3c
  402ea8:	4614      	mov	r4, r2
  402eaa:	daa6      	bge.n	402dfa <_svfprintf_r+0x6ae>
  402eac:	272d      	movs	r7, #45	; 0x2d
  402eae:	4264      	negs	r4, r4
  402eb0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402eb4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402eb8:	2301      	movs	r3, #1
  402eba:	e53d      	b.n	402938 <_svfprintf_r+0x1ec>
  402ebc:	9311      	str	r3, [sp, #68]	; 0x44
  402ebe:	2a00      	cmp	r2, #0
  402ec0:	f040 8662 	bne.w	403b88 <_svfprintf_r+0x143c>
  402ec4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ec6:	3507      	adds	r5, #7
  402ec8:	f025 0307 	bic.w	r3, r5, #7
  402ecc:	f103 0208 	add.w	r2, r3, #8
  402ed0:	920f      	str	r2, [sp, #60]	; 0x3c
  402ed2:	681a      	ldr	r2, [r3, #0]
  402ed4:	9215      	str	r2, [sp, #84]	; 0x54
  402ed6:	685b      	ldr	r3, [r3, #4]
  402ed8:	9314      	str	r3, [sp, #80]	; 0x50
  402eda:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402edc:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402ede:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402ee2:	4628      	mov	r0, r5
  402ee4:	4621      	mov	r1, r4
  402ee6:	f04f 32ff 	mov.w	r2, #4294967295
  402eea:	4b59      	ldr	r3, [pc, #356]	; (403050 <_svfprintf_r+0x904>)
  402eec:	f003 fa92 	bl	406414 <__aeabi_dcmpun>
  402ef0:	2800      	cmp	r0, #0
  402ef2:	f040 834a 	bne.w	40358a <_svfprintf_r+0xe3e>
  402ef6:	4628      	mov	r0, r5
  402ef8:	4621      	mov	r1, r4
  402efa:	f04f 32ff 	mov.w	r2, #4294967295
  402efe:	4b54      	ldr	r3, [pc, #336]	; (403050 <_svfprintf_r+0x904>)
  402f00:	f003 fa6a 	bl	4063d8 <__aeabi_dcmple>
  402f04:	2800      	cmp	r0, #0
  402f06:	f040 8340 	bne.w	40358a <_svfprintf_r+0xe3e>
  402f0a:	a815      	add	r0, sp, #84	; 0x54
  402f0c:	c80d      	ldmia	r0, {r0, r2, r3}
  402f0e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402f10:	f003 fa58 	bl	4063c4 <__aeabi_dcmplt>
  402f14:	2800      	cmp	r0, #0
  402f16:	f040 8530 	bne.w	40397a <_svfprintf_r+0x122e>
  402f1a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402f1e:	4e4d      	ldr	r6, [pc, #308]	; (403054 <_svfprintf_r+0x908>)
  402f20:	4b4d      	ldr	r3, [pc, #308]	; (403058 <_svfprintf_r+0x90c>)
  402f22:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402f26:	9007      	str	r0, [sp, #28]
  402f28:	9811      	ldr	r0, [sp, #68]	; 0x44
  402f2a:	2203      	movs	r2, #3
  402f2c:	2100      	movs	r1, #0
  402f2e:	9208      	str	r2, [sp, #32]
  402f30:	910a      	str	r1, [sp, #40]	; 0x28
  402f32:	2847      	cmp	r0, #71	; 0x47
  402f34:	bfd8      	it	le
  402f36:	461e      	movle	r6, r3
  402f38:	920e      	str	r2, [sp, #56]	; 0x38
  402f3a:	9112      	str	r1, [sp, #72]	; 0x48
  402f3c:	e51e      	b.n	40297c <_svfprintf_r+0x230>
  402f3e:	f04b 0b08 	orr.w	fp, fp, #8
  402f42:	f89a 3000 	ldrb.w	r3, [sl]
  402f46:	e459      	b.n	4027fc <_svfprintf_r+0xb0>
  402f48:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402f4c:	2300      	movs	r3, #0
  402f4e:	461c      	mov	r4, r3
  402f50:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402f54:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402f58:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402f5c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402f60:	2809      	cmp	r0, #9
  402f62:	d9f5      	bls.n	402f50 <_svfprintf_r+0x804>
  402f64:	940d      	str	r4, [sp, #52]	; 0x34
  402f66:	e44b      	b.n	402800 <_svfprintf_r+0xb4>
  402f68:	f04b 0b10 	orr.w	fp, fp, #16
  402f6c:	9311      	str	r3, [sp, #68]	; 0x44
  402f6e:	f01b 0320 	ands.w	r3, fp, #32
  402f72:	f43f ae1d 	beq.w	402bb0 <_svfprintf_r+0x464>
  402f76:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402f78:	3507      	adds	r5, #7
  402f7a:	f025 0307 	bic.w	r3, r5, #7
  402f7e:	f103 0208 	add.w	r2, r3, #8
  402f82:	e9d3 4500 	ldrd	r4, r5, [r3]
  402f86:	920f      	str	r2, [sp, #60]	; 0x3c
  402f88:	2300      	movs	r3, #0
  402f8a:	e4d2      	b.n	402932 <_svfprintf_r+0x1e6>
  402f8c:	9311      	str	r3, [sp, #68]	; 0x44
  402f8e:	2a00      	cmp	r2, #0
  402f90:	f040 85e7 	bne.w	403b62 <_svfprintf_r+0x1416>
  402f94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402f96:	2a00      	cmp	r2, #0
  402f98:	f43f aca3 	beq.w	4028e2 <_svfprintf_r+0x196>
  402f9c:	2300      	movs	r3, #0
  402f9e:	2101      	movs	r1, #1
  402fa0:	461f      	mov	r7, r3
  402fa2:	9108      	str	r1, [sp, #32]
  402fa4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402fa8:	f8cd b01c 	str.w	fp, [sp, #28]
  402fac:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402fb0:	930a      	str	r3, [sp, #40]	; 0x28
  402fb2:	9312      	str	r3, [sp, #72]	; 0x48
  402fb4:	910e      	str	r1, [sp, #56]	; 0x38
  402fb6:	ae28      	add	r6, sp, #160	; 0xa0
  402fb8:	e4e4      	b.n	402984 <_svfprintf_r+0x238>
  402fba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fbc:	e534      	b.n	402a28 <_svfprintf_r+0x2dc>
  402fbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fc0:	2b65      	cmp	r3, #101	; 0x65
  402fc2:	f340 80a7 	ble.w	403114 <_svfprintf_r+0x9c8>
  402fc6:	a815      	add	r0, sp, #84	; 0x54
  402fc8:	c80d      	ldmia	r0, {r0, r2, r3}
  402fca:	9914      	ldr	r1, [sp, #80]	; 0x50
  402fcc:	f003 f9f0 	bl	4063b0 <__aeabi_dcmpeq>
  402fd0:	2800      	cmp	r0, #0
  402fd2:	f000 8150 	beq.w	403276 <_svfprintf_r+0xb2a>
  402fd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fd8:	4a20      	ldr	r2, [pc, #128]	; (40305c <_svfprintf_r+0x910>)
  402fda:	f8c8 2000 	str.w	r2, [r8]
  402fde:	3301      	adds	r3, #1
  402fe0:	3401      	adds	r4, #1
  402fe2:	2201      	movs	r2, #1
  402fe4:	2b07      	cmp	r3, #7
  402fe6:	9427      	str	r4, [sp, #156]	; 0x9c
  402fe8:	9326      	str	r3, [sp, #152]	; 0x98
  402fea:	f8c8 2004 	str.w	r2, [r8, #4]
  402fee:	f300 836a 	bgt.w	4036c6 <_svfprintf_r+0xf7a>
  402ff2:	f108 0808 	add.w	r8, r8, #8
  402ff6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402ff8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402ffa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ffc:	4293      	cmp	r3, r2
  402ffe:	db03      	blt.n	403008 <_svfprintf_r+0x8bc>
  403000:	9b07      	ldr	r3, [sp, #28]
  403002:	07dd      	lsls	r5, r3, #31
  403004:	f57f ad82 	bpl.w	402b0c <_svfprintf_r+0x3c0>
  403008:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40300a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40300c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40300e:	f8c8 2000 	str.w	r2, [r8]
  403012:	3301      	adds	r3, #1
  403014:	440c      	add	r4, r1
  403016:	2b07      	cmp	r3, #7
  403018:	f8c8 1004 	str.w	r1, [r8, #4]
  40301c:	9427      	str	r4, [sp, #156]	; 0x9c
  40301e:	9326      	str	r3, [sp, #152]	; 0x98
  403020:	f300 839e 	bgt.w	403760 <_svfprintf_r+0x1014>
  403024:	f108 0808 	add.w	r8, r8, #8
  403028:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40302a:	1e5e      	subs	r6, r3, #1
  40302c:	2e00      	cmp	r6, #0
  40302e:	f77f ad6d 	ble.w	402b0c <_svfprintf_r+0x3c0>
  403032:	2e10      	cmp	r6, #16
  403034:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403036:	4d0a      	ldr	r5, [pc, #40]	; (403060 <_svfprintf_r+0x914>)
  403038:	f340 81f5 	ble.w	403426 <_svfprintf_r+0xcda>
  40303c:	4622      	mov	r2, r4
  40303e:	2710      	movs	r7, #16
  403040:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403044:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403046:	e013      	b.n	403070 <_svfprintf_r+0x924>
  403048:	00407220 	.word	0x00407220
  40304c:	0040720c 	.word	0x0040720c
  403050:	7fefffff 	.word	0x7fefffff
  403054:	00407200 	.word	0x00407200
  403058:	004071fc 	.word	0x004071fc
  40305c:	0040723c 	.word	0x0040723c
  403060:	00407250 	.word	0x00407250
  403064:	f108 0808 	add.w	r8, r8, #8
  403068:	3e10      	subs	r6, #16
  40306a:	2e10      	cmp	r6, #16
  40306c:	f340 81da 	ble.w	403424 <_svfprintf_r+0xcd8>
  403070:	3301      	adds	r3, #1
  403072:	3210      	adds	r2, #16
  403074:	2b07      	cmp	r3, #7
  403076:	9227      	str	r2, [sp, #156]	; 0x9c
  403078:	9326      	str	r3, [sp, #152]	; 0x98
  40307a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40307e:	ddf1      	ble.n	403064 <_svfprintf_r+0x918>
  403080:	aa25      	add	r2, sp, #148	; 0x94
  403082:	4621      	mov	r1, r4
  403084:	4658      	mov	r0, fp
  403086:	f002 fcc9 	bl	405a1c <__ssprint_r>
  40308a:	2800      	cmp	r0, #0
  40308c:	f47f ac30 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403090:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403092:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403094:	46c8      	mov	r8, r9
  403096:	e7e7      	b.n	403068 <_svfprintf_r+0x91c>
  403098:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40309a:	9a08      	ldr	r2, [sp, #32]
  40309c:	1a9f      	subs	r7, r3, r2
  40309e:	2f00      	cmp	r7, #0
  4030a0:	f77f ace5 	ble.w	402a6e <_svfprintf_r+0x322>
  4030a4:	2f10      	cmp	r7, #16
  4030a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030a8:	4db6      	ldr	r5, [pc, #728]	; (403384 <_svfprintf_r+0xc38>)
  4030aa:	dd27      	ble.n	4030fc <_svfprintf_r+0x9b0>
  4030ac:	4642      	mov	r2, r8
  4030ae:	4621      	mov	r1, r4
  4030b0:	46b0      	mov	r8, r6
  4030b2:	f04f 0b10 	mov.w	fp, #16
  4030b6:	462e      	mov	r6, r5
  4030b8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4030ba:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4030bc:	e004      	b.n	4030c8 <_svfprintf_r+0x97c>
  4030be:	3f10      	subs	r7, #16
  4030c0:	2f10      	cmp	r7, #16
  4030c2:	f102 0208 	add.w	r2, r2, #8
  4030c6:	dd15      	ble.n	4030f4 <_svfprintf_r+0x9a8>
  4030c8:	3301      	adds	r3, #1
  4030ca:	3110      	adds	r1, #16
  4030cc:	2b07      	cmp	r3, #7
  4030ce:	9127      	str	r1, [sp, #156]	; 0x9c
  4030d0:	9326      	str	r3, [sp, #152]	; 0x98
  4030d2:	e882 0840 	stmia.w	r2, {r6, fp}
  4030d6:	ddf2      	ble.n	4030be <_svfprintf_r+0x972>
  4030d8:	aa25      	add	r2, sp, #148	; 0x94
  4030da:	4629      	mov	r1, r5
  4030dc:	4620      	mov	r0, r4
  4030de:	f002 fc9d 	bl	405a1c <__ssprint_r>
  4030e2:	2800      	cmp	r0, #0
  4030e4:	f47f ac04 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4030e8:	3f10      	subs	r7, #16
  4030ea:	2f10      	cmp	r7, #16
  4030ec:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4030ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030f0:	464a      	mov	r2, r9
  4030f2:	dce9      	bgt.n	4030c8 <_svfprintf_r+0x97c>
  4030f4:	4635      	mov	r5, r6
  4030f6:	460c      	mov	r4, r1
  4030f8:	4646      	mov	r6, r8
  4030fa:	4690      	mov	r8, r2
  4030fc:	3301      	adds	r3, #1
  4030fe:	443c      	add	r4, r7
  403100:	2b07      	cmp	r3, #7
  403102:	9427      	str	r4, [sp, #156]	; 0x9c
  403104:	9326      	str	r3, [sp, #152]	; 0x98
  403106:	e888 00a0 	stmia.w	r8, {r5, r7}
  40310a:	f300 8232 	bgt.w	403572 <_svfprintf_r+0xe26>
  40310e:	f108 0808 	add.w	r8, r8, #8
  403112:	e4ac      	b.n	402a6e <_svfprintf_r+0x322>
  403114:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403116:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403118:	2b01      	cmp	r3, #1
  40311a:	f340 81fe 	ble.w	40351a <_svfprintf_r+0xdce>
  40311e:	3701      	adds	r7, #1
  403120:	3401      	adds	r4, #1
  403122:	2301      	movs	r3, #1
  403124:	2f07      	cmp	r7, #7
  403126:	9427      	str	r4, [sp, #156]	; 0x9c
  403128:	9726      	str	r7, [sp, #152]	; 0x98
  40312a:	f8c8 6000 	str.w	r6, [r8]
  40312e:	f8c8 3004 	str.w	r3, [r8, #4]
  403132:	f300 8203 	bgt.w	40353c <_svfprintf_r+0xdf0>
  403136:	f108 0808 	add.w	r8, r8, #8
  40313a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40313c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40313e:	f8c8 3000 	str.w	r3, [r8]
  403142:	3701      	adds	r7, #1
  403144:	4414      	add	r4, r2
  403146:	2f07      	cmp	r7, #7
  403148:	9427      	str	r4, [sp, #156]	; 0x9c
  40314a:	9726      	str	r7, [sp, #152]	; 0x98
  40314c:	f8c8 2004 	str.w	r2, [r8, #4]
  403150:	f300 8200 	bgt.w	403554 <_svfprintf_r+0xe08>
  403154:	f108 0808 	add.w	r8, r8, #8
  403158:	a815      	add	r0, sp, #84	; 0x54
  40315a:	c80d      	ldmia	r0, {r0, r2, r3}
  40315c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40315e:	f003 f927 	bl	4063b0 <__aeabi_dcmpeq>
  403162:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403164:	2800      	cmp	r0, #0
  403166:	f040 8101 	bne.w	40336c <_svfprintf_r+0xc20>
  40316a:	3b01      	subs	r3, #1
  40316c:	3701      	adds	r7, #1
  40316e:	3601      	adds	r6, #1
  403170:	441c      	add	r4, r3
  403172:	2f07      	cmp	r7, #7
  403174:	9726      	str	r7, [sp, #152]	; 0x98
  403176:	9427      	str	r4, [sp, #156]	; 0x9c
  403178:	f8c8 6000 	str.w	r6, [r8]
  40317c:	f8c8 3004 	str.w	r3, [r8, #4]
  403180:	f300 8127 	bgt.w	4033d2 <_svfprintf_r+0xc86>
  403184:	f108 0808 	add.w	r8, r8, #8
  403188:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40318a:	f8c8 2004 	str.w	r2, [r8, #4]
  40318e:	3701      	adds	r7, #1
  403190:	4414      	add	r4, r2
  403192:	ab21      	add	r3, sp, #132	; 0x84
  403194:	2f07      	cmp	r7, #7
  403196:	9427      	str	r4, [sp, #156]	; 0x9c
  403198:	9726      	str	r7, [sp, #152]	; 0x98
  40319a:	f8c8 3000 	str.w	r3, [r8]
  40319e:	f77f acb3 	ble.w	402b08 <_svfprintf_r+0x3bc>
  4031a2:	aa25      	add	r2, sp, #148	; 0x94
  4031a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031a8:	f002 fc38 	bl	405a1c <__ssprint_r>
  4031ac:	2800      	cmp	r0, #0
  4031ae:	f47f ab9f 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4031b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031b4:	46c8      	mov	r8, r9
  4031b6:	e4a9      	b.n	402b0c <_svfprintf_r+0x3c0>
  4031b8:	aa25      	add	r2, sp, #148	; 0x94
  4031ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031bc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031be:	f002 fc2d 	bl	405a1c <__ssprint_r>
  4031c2:	2800      	cmp	r0, #0
  4031c4:	f43f aceb 	beq.w	402b9e <_svfprintf_r+0x452>
  4031c8:	f7ff bb92 	b.w	4028f0 <_svfprintf_r+0x1a4>
  4031cc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4031d0:	2b01      	cmp	r3, #1
  4031d2:	f000 8134 	beq.w	40343e <_svfprintf_r+0xcf2>
  4031d6:	2b02      	cmp	r3, #2
  4031d8:	d125      	bne.n	403226 <_svfprintf_r+0xada>
  4031da:	f8cd b01c 	str.w	fp, [sp, #28]
  4031de:	2400      	movs	r4, #0
  4031e0:	2500      	movs	r5, #0
  4031e2:	e61e      	b.n	402e22 <_svfprintf_r+0x6d6>
  4031e4:	aa25      	add	r2, sp, #148	; 0x94
  4031e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031e8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031ea:	f002 fc17 	bl	405a1c <__ssprint_r>
  4031ee:	2800      	cmp	r0, #0
  4031f0:	f47f ab7e 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4031f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031f6:	46c8      	mov	r8, r9
  4031f8:	e475      	b.n	402ae6 <_svfprintf_r+0x39a>
  4031fa:	aa25      	add	r2, sp, #148	; 0x94
  4031fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031fe:	980c      	ldr	r0, [sp, #48]	; 0x30
  403200:	f002 fc0c 	bl	405a1c <__ssprint_r>
  403204:	2800      	cmp	r0, #0
  403206:	f47f ab73 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  40320a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40320c:	46c8      	mov	r8, r9
  40320e:	e41b      	b.n	402a48 <_svfprintf_r+0x2fc>
  403210:	aa25      	add	r2, sp, #148	; 0x94
  403212:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403214:	980c      	ldr	r0, [sp, #48]	; 0x30
  403216:	f002 fc01 	bl	405a1c <__ssprint_r>
  40321a:	2800      	cmp	r0, #0
  40321c:	f47f ab68 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403220:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403222:	46c8      	mov	r8, r9
  403224:	e420      	b.n	402a68 <_svfprintf_r+0x31c>
  403226:	f8cd b01c 	str.w	fp, [sp, #28]
  40322a:	2400      	movs	r4, #0
  40322c:	2500      	movs	r5, #0
  40322e:	4649      	mov	r1, r9
  403230:	e000      	b.n	403234 <_svfprintf_r+0xae8>
  403232:	4631      	mov	r1, r6
  403234:	08e2      	lsrs	r2, r4, #3
  403236:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40323a:	08e8      	lsrs	r0, r5, #3
  40323c:	f004 0307 	and.w	r3, r4, #7
  403240:	4605      	mov	r5, r0
  403242:	4614      	mov	r4, r2
  403244:	3330      	adds	r3, #48	; 0x30
  403246:	ea54 0205 	orrs.w	r2, r4, r5
  40324a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40324e:	f101 36ff 	add.w	r6, r1, #4294967295
  403252:	d1ee      	bne.n	403232 <_svfprintf_r+0xae6>
  403254:	9a07      	ldr	r2, [sp, #28]
  403256:	07d2      	lsls	r2, r2, #31
  403258:	f57f adf3 	bpl.w	402e42 <_svfprintf_r+0x6f6>
  40325c:	2b30      	cmp	r3, #48	; 0x30
  40325e:	f43f adf0 	beq.w	402e42 <_svfprintf_r+0x6f6>
  403262:	3902      	subs	r1, #2
  403264:	2330      	movs	r3, #48	; 0x30
  403266:	f806 3c01 	strb.w	r3, [r6, #-1]
  40326a:	eba9 0301 	sub.w	r3, r9, r1
  40326e:	930e      	str	r3, [sp, #56]	; 0x38
  403270:	460e      	mov	r6, r1
  403272:	f7ff bb7b 	b.w	40296c <_svfprintf_r+0x220>
  403276:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403278:	2900      	cmp	r1, #0
  40327a:	f340 822e 	ble.w	4036da <_svfprintf_r+0xf8e>
  40327e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403280:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403282:	4293      	cmp	r3, r2
  403284:	bfa8      	it	ge
  403286:	4613      	movge	r3, r2
  403288:	2b00      	cmp	r3, #0
  40328a:	461f      	mov	r7, r3
  40328c:	dd0d      	ble.n	4032aa <_svfprintf_r+0xb5e>
  40328e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403290:	f8c8 6000 	str.w	r6, [r8]
  403294:	3301      	adds	r3, #1
  403296:	443c      	add	r4, r7
  403298:	2b07      	cmp	r3, #7
  40329a:	9427      	str	r4, [sp, #156]	; 0x9c
  40329c:	f8c8 7004 	str.w	r7, [r8, #4]
  4032a0:	9326      	str	r3, [sp, #152]	; 0x98
  4032a2:	f300 831f 	bgt.w	4038e4 <_svfprintf_r+0x1198>
  4032a6:	f108 0808 	add.w	r8, r8, #8
  4032aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032ac:	2f00      	cmp	r7, #0
  4032ae:	bfa8      	it	ge
  4032b0:	1bdb      	subge	r3, r3, r7
  4032b2:	2b00      	cmp	r3, #0
  4032b4:	461f      	mov	r7, r3
  4032b6:	f340 80d6 	ble.w	403466 <_svfprintf_r+0xd1a>
  4032ba:	2f10      	cmp	r7, #16
  4032bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032be:	4d31      	ldr	r5, [pc, #196]	; (403384 <_svfprintf_r+0xc38>)
  4032c0:	f340 81ed 	ble.w	40369e <_svfprintf_r+0xf52>
  4032c4:	4642      	mov	r2, r8
  4032c6:	4621      	mov	r1, r4
  4032c8:	46b0      	mov	r8, r6
  4032ca:	f04f 0b10 	mov.w	fp, #16
  4032ce:	462e      	mov	r6, r5
  4032d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4032d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4032d4:	e004      	b.n	4032e0 <_svfprintf_r+0xb94>
  4032d6:	3208      	adds	r2, #8
  4032d8:	3f10      	subs	r7, #16
  4032da:	2f10      	cmp	r7, #16
  4032dc:	f340 81db 	ble.w	403696 <_svfprintf_r+0xf4a>
  4032e0:	3301      	adds	r3, #1
  4032e2:	3110      	adds	r1, #16
  4032e4:	2b07      	cmp	r3, #7
  4032e6:	9127      	str	r1, [sp, #156]	; 0x9c
  4032e8:	9326      	str	r3, [sp, #152]	; 0x98
  4032ea:	e882 0840 	stmia.w	r2, {r6, fp}
  4032ee:	ddf2      	ble.n	4032d6 <_svfprintf_r+0xb8a>
  4032f0:	aa25      	add	r2, sp, #148	; 0x94
  4032f2:	4629      	mov	r1, r5
  4032f4:	4620      	mov	r0, r4
  4032f6:	f002 fb91 	bl	405a1c <__ssprint_r>
  4032fa:	2800      	cmp	r0, #0
  4032fc:	f47f aaf8 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403300:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403302:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403304:	464a      	mov	r2, r9
  403306:	e7e7      	b.n	4032d8 <_svfprintf_r+0xb8c>
  403308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40330a:	930e      	str	r3, [sp, #56]	; 0x38
  40330c:	464e      	mov	r6, r9
  40330e:	f7ff bb2d 	b.w	40296c <_svfprintf_r+0x220>
  403312:	2d00      	cmp	r5, #0
  403314:	bf08      	it	eq
  403316:	2c0a      	cmpeq	r4, #10
  403318:	f0c0 808f 	bcc.w	40343a <_svfprintf_r+0xcee>
  40331c:	464e      	mov	r6, r9
  40331e:	4620      	mov	r0, r4
  403320:	4629      	mov	r1, r5
  403322:	220a      	movs	r2, #10
  403324:	2300      	movs	r3, #0
  403326:	f003 f8b3 	bl	406490 <__aeabi_uldivmod>
  40332a:	3230      	adds	r2, #48	; 0x30
  40332c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403330:	4620      	mov	r0, r4
  403332:	4629      	mov	r1, r5
  403334:	2300      	movs	r3, #0
  403336:	220a      	movs	r2, #10
  403338:	f003 f8aa 	bl	406490 <__aeabi_uldivmod>
  40333c:	4604      	mov	r4, r0
  40333e:	460d      	mov	r5, r1
  403340:	ea54 0305 	orrs.w	r3, r4, r5
  403344:	d1eb      	bne.n	40331e <_svfprintf_r+0xbd2>
  403346:	eba9 0306 	sub.w	r3, r9, r6
  40334a:	930e      	str	r3, [sp, #56]	; 0x38
  40334c:	f7ff bb0e 	b.w	40296c <_svfprintf_r+0x220>
  403350:	aa25      	add	r2, sp, #148	; 0x94
  403352:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403354:	980c      	ldr	r0, [sp, #48]	; 0x30
  403356:	f002 fb61 	bl	405a1c <__ssprint_r>
  40335a:	2800      	cmp	r0, #0
  40335c:	f47f aac8 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403360:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403364:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403366:	46c8      	mov	r8, r9
  403368:	f7ff bb5e 	b.w	402a28 <_svfprintf_r+0x2dc>
  40336c:	1e5e      	subs	r6, r3, #1
  40336e:	2e00      	cmp	r6, #0
  403370:	f77f af0a 	ble.w	403188 <_svfprintf_r+0xa3c>
  403374:	2e10      	cmp	r6, #16
  403376:	4d03      	ldr	r5, [pc, #12]	; (403384 <_svfprintf_r+0xc38>)
  403378:	dd22      	ble.n	4033c0 <_svfprintf_r+0xc74>
  40337a:	4622      	mov	r2, r4
  40337c:	f04f 0b10 	mov.w	fp, #16
  403380:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403382:	e006      	b.n	403392 <_svfprintf_r+0xc46>
  403384:	00407250 	.word	0x00407250
  403388:	3e10      	subs	r6, #16
  40338a:	2e10      	cmp	r6, #16
  40338c:	f108 0808 	add.w	r8, r8, #8
  403390:	dd15      	ble.n	4033be <_svfprintf_r+0xc72>
  403392:	3701      	adds	r7, #1
  403394:	3210      	adds	r2, #16
  403396:	2f07      	cmp	r7, #7
  403398:	9227      	str	r2, [sp, #156]	; 0x9c
  40339a:	9726      	str	r7, [sp, #152]	; 0x98
  40339c:	e888 0820 	stmia.w	r8, {r5, fp}
  4033a0:	ddf2      	ble.n	403388 <_svfprintf_r+0xc3c>
  4033a2:	aa25      	add	r2, sp, #148	; 0x94
  4033a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033a6:	4620      	mov	r0, r4
  4033a8:	f002 fb38 	bl	405a1c <__ssprint_r>
  4033ac:	2800      	cmp	r0, #0
  4033ae:	f47f aa9f 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4033b2:	3e10      	subs	r6, #16
  4033b4:	2e10      	cmp	r6, #16
  4033b6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4033b8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4033ba:	46c8      	mov	r8, r9
  4033bc:	dce9      	bgt.n	403392 <_svfprintf_r+0xc46>
  4033be:	4614      	mov	r4, r2
  4033c0:	3701      	adds	r7, #1
  4033c2:	4434      	add	r4, r6
  4033c4:	2f07      	cmp	r7, #7
  4033c6:	9427      	str	r4, [sp, #156]	; 0x9c
  4033c8:	9726      	str	r7, [sp, #152]	; 0x98
  4033ca:	e888 0060 	stmia.w	r8, {r5, r6}
  4033ce:	f77f aed9 	ble.w	403184 <_svfprintf_r+0xa38>
  4033d2:	aa25      	add	r2, sp, #148	; 0x94
  4033d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033d6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033d8:	f002 fb20 	bl	405a1c <__ssprint_r>
  4033dc:	2800      	cmp	r0, #0
  4033de:	f47f aa87 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4033e2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033e4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4033e6:	46c8      	mov	r8, r9
  4033e8:	e6ce      	b.n	403188 <_svfprintf_r+0xa3c>
  4033ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033ec:	6814      	ldr	r4, [r2, #0]
  4033ee:	4613      	mov	r3, r2
  4033f0:	3304      	adds	r3, #4
  4033f2:	17e5      	asrs	r5, r4, #31
  4033f4:	930f      	str	r3, [sp, #60]	; 0x3c
  4033f6:	4622      	mov	r2, r4
  4033f8:	462b      	mov	r3, r5
  4033fa:	e4fa      	b.n	402df2 <_svfprintf_r+0x6a6>
  4033fc:	3204      	adds	r2, #4
  4033fe:	681c      	ldr	r4, [r3, #0]
  403400:	920f      	str	r2, [sp, #60]	; 0x3c
  403402:	2301      	movs	r3, #1
  403404:	2500      	movs	r5, #0
  403406:	f7ff ba94 	b.w	402932 <_svfprintf_r+0x1e6>
  40340a:	681c      	ldr	r4, [r3, #0]
  40340c:	3304      	adds	r3, #4
  40340e:	930f      	str	r3, [sp, #60]	; 0x3c
  403410:	2500      	movs	r5, #0
  403412:	e421      	b.n	402c58 <_svfprintf_r+0x50c>
  403414:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403416:	460a      	mov	r2, r1
  403418:	3204      	adds	r2, #4
  40341a:	680c      	ldr	r4, [r1, #0]
  40341c:	920f      	str	r2, [sp, #60]	; 0x3c
  40341e:	2500      	movs	r5, #0
  403420:	f7ff ba87 	b.w	402932 <_svfprintf_r+0x1e6>
  403424:	4614      	mov	r4, r2
  403426:	3301      	adds	r3, #1
  403428:	4434      	add	r4, r6
  40342a:	2b07      	cmp	r3, #7
  40342c:	9427      	str	r4, [sp, #156]	; 0x9c
  40342e:	9326      	str	r3, [sp, #152]	; 0x98
  403430:	e888 0060 	stmia.w	r8, {r5, r6}
  403434:	f77f ab68 	ble.w	402b08 <_svfprintf_r+0x3bc>
  403438:	e6b3      	b.n	4031a2 <_svfprintf_r+0xa56>
  40343a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40343e:	f8cd b01c 	str.w	fp, [sp, #28]
  403442:	ae42      	add	r6, sp, #264	; 0x108
  403444:	3430      	adds	r4, #48	; 0x30
  403446:	2301      	movs	r3, #1
  403448:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40344c:	930e      	str	r3, [sp, #56]	; 0x38
  40344e:	f7ff ba8d 	b.w	40296c <_svfprintf_r+0x220>
  403452:	aa25      	add	r2, sp, #148	; 0x94
  403454:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403456:	980c      	ldr	r0, [sp, #48]	; 0x30
  403458:	f002 fae0 	bl	405a1c <__ssprint_r>
  40345c:	2800      	cmp	r0, #0
  40345e:	f47f aa47 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403462:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403464:	46c8      	mov	r8, r9
  403466:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403468:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40346a:	429a      	cmp	r2, r3
  40346c:	db44      	blt.n	4034f8 <_svfprintf_r+0xdac>
  40346e:	9b07      	ldr	r3, [sp, #28]
  403470:	07d9      	lsls	r1, r3, #31
  403472:	d441      	bmi.n	4034f8 <_svfprintf_r+0xdac>
  403474:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403476:	9812      	ldr	r0, [sp, #72]	; 0x48
  403478:	1a9a      	subs	r2, r3, r2
  40347a:	1a1d      	subs	r5, r3, r0
  40347c:	4295      	cmp	r5, r2
  40347e:	bfa8      	it	ge
  403480:	4615      	movge	r5, r2
  403482:	2d00      	cmp	r5, #0
  403484:	dd0e      	ble.n	4034a4 <_svfprintf_r+0xd58>
  403486:	9926      	ldr	r1, [sp, #152]	; 0x98
  403488:	f8c8 5004 	str.w	r5, [r8, #4]
  40348c:	3101      	adds	r1, #1
  40348e:	4406      	add	r6, r0
  403490:	442c      	add	r4, r5
  403492:	2907      	cmp	r1, #7
  403494:	f8c8 6000 	str.w	r6, [r8]
  403498:	9427      	str	r4, [sp, #156]	; 0x9c
  40349a:	9126      	str	r1, [sp, #152]	; 0x98
  40349c:	f300 823b 	bgt.w	403916 <_svfprintf_r+0x11ca>
  4034a0:	f108 0808 	add.w	r8, r8, #8
  4034a4:	2d00      	cmp	r5, #0
  4034a6:	bfac      	ite	ge
  4034a8:	1b56      	subge	r6, r2, r5
  4034aa:	4616      	movlt	r6, r2
  4034ac:	2e00      	cmp	r6, #0
  4034ae:	f77f ab2d 	ble.w	402b0c <_svfprintf_r+0x3c0>
  4034b2:	2e10      	cmp	r6, #16
  4034b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034b6:	4db0      	ldr	r5, [pc, #704]	; (403778 <_svfprintf_r+0x102c>)
  4034b8:	ddb5      	ble.n	403426 <_svfprintf_r+0xcda>
  4034ba:	4622      	mov	r2, r4
  4034bc:	2710      	movs	r7, #16
  4034be:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4034c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4034c4:	e004      	b.n	4034d0 <_svfprintf_r+0xd84>
  4034c6:	f108 0808 	add.w	r8, r8, #8
  4034ca:	3e10      	subs	r6, #16
  4034cc:	2e10      	cmp	r6, #16
  4034ce:	dda9      	ble.n	403424 <_svfprintf_r+0xcd8>
  4034d0:	3301      	adds	r3, #1
  4034d2:	3210      	adds	r2, #16
  4034d4:	2b07      	cmp	r3, #7
  4034d6:	9227      	str	r2, [sp, #156]	; 0x9c
  4034d8:	9326      	str	r3, [sp, #152]	; 0x98
  4034da:	e888 00a0 	stmia.w	r8, {r5, r7}
  4034de:	ddf2      	ble.n	4034c6 <_svfprintf_r+0xd7a>
  4034e0:	aa25      	add	r2, sp, #148	; 0x94
  4034e2:	4621      	mov	r1, r4
  4034e4:	4658      	mov	r0, fp
  4034e6:	f002 fa99 	bl	405a1c <__ssprint_r>
  4034ea:	2800      	cmp	r0, #0
  4034ec:	f47f aa00 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4034f0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4034f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034f4:	46c8      	mov	r8, r9
  4034f6:	e7e8      	b.n	4034ca <_svfprintf_r+0xd7e>
  4034f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034fa:	9819      	ldr	r0, [sp, #100]	; 0x64
  4034fc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4034fe:	f8c8 1000 	str.w	r1, [r8]
  403502:	3301      	adds	r3, #1
  403504:	4404      	add	r4, r0
  403506:	2b07      	cmp	r3, #7
  403508:	9427      	str	r4, [sp, #156]	; 0x9c
  40350a:	f8c8 0004 	str.w	r0, [r8, #4]
  40350e:	9326      	str	r3, [sp, #152]	; 0x98
  403510:	f300 81f5 	bgt.w	4038fe <_svfprintf_r+0x11b2>
  403514:	f108 0808 	add.w	r8, r8, #8
  403518:	e7ac      	b.n	403474 <_svfprintf_r+0xd28>
  40351a:	9b07      	ldr	r3, [sp, #28]
  40351c:	07da      	lsls	r2, r3, #31
  40351e:	f53f adfe 	bmi.w	40311e <_svfprintf_r+0x9d2>
  403522:	3701      	adds	r7, #1
  403524:	3401      	adds	r4, #1
  403526:	2301      	movs	r3, #1
  403528:	2f07      	cmp	r7, #7
  40352a:	9427      	str	r4, [sp, #156]	; 0x9c
  40352c:	9726      	str	r7, [sp, #152]	; 0x98
  40352e:	f8c8 6000 	str.w	r6, [r8]
  403532:	f8c8 3004 	str.w	r3, [r8, #4]
  403536:	f77f ae25 	ble.w	403184 <_svfprintf_r+0xa38>
  40353a:	e74a      	b.n	4033d2 <_svfprintf_r+0xc86>
  40353c:	aa25      	add	r2, sp, #148	; 0x94
  40353e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403540:	980c      	ldr	r0, [sp, #48]	; 0x30
  403542:	f002 fa6b 	bl	405a1c <__ssprint_r>
  403546:	2800      	cmp	r0, #0
  403548:	f47f a9d2 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  40354c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40354e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403550:	46c8      	mov	r8, r9
  403552:	e5f2      	b.n	40313a <_svfprintf_r+0x9ee>
  403554:	aa25      	add	r2, sp, #148	; 0x94
  403556:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403558:	980c      	ldr	r0, [sp, #48]	; 0x30
  40355a:	f002 fa5f 	bl	405a1c <__ssprint_r>
  40355e:	2800      	cmp	r0, #0
  403560:	f47f a9c6 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403564:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403566:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403568:	46c8      	mov	r8, r9
  40356a:	e5f5      	b.n	403158 <_svfprintf_r+0xa0c>
  40356c:	464e      	mov	r6, r9
  40356e:	f7ff b9fd 	b.w	40296c <_svfprintf_r+0x220>
  403572:	aa25      	add	r2, sp, #148	; 0x94
  403574:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403576:	980c      	ldr	r0, [sp, #48]	; 0x30
  403578:	f002 fa50 	bl	405a1c <__ssprint_r>
  40357c:	2800      	cmp	r0, #0
  40357e:	f47f a9b7 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403582:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403584:	46c8      	mov	r8, r9
  403586:	f7ff ba72 	b.w	402a6e <_svfprintf_r+0x322>
  40358a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40358c:	4622      	mov	r2, r4
  40358e:	4620      	mov	r0, r4
  403590:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403592:	4623      	mov	r3, r4
  403594:	4621      	mov	r1, r4
  403596:	f002 ff3d 	bl	406414 <__aeabi_dcmpun>
  40359a:	2800      	cmp	r0, #0
  40359c:	f040 8286 	bne.w	403aac <_svfprintf_r+0x1360>
  4035a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035a2:	3301      	adds	r3, #1
  4035a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4035a6:	f023 0320 	bic.w	r3, r3, #32
  4035aa:	930e      	str	r3, [sp, #56]	; 0x38
  4035ac:	f000 81e2 	beq.w	403974 <_svfprintf_r+0x1228>
  4035b0:	2b47      	cmp	r3, #71	; 0x47
  4035b2:	f000 811e 	beq.w	4037f2 <_svfprintf_r+0x10a6>
  4035b6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4035ba:	9307      	str	r3, [sp, #28]
  4035bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4035be:	1e1f      	subs	r7, r3, #0
  4035c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4035c2:	9308      	str	r3, [sp, #32]
  4035c4:	bfbb      	ittet	lt
  4035c6:	463b      	movlt	r3, r7
  4035c8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4035cc:	2300      	movge	r3, #0
  4035ce:	232d      	movlt	r3, #45	; 0x2d
  4035d0:	9310      	str	r3, [sp, #64]	; 0x40
  4035d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4035d4:	2b66      	cmp	r3, #102	; 0x66
  4035d6:	f000 81bb 	beq.w	403950 <_svfprintf_r+0x1204>
  4035da:	2b46      	cmp	r3, #70	; 0x46
  4035dc:	f000 80df 	beq.w	40379e <_svfprintf_r+0x1052>
  4035e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4035e2:	9a08      	ldr	r2, [sp, #32]
  4035e4:	2b45      	cmp	r3, #69	; 0x45
  4035e6:	bf0c      	ite	eq
  4035e8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4035ea:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4035ec:	a823      	add	r0, sp, #140	; 0x8c
  4035ee:	a920      	add	r1, sp, #128	; 0x80
  4035f0:	bf08      	it	eq
  4035f2:	1c5d      	addeq	r5, r3, #1
  4035f4:	9004      	str	r0, [sp, #16]
  4035f6:	9103      	str	r1, [sp, #12]
  4035f8:	a81f      	add	r0, sp, #124	; 0x7c
  4035fa:	2102      	movs	r1, #2
  4035fc:	463b      	mov	r3, r7
  4035fe:	9002      	str	r0, [sp, #8]
  403600:	9501      	str	r5, [sp, #4]
  403602:	9100      	str	r1, [sp, #0]
  403604:	980c      	ldr	r0, [sp, #48]	; 0x30
  403606:	f000 fb73 	bl	403cf0 <_dtoa_r>
  40360a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40360c:	2b67      	cmp	r3, #103	; 0x67
  40360e:	4606      	mov	r6, r0
  403610:	f040 81e0 	bne.w	4039d4 <_svfprintf_r+0x1288>
  403614:	f01b 0f01 	tst.w	fp, #1
  403618:	f000 8246 	beq.w	403aa8 <_svfprintf_r+0x135c>
  40361c:	1974      	adds	r4, r6, r5
  40361e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403620:	9808      	ldr	r0, [sp, #32]
  403622:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403624:	4639      	mov	r1, r7
  403626:	f002 fec3 	bl	4063b0 <__aeabi_dcmpeq>
  40362a:	2800      	cmp	r0, #0
  40362c:	f040 8165 	bne.w	4038fa <_svfprintf_r+0x11ae>
  403630:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403632:	42a3      	cmp	r3, r4
  403634:	d206      	bcs.n	403644 <_svfprintf_r+0xef8>
  403636:	2130      	movs	r1, #48	; 0x30
  403638:	1c5a      	adds	r2, r3, #1
  40363a:	9223      	str	r2, [sp, #140]	; 0x8c
  40363c:	7019      	strb	r1, [r3, #0]
  40363e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403640:	429c      	cmp	r4, r3
  403642:	d8f9      	bhi.n	403638 <_svfprintf_r+0xeec>
  403644:	1b9b      	subs	r3, r3, r6
  403646:	9313      	str	r3, [sp, #76]	; 0x4c
  403648:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40364a:	2b47      	cmp	r3, #71	; 0x47
  40364c:	f000 80e9 	beq.w	403822 <_svfprintf_r+0x10d6>
  403650:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403652:	2b65      	cmp	r3, #101	; 0x65
  403654:	f340 81cd 	ble.w	4039f2 <_svfprintf_r+0x12a6>
  403658:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40365a:	2b66      	cmp	r3, #102	; 0x66
  40365c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40365e:	9312      	str	r3, [sp, #72]	; 0x48
  403660:	f000 819e 	beq.w	4039a0 <_svfprintf_r+0x1254>
  403664:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403666:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403668:	4619      	mov	r1, r3
  40366a:	4291      	cmp	r1, r2
  40366c:	f300 818a 	bgt.w	403984 <_svfprintf_r+0x1238>
  403670:	f01b 0f01 	tst.w	fp, #1
  403674:	f040 8213 	bne.w	403a9e <_svfprintf_r+0x1352>
  403678:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40367c:	9308      	str	r3, [sp, #32]
  40367e:	2367      	movs	r3, #103	; 0x67
  403680:	920e      	str	r2, [sp, #56]	; 0x38
  403682:	9311      	str	r3, [sp, #68]	; 0x44
  403684:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403686:	2b00      	cmp	r3, #0
  403688:	f040 80c4 	bne.w	403814 <_svfprintf_r+0x10c8>
  40368c:	930a      	str	r3, [sp, #40]	; 0x28
  40368e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403692:	f7ff b973 	b.w	40297c <_svfprintf_r+0x230>
  403696:	4635      	mov	r5, r6
  403698:	460c      	mov	r4, r1
  40369a:	4646      	mov	r6, r8
  40369c:	4690      	mov	r8, r2
  40369e:	3301      	adds	r3, #1
  4036a0:	443c      	add	r4, r7
  4036a2:	2b07      	cmp	r3, #7
  4036a4:	9427      	str	r4, [sp, #156]	; 0x9c
  4036a6:	9326      	str	r3, [sp, #152]	; 0x98
  4036a8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4036ac:	f73f aed1 	bgt.w	403452 <_svfprintf_r+0xd06>
  4036b0:	f108 0808 	add.w	r8, r8, #8
  4036b4:	e6d7      	b.n	403466 <_svfprintf_r+0xd1a>
  4036b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4036b8:	6813      	ldr	r3, [r2, #0]
  4036ba:	3204      	adds	r2, #4
  4036bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4036be:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4036c0:	601a      	str	r2, [r3, #0]
  4036c2:	f7ff b86a 	b.w	40279a <_svfprintf_r+0x4e>
  4036c6:	aa25      	add	r2, sp, #148	; 0x94
  4036c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036cc:	f002 f9a6 	bl	405a1c <__ssprint_r>
  4036d0:	2800      	cmp	r0, #0
  4036d2:	f47f a90d 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4036d6:	46c8      	mov	r8, r9
  4036d8:	e48d      	b.n	402ff6 <_svfprintf_r+0x8aa>
  4036da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036dc:	4a27      	ldr	r2, [pc, #156]	; (40377c <_svfprintf_r+0x1030>)
  4036de:	f8c8 2000 	str.w	r2, [r8]
  4036e2:	3301      	adds	r3, #1
  4036e4:	3401      	adds	r4, #1
  4036e6:	2201      	movs	r2, #1
  4036e8:	2b07      	cmp	r3, #7
  4036ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4036ec:	9326      	str	r3, [sp, #152]	; 0x98
  4036ee:	f8c8 2004 	str.w	r2, [r8, #4]
  4036f2:	dc72      	bgt.n	4037da <_svfprintf_r+0x108e>
  4036f4:	f108 0808 	add.w	r8, r8, #8
  4036f8:	b929      	cbnz	r1, 403706 <_svfprintf_r+0xfba>
  4036fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4036fc:	b91b      	cbnz	r3, 403706 <_svfprintf_r+0xfba>
  4036fe:	9b07      	ldr	r3, [sp, #28]
  403700:	07d8      	lsls	r0, r3, #31
  403702:	f57f aa03 	bpl.w	402b0c <_svfprintf_r+0x3c0>
  403706:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403708:	9819      	ldr	r0, [sp, #100]	; 0x64
  40370a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40370c:	f8c8 2000 	str.w	r2, [r8]
  403710:	3301      	adds	r3, #1
  403712:	4602      	mov	r2, r0
  403714:	4422      	add	r2, r4
  403716:	2b07      	cmp	r3, #7
  403718:	9227      	str	r2, [sp, #156]	; 0x9c
  40371a:	f8c8 0004 	str.w	r0, [r8, #4]
  40371e:	9326      	str	r3, [sp, #152]	; 0x98
  403720:	f300 818d 	bgt.w	403a3e <_svfprintf_r+0x12f2>
  403724:	f108 0808 	add.w	r8, r8, #8
  403728:	2900      	cmp	r1, #0
  40372a:	f2c0 8165 	blt.w	4039f8 <_svfprintf_r+0x12ac>
  40372e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403730:	f8c8 6000 	str.w	r6, [r8]
  403734:	3301      	adds	r3, #1
  403736:	188c      	adds	r4, r1, r2
  403738:	2b07      	cmp	r3, #7
  40373a:	9427      	str	r4, [sp, #156]	; 0x9c
  40373c:	9326      	str	r3, [sp, #152]	; 0x98
  40373e:	f8c8 1004 	str.w	r1, [r8, #4]
  403742:	f77f a9e1 	ble.w	402b08 <_svfprintf_r+0x3bc>
  403746:	e52c      	b.n	4031a2 <_svfprintf_r+0xa56>
  403748:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40374a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40374c:	6813      	ldr	r3, [r2, #0]
  40374e:	17cd      	asrs	r5, r1, #31
  403750:	4608      	mov	r0, r1
  403752:	3204      	adds	r2, #4
  403754:	4629      	mov	r1, r5
  403756:	920f      	str	r2, [sp, #60]	; 0x3c
  403758:	e9c3 0100 	strd	r0, r1, [r3]
  40375c:	f7ff b81d 	b.w	40279a <_svfprintf_r+0x4e>
  403760:	aa25      	add	r2, sp, #148	; 0x94
  403762:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403764:	980c      	ldr	r0, [sp, #48]	; 0x30
  403766:	f002 f959 	bl	405a1c <__ssprint_r>
  40376a:	2800      	cmp	r0, #0
  40376c:	f47f a8c0 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403770:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403772:	46c8      	mov	r8, r9
  403774:	e458      	b.n	403028 <_svfprintf_r+0x8dc>
  403776:	bf00      	nop
  403778:	00407250 	.word	0x00407250
  40377c:	0040723c 	.word	0x0040723c
  403780:	2140      	movs	r1, #64	; 0x40
  403782:	980c      	ldr	r0, [sp, #48]	; 0x30
  403784:	f001 fa0a 	bl	404b9c <_malloc_r>
  403788:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40378a:	6010      	str	r0, [r2, #0]
  40378c:	6110      	str	r0, [r2, #16]
  40378e:	2800      	cmp	r0, #0
  403790:	f000 81f2 	beq.w	403b78 <_svfprintf_r+0x142c>
  403794:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403796:	2340      	movs	r3, #64	; 0x40
  403798:	6153      	str	r3, [r2, #20]
  40379a:	f7fe bfee 	b.w	40277a <_svfprintf_r+0x2e>
  40379e:	a823      	add	r0, sp, #140	; 0x8c
  4037a0:	a920      	add	r1, sp, #128	; 0x80
  4037a2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4037a4:	9004      	str	r0, [sp, #16]
  4037a6:	9103      	str	r1, [sp, #12]
  4037a8:	a81f      	add	r0, sp, #124	; 0x7c
  4037aa:	2103      	movs	r1, #3
  4037ac:	9002      	str	r0, [sp, #8]
  4037ae:	9a08      	ldr	r2, [sp, #32]
  4037b0:	9401      	str	r4, [sp, #4]
  4037b2:	463b      	mov	r3, r7
  4037b4:	9100      	str	r1, [sp, #0]
  4037b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037b8:	f000 fa9a 	bl	403cf0 <_dtoa_r>
  4037bc:	4625      	mov	r5, r4
  4037be:	4606      	mov	r6, r0
  4037c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037c2:	2b46      	cmp	r3, #70	; 0x46
  4037c4:	eb06 0405 	add.w	r4, r6, r5
  4037c8:	f47f af29 	bne.w	40361e <_svfprintf_r+0xed2>
  4037cc:	7833      	ldrb	r3, [r6, #0]
  4037ce:	2b30      	cmp	r3, #48	; 0x30
  4037d0:	f000 8178 	beq.w	403ac4 <_svfprintf_r+0x1378>
  4037d4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4037d6:	442c      	add	r4, r5
  4037d8:	e721      	b.n	40361e <_svfprintf_r+0xed2>
  4037da:	aa25      	add	r2, sp, #148	; 0x94
  4037dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4037de:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037e0:	f002 f91c 	bl	405a1c <__ssprint_r>
  4037e4:	2800      	cmp	r0, #0
  4037e6:	f47f a883 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4037ea:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4037ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4037ee:	46c8      	mov	r8, r9
  4037f0:	e782      	b.n	4036f8 <_svfprintf_r+0xfac>
  4037f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037f4:	2b00      	cmp	r3, #0
  4037f6:	bf08      	it	eq
  4037f8:	2301      	moveq	r3, #1
  4037fa:	930a      	str	r3, [sp, #40]	; 0x28
  4037fc:	e6db      	b.n	4035b6 <_svfprintf_r+0xe6a>
  4037fe:	4630      	mov	r0, r6
  403800:	940a      	str	r4, [sp, #40]	; 0x28
  403802:	f002 f89d 	bl	405940 <strlen>
  403806:	950f      	str	r5, [sp, #60]	; 0x3c
  403808:	900e      	str	r0, [sp, #56]	; 0x38
  40380a:	f8cd b01c 	str.w	fp, [sp, #28]
  40380e:	4603      	mov	r3, r0
  403810:	f7ff b9f9 	b.w	402c06 <_svfprintf_r+0x4ba>
  403814:	272d      	movs	r7, #45	; 0x2d
  403816:	2300      	movs	r3, #0
  403818:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40381c:	930a      	str	r3, [sp, #40]	; 0x28
  40381e:	f7ff b8ae 	b.w	40297e <_svfprintf_r+0x232>
  403822:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403824:	9312      	str	r3, [sp, #72]	; 0x48
  403826:	461a      	mov	r2, r3
  403828:	3303      	adds	r3, #3
  40382a:	db04      	blt.n	403836 <_svfprintf_r+0x10ea>
  40382c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40382e:	4619      	mov	r1, r3
  403830:	4291      	cmp	r1, r2
  403832:	f6bf af17 	bge.w	403664 <_svfprintf_r+0xf18>
  403836:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403838:	3b02      	subs	r3, #2
  40383a:	9311      	str	r3, [sp, #68]	; 0x44
  40383c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403840:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403844:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403846:	3b01      	subs	r3, #1
  403848:	2b00      	cmp	r3, #0
  40384a:	931f      	str	r3, [sp, #124]	; 0x7c
  40384c:	bfbd      	ittte	lt
  40384e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403850:	f1c3 0301 	rsblt	r3, r3, #1
  403854:	222d      	movlt	r2, #45	; 0x2d
  403856:	222b      	movge	r2, #43	; 0x2b
  403858:	2b09      	cmp	r3, #9
  40385a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40385e:	f340 8116 	ble.w	403a8e <_svfprintf_r+0x1342>
  403862:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403866:	4620      	mov	r0, r4
  403868:	4dab      	ldr	r5, [pc, #684]	; (403b18 <_svfprintf_r+0x13cc>)
  40386a:	e000      	b.n	40386e <_svfprintf_r+0x1122>
  40386c:	4610      	mov	r0, r2
  40386e:	fb85 1203 	smull	r1, r2, r5, r3
  403872:	17d9      	asrs	r1, r3, #31
  403874:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403878:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40387c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403880:	3230      	adds	r2, #48	; 0x30
  403882:	2909      	cmp	r1, #9
  403884:	f800 2c01 	strb.w	r2, [r0, #-1]
  403888:	460b      	mov	r3, r1
  40388a:	f100 32ff 	add.w	r2, r0, #4294967295
  40388e:	dced      	bgt.n	40386c <_svfprintf_r+0x1120>
  403890:	3330      	adds	r3, #48	; 0x30
  403892:	3802      	subs	r0, #2
  403894:	b2d9      	uxtb	r1, r3
  403896:	4284      	cmp	r4, r0
  403898:	f802 1c01 	strb.w	r1, [r2, #-1]
  40389c:	f240 8165 	bls.w	403b6a <_svfprintf_r+0x141e>
  4038a0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4038a4:	4613      	mov	r3, r2
  4038a6:	e001      	b.n	4038ac <_svfprintf_r+0x1160>
  4038a8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4038ac:	f800 1b01 	strb.w	r1, [r0], #1
  4038b0:	42a3      	cmp	r3, r4
  4038b2:	d1f9      	bne.n	4038a8 <_svfprintf_r+0x115c>
  4038b4:	3301      	adds	r3, #1
  4038b6:	1a9b      	subs	r3, r3, r2
  4038b8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4038bc:	4413      	add	r3, r2
  4038be:	aa21      	add	r2, sp, #132	; 0x84
  4038c0:	1a9b      	subs	r3, r3, r2
  4038c2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4038c4:	931b      	str	r3, [sp, #108]	; 0x6c
  4038c6:	2a01      	cmp	r2, #1
  4038c8:	4413      	add	r3, r2
  4038ca:	930e      	str	r3, [sp, #56]	; 0x38
  4038cc:	f340 8119 	ble.w	403b02 <_svfprintf_r+0x13b6>
  4038d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4038d2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4038d4:	4413      	add	r3, r2
  4038d6:	930e      	str	r3, [sp, #56]	; 0x38
  4038d8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4038dc:	9308      	str	r3, [sp, #32]
  4038de:	2300      	movs	r3, #0
  4038e0:	9312      	str	r3, [sp, #72]	; 0x48
  4038e2:	e6cf      	b.n	403684 <_svfprintf_r+0xf38>
  4038e4:	aa25      	add	r2, sp, #148	; 0x94
  4038e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4038e8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038ea:	f002 f897 	bl	405a1c <__ssprint_r>
  4038ee:	2800      	cmp	r0, #0
  4038f0:	f47e affe 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  4038f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4038f6:	46c8      	mov	r8, r9
  4038f8:	e4d7      	b.n	4032aa <_svfprintf_r+0xb5e>
  4038fa:	4623      	mov	r3, r4
  4038fc:	e6a2      	b.n	403644 <_svfprintf_r+0xef8>
  4038fe:	aa25      	add	r2, sp, #148	; 0x94
  403900:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403902:	980c      	ldr	r0, [sp, #48]	; 0x30
  403904:	f002 f88a 	bl	405a1c <__ssprint_r>
  403908:	2800      	cmp	r0, #0
  40390a:	f47e aff1 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  40390e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403910:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403912:	46c8      	mov	r8, r9
  403914:	e5ae      	b.n	403474 <_svfprintf_r+0xd28>
  403916:	aa25      	add	r2, sp, #148	; 0x94
  403918:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40391a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40391c:	f002 f87e 	bl	405a1c <__ssprint_r>
  403920:	2800      	cmp	r0, #0
  403922:	f47e afe5 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403926:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403928:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40392a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40392c:	1a9a      	subs	r2, r3, r2
  40392e:	46c8      	mov	r8, r9
  403930:	e5b8      	b.n	4034a4 <_svfprintf_r+0xd58>
  403932:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403934:	9612      	str	r6, [sp, #72]	; 0x48
  403936:	2b06      	cmp	r3, #6
  403938:	bf28      	it	cs
  40393a:	2306      	movcs	r3, #6
  40393c:	960a      	str	r6, [sp, #40]	; 0x28
  40393e:	4637      	mov	r7, r6
  403940:	9308      	str	r3, [sp, #32]
  403942:	950f      	str	r5, [sp, #60]	; 0x3c
  403944:	f8cd b01c 	str.w	fp, [sp, #28]
  403948:	930e      	str	r3, [sp, #56]	; 0x38
  40394a:	4e74      	ldr	r6, [pc, #464]	; (403b1c <_svfprintf_r+0x13d0>)
  40394c:	f7ff b816 	b.w	40297c <_svfprintf_r+0x230>
  403950:	a823      	add	r0, sp, #140	; 0x8c
  403952:	a920      	add	r1, sp, #128	; 0x80
  403954:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403956:	9004      	str	r0, [sp, #16]
  403958:	9103      	str	r1, [sp, #12]
  40395a:	a81f      	add	r0, sp, #124	; 0x7c
  40395c:	2103      	movs	r1, #3
  40395e:	9002      	str	r0, [sp, #8]
  403960:	9a08      	ldr	r2, [sp, #32]
  403962:	9501      	str	r5, [sp, #4]
  403964:	463b      	mov	r3, r7
  403966:	9100      	str	r1, [sp, #0]
  403968:	980c      	ldr	r0, [sp, #48]	; 0x30
  40396a:	f000 f9c1 	bl	403cf0 <_dtoa_r>
  40396e:	4606      	mov	r6, r0
  403970:	1944      	adds	r4, r0, r5
  403972:	e72b      	b.n	4037cc <_svfprintf_r+0x1080>
  403974:	2306      	movs	r3, #6
  403976:	930a      	str	r3, [sp, #40]	; 0x28
  403978:	e61d      	b.n	4035b6 <_svfprintf_r+0xe6a>
  40397a:	272d      	movs	r7, #45	; 0x2d
  40397c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403980:	f7ff bacd 	b.w	402f1e <_svfprintf_r+0x7d2>
  403984:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403986:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403988:	4413      	add	r3, r2
  40398a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40398c:	930e      	str	r3, [sp, #56]	; 0x38
  40398e:	2a00      	cmp	r2, #0
  403990:	f340 80b0 	ble.w	403af4 <_svfprintf_r+0x13a8>
  403994:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403998:	9308      	str	r3, [sp, #32]
  40399a:	2367      	movs	r3, #103	; 0x67
  40399c:	9311      	str	r3, [sp, #68]	; 0x44
  40399e:	e671      	b.n	403684 <_svfprintf_r+0xf38>
  4039a0:	2b00      	cmp	r3, #0
  4039a2:	f340 80c3 	ble.w	403b2c <_svfprintf_r+0x13e0>
  4039a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4039a8:	2a00      	cmp	r2, #0
  4039aa:	f040 8099 	bne.w	403ae0 <_svfprintf_r+0x1394>
  4039ae:	f01b 0f01 	tst.w	fp, #1
  4039b2:	f040 8095 	bne.w	403ae0 <_svfprintf_r+0x1394>
  4039b6:	9308      	str	r3, [sp, #32]
  4039b8:	930e      	str	r3, [sp, #56]	; 0x38
  4039ba:	e663      	b.n	403684 <_svfprintf_r+0xf38>
  4039bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039be:	9308      	str	r3, [sp, #32]
  4039c0:	930e      	str	r3, [sp, #56]	; 0x38
  4039c2:	900a      	str	r0, [sp, #40]	; 0x28
  4039c4:	950f      	str	r5, [sp, #60]	; 0x3c
  4039c6:	f8cd b01c 	str.w	fp, [sp, #28]
  4039ca:	9012      	str	r0, [sp, #72]	; 0x48
  4039cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4039d0:	f7fe bfd4 	b.w	40297c <_svfprintf_r+0x230>
  4039d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4039d6:	2b47      	cmp	r3, #71	; 0x47
  4039d8:	f47f ae20 	bne.w	40361c <_svfprintf_r+0xed0>
  4039dc:	f01b 0f01 	tst.w	fp, #1
  4039e0:	f47f aeee 	bne.w	4037c0 <_svfprintf_r+0x1074>
  4039e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4039e6:	1b9b      	subs	r3, r3, r6
  4039e8:	9313      	str	r3, [sp, #76]	; 0x4c
  4039ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4039ec:	2b47      	cmp	r3, #71	; 0x47
  4039ee:	f43f af18 	beq.w	403822 <_svfprintf_r+0x10d6>
  4039f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4039f4:	9312      	str	r3, [sp, #72]	; 0x48
  4039f6:	e721      	b.n	40383c <_svfprintf_r+0x10f0>
  4039f8:	424f      	negs	r7, r1
  4039fa:	3110      	adds	r1, #16
  4039fc:	4d48      	ldr	r5, [pc, #288]	; (403b20 <_svfprintf_r+0x13d4>)
  4039fe:	da2f      	bge.n	403a60 <_svfprintf_r+0x1314>
  403a00:	2410      	movs	r4, #16
  403a02:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403a06:	e004      	b.n	403a12 <_svfprintf_r+0x12c6>
  403a08:	f108 0808 	add.w	r8, r8, #8
  403a0c:	3f10      	subs	r7, #16
  403a0e:	2f10      	cmp	r7, #16
  403a10:	dd26      	ble.n	403a60 <_svfprintf_r+0x1314>
  403a12:	3301      	adds	r3, #1
  403a14:	3210      	adds	r2, #16
  403a16:	2b07      	cmp	r3, #7
  403a18:	9227      	str	r2, [sp, #156]	; 0x9c
  403a1a:	9326      	str	r3, [sp, #152]	; 0x98
  403a1c:	f8c8 5000 	str.w	r5, [r8]
  403a20:	f8c8 4004 	str.w	r4, [r8, #4]
  403a24:	ddf0      	ble.n	403a08 <_svfprintf_r+0x12bc>
  403a26:	aa25      	add	r2, sp, #148	; 0x94
  403a28:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a2a:	4658      	mov	r0, fp
  403a2c:	f001 fff6 	bl	405a1c <__ssprint_r>
  403a30:	2800      	cmp	r0, #0
  403a32:	f47e af5d 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403a36:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403a38:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a3a:	46c8      	mov	r8, r9
  403a3c:	e7e6      	b.n	403a0c <_svfprintf_r+0x12c0>
  403a3e:	aa25      	add	r2, sp, #148	; 0x94
  403a40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a42:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a44:	f001 ffea 	bl	405a1c <__ssprint_r>
  403a48:	2800      	cmp	r0, #0
  403a4a:	f47e af51 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403a4e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403a50:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403a52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a54:	46c8      	mov	r8, r9
  403a56:	e667      	b.n	403728 <_svfprintf_r+0xfdc>
  403a58:	2000      	movs	r0, #0
  403a5a:	900a      	str	r0, [sp, #40]	; 0x28
  403a5c:	f7fe bed0 	b.w	402800 <_svfprintf_r+0xb4>
  403a60:	3301      	adds	r3, #1
  403a62:	443a      	add	r2, r7
  403a64:	2b07      	cmp	r3, #7
  403a66:	e888 00a0 	stmia.w	r8, {r5, r7}
  403a6a:	9227      	str	r2, [sp, #156]	; 0x9c
  403a6c:	9326      	str	r3, [sp, #152]	; 0x98
  403a6e:	f108 0808 	add.w	r8, r8, #8
  403a72:	f77f ae5c 	ble.w	40372e <_svfprintf_r+0xfe2>
  403a76:	aa25      	add	r2, sp, #148	; 0x94
  403a78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a7c:	f001 ffce 	bl	405a1c <__ssprint_r>
  403a80:	2800      	cmp	r0, #0
  403a82:	f47e af35 	bne.w	4028f0 <_svfprintf_r+0x1a4>
  403a86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403a88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a8a:	46c8      	mov	r8, r9
  403a8c:	e64f      	b.n	40372e <_svfprintf_r+0xfe2>
  403a8e:	3330      	adds	r3, #48	; 0x30
  403a90:	2230      	movs	r2, #48	; 0x30
  403a92:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403a96:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403a9a:	ab22      	add	r3, sp, #136	; 0x88
  403a9c:	e70f      	b.n	4038be <_svfprintf_r+0x1172>
  403a9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403aa0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403aa2:	4413      	add	r3, r2
  403aa4:	930e      	str	r3, [sp, #56]	; 0x38
  403aa6:	e775      	b.n	403994 <_svfprintf_r+0x1248>
  403aa8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403aaa:	e5cb      	b.n	403644 <_svfprintf_r+0xef8>
  403aac:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403aae:	4e1d      	ldr	r6, [pc, #116]	; (403b24 <_svfprintf_r+0x13d8>)
  403ab0:	2b00      	cmp	r3, #0
  403ab2:	bfb6      	itet	lt
  403ab4:	272d      	movlt	r7, #45	; 0x2d
  403ab6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403aba:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403abe:	4b1a      	ldr	r3, [pc, #104]	; (403b28 <_svfprintf_r+0x13dc>)
  403ac0:	f7ff ba2f 	b.w	402f22 <_svfprintf_r+0x7d6>
  403ac4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403ac6:	9808      	ldr	r0, [sp, #32]
  403ac8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403aca:	4639      	mov	r1, r7
  403acc:	f002 fc70 	bl	4063b0 <__aeabi_dcmpeq>
  403ad0:	2800      	cmp	r0, #0
  403ad2:	f47f ae7f 	bne.w	4037d4 <_svfprintf_r+0x1088>
  403ad6:	f1c5 0501 	rsb	r5, r5, #1
  403ada:	951f      	str	r5, [sp, #124]	; 0x7c
  403adc:	442c      	add	r4, r5
  403ade:	e59e      	b.n	40361e <_svfprintf_r+0xed2>
  403ae0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403ae2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403ae4:	4413      	add	r3, r2
  403ae6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403ae8:	441a      	add	r2, r3
  403aea:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403aee:	920e      	str	r2, [sp, #56]	; 0x38
  403af0:	9308      	str	r3, [sp, #32]
  403af2:	e5c7      	b.n	403684 <_svfprintf_r+0xf38>
  403af4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403af6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403af8:	f1c3 0301 	rsb	r3, r3, #1
  403afc:	441a      	add	r2, r3
  403afe:	4613      	mov	r3, r2
  403b00:	e7d0      	b.n	403aa4 <_svfprintf_r+0x1358>
  403b02:	f01b 0301 	ands.w	r3, fp, #1
  403b06:	9312      	str	r3, [sp, #72]	; 0x48
  403b08:	f47f aee2 	bne.w	4038d0 <_svfprintf_r+0x1184>
  403b0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403b0e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403b12:	9308      	str	r3, [sp, #32]
  403b14:	e5b6      	b.n	403684 <_svfprintf_r+0xf38>
  403b16:	bf00      	nop
  403b18:	66666667 	.word	0x66666667
  403b1c:	00407234 	.word	0x00407234
  403b20:	00407250 	.word	0x00407250
  403b24:	00407208 	.word	0x00407208
  403b28:	00407204 	.word	0x00407204
  403b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b2e:	b913      	cbnz	r3, 403b36 <_svfprintf_r+0x13ea>
  403b30:	f01b 0f01 	tst.w	fp, #1
  403b34:	d002      	beq.n	403b3c <_svfprintf_r+0x13f0>
  403b36:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403b38:	3301      	adds	r3, #1
  403b3a:	e7d4      	b.n	403ae6 <_svfprintf_r+0x139a>
  403b3c:	2301      	movs	r3, #1
  403b3e:	e73a      	b.n	4039b6 <_svfprintf_r+0x126a>
  403b40:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b42:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403b46:	6828      	ldr	r0, [r5, #0]
  403b48:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403b4c:	900a      	str	r0, [sp, #40]	; 0x28
  403b4e:	4628      	mov	r0, r5
  403b50:	3004      	adds	r0, #4
  403b52:	46a2      	mov	sl, r4
  403b54:	900f      	str	r0, [sp, #60]	; 0x3c
  403b56:	f7fe be51 	b.w	4027fc <_svfprintf_r+0xb0>
  403b5a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403b5e:	f7ff b867 	b.w	402c30 <_svfprintf_r+0x4e4>
  403b62:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403b66:	f7ff ba15 	b.w	402f94 <_svfprintf_r+0x848>
  403b6a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403b6e:	e6a6      	b.n	4038be <_svfprintf_r+0x1172>
  403b70:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403b74:	f7ff b8eb 	b.w	402d4e <_svfprintf_r+0x602>
  403b78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403b7a:	230c      	movs	r3, #12
  403b7c:	6013      	str	r3, [r2, #0]
  403b7e:	f04f 33ff 	mov.w	r3, #4294967295
  403b82:	9309      	str	r3, [sp, #36]	; 0x24
  403b84:	f7fe bebd 	b.w	402902 <_svfprintf_r+0x1b6>
  403b88:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403b8c:	f7ff b99a 	b.w	402ec4 <_svfprintf_r+0x778>
  403b90:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403b94:	f7ff b976 	b.w	402e84 <_svfprintf_r+0x738>
  403b98:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403b9c:	f7ff b959 	b.w	402e52 <_svfprintf_r+0x706>
  403ba0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403ba4:	f7ff b912 	b.w	402dcc <_svfprintf_r+0x680>

00403ba8 <register_fini>:
  403ba8:	4b02      	ldr	r3, [pc, #8]	; (403bb4 <register_fini+0xc>)
  403baa:	b113      	cbz	r3, 403bb2 <register_fini+0xa>
  403bac:	4802      	ldr	r0, [pc, #8]	; (403bb8 <register_fini+0x10>)
  403bae:	f000 b805 	b.w	403bbc <atexit>
  403bb2:	4770      	bx	lr
  403bb4:	00000000 	.word	0x00000000
  403bb8:	00404b45 	.word	0x00404b45

00403bbc <atexit>:
  403bbc:	2300      	movs	r3, #0
  403bbe:	4601      	mov	r1, r0
  403bc0:	461a      	mov	r2, r3
  403bc2:	4618      	mov	r0, r3
  403bc4:	f001 bfa8 	b.w	405b18 <__register_exitproc>

00403bc8 <quorem>:
  403bc8:	6902      	ldr	r2, [r0, #16]
  403bca:	690b      	ldr	r3, [r1, #16]
  403bcc:	4293      	cmp	r3, r2
  403bce:	f300 808d 	bgt.w	403cec <quorem+0x124>
  403bd2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403bd6:	f103 38ff 	add.w	r8, r3, #4294967295
  403bda:	f101 0714 	add.w	r7, r1, #20
  403bde:	f100 0b14 	add.w	fp, r0, #20
  403be2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403be6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403bea:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403bee:	b083      	sub	sp, #12
  403bf0:	3201      	adds	r2, #1
  403bf2:	fbb3 f9f2 	udiv	r9, r3, r2
  403bf6:	eb0b 0304 	add.w	r3, fp, r4
  403bfa:	9400      	str	r4, [sp, #0]
  403bfc:	eb07 0a04 	add.w	sl, r7, r4
  403c00:	9301      	str	r3, [sp, #4]
  403c02:	f1b9 0f00 	cmp.w	r9, #0
  403c06:	d039      	beq.n	403c7c <quorem+0xb4>
  403c08:	2500      	movs	r5, #0
  403c0a:	462e      	mov	r6, r5
  403c0c:	46bc      	mov	ip, r7
  403c0e:	46de      	mov	lr, fp
  403c10:	f85c 4b04 	ldr.w	r4, [ip], #4
  403c14:	f8de 3000 	ldr.w	r3, [lr]
  403c18:	b2a2      	uxth	r2, r4
  403c1a:	fb09 5502 	mla	r5, r9, r2, r5
  403c1e:	0c22      	lsrs	r2, r4, #16
  403c20:	0c2c      	lsrs	r4, r5, #16
  403c22:	fb09 4202 	mla	r2, r9, r2, r4
  403c26:	b2ad      	uxth	r5, r5
  403c28:	1b75      	subs	r5, r6, r5
  403c2a:	b296      	uxth	r6, r2
  403c2c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403c30:	fa15 f383 	uxtah	r3, r5, r3
  403c34:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403c38:	b29b      	uxth	r3, r3
  403c3a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403c3e:	45e2      	cmp	sl, ip
  403c40:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403c44:	f84e 3b04 	str.w	r3, [lr], #4
  403c48:	ea4f 4626 	mov.w	r6, r6, asr #16
  403c4c:	d2e0      	bcs.n	403c10 <quorem+0x48>
  403c4e:	9b00      	ldr	r3, [sp, #0]
  403c50:	f85b 3003 	ldr.w	r3, [fp, r3]
  403c54:	b993      	cbnz	r3, 403c7c <quorem+0xb4>
  403c56:	9c01      	ldr	r4, [sp, #4]
  403c58:	1f23      	subs	r3, r4, #4
  403c5a:	459b      	cmp	fp, r3
  403c5c:	d20c      	bcs.n	403c78 <quorem+0xb0>
  403c5e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403c62:	b94b      	cbnz	r3, 403c78 <quorem+0xb0>
  403c64:	f1a4 0308 	sub.w	r3, r4, #8
  403c68:	e002      	b.n	403c70 <quorem+0xa8>
  403c6a:	681a      	ldr	r2, [r3, #0]
  403c6c:	3b04      	subs	r3, #4
  403c6e:	b91a      	cbnz	r2, 403c78 <quorem+0xb0>
  403c70:	459b      	cmp	fp, r3
  403c72:	f108 38ff 	add.w	r8, r8, #4294967295
  403c76:	d3f8      	bcc.n	403c6a <quorem+0xa2>
  403c78:	f8c0 8010 	str.w	r8, [r0, #16]
  403c7c:	4604      	mov	r4, r0
  403c7e:	f001 fd33 	bl	4056e8 <__mcmp>
  403c82:	2800      	cmp	r0, #0
  403c84:	db2e      	blt.n	403ce4 <quorem+0x11c>
  403c86:	f109 0901 	add.w	r9, r9, #1
  403c8a:	465d      	mov	r5, fp
  403c8c:	2300      	movs	r3, #0
  403c8e:	f857 1b04 	ldr.w	r1, [r7], #4
  403c92:	6828      	ldr	r0, [r5, #0]
  403c94:	b28a      	uxth	r2, r1
  403c96:	1a9a      	subs	r2, r3, r2
  403c98:	0c0b      	lsrs	r3, r1, #16
  403c9a:	fa12 f280 	uxtah	r2, r2, r0
  403c9e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403ca2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403ca6:	b292      	uxth	r2, r2
  403ca8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403cac:	45ba      	cmp	sl, r7
  403cae:	f845 2b04 	str.w	r2, [r5], #4
  403cb2:	ea4f 4323 	mov.w	r3, r3, asr #16
  403cb6:	d2ea      	bcs.n	403c8e <quorem+0xc6>
  403cb8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403cbc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403cc0:	b982      	cbnz	r2, 403ce4 <quorem+0x11c>
  403cc2:	1f1a      	subs	r2, r3, #4
  403cc4:	4593      	cmp	fp, r2
  403cc6:	d20b      	bcs.n	403ce0 <quorem+0x118>
  403cc8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403ccc:	b942      	cbnz	r2, 403ce0 <quorem+0x118>
  403cce:	3b08      	subs	r3, #8
  403cd0:	e002      	b.n	403cd8 <quorem+0x110>
  403cd2:	681a      	ldr	r2, [r3, #0]
  403cd4:	3b04      	subs	r3, #4
  403cd6:	b91a      	cbnz	r2, 403ce0 <quorem+0x118>
  403cd8:	459b      	cmp	fp, r3
  403cda:	f108 38ff 	add.w	r8, r8, #4294967295
  403cde:	d3f8      	bcc.n	403cd2 <quorem+0x10a>
  403ce0:	f8c4 8010 	str.w	r8, [r4, #16]
  403ce4:	4648      	mov	r0, r9
  403ce6:	b003      	add	sp, #12
  403ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cec:	2000      	movs	r0, #0
  403cee:	4770      	bx	lr

00403cf0 <_dtoa_r>:
  403cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403cf4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403cf6:	b09b      	sub	sp, #108	; 0x6c
  403cf8:	4604      	mov	r4, r0
  403cfa:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403cfc:	4692      	mov	sl, r2
  403cfe:	469b      	mov	fp, r3
  403d00:	b141      	cbz	r1, 403d14 <_dtoa_r+0x24>
  403d02:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403d04:	604a      	str	r2, [r1, #4]
  403d06:	2301      	movs	r3, #1
  403d08:	4093      	lsls	r3, r2
  403d0a:	608b      	str	r3, [r1, #8]
  403d0c:	f001 fb14 	bl	405338 <_Bfree>
  403d10:	2300      	movs	r3, #0
  403d12:	6423      	str	r3, [r4, #64]	; 0x40
  403d14:	f1bb 0f00 	cmp.w	fp, #0
  403d18:	465d      	mov	r5, fp
  403d1a:	db35      	blt.n	403d88 <_dtoa_r+0x98>
  403d1c:	2300      	movs	r3, #0
  403d1e:	6033      	str	r3, [r6, #0]
  403d20:	4b9d      	ldr	r3, [pc, #628]	; (403f98 <_dtoa_r+0x2a8>)
  403d22:	43ab      	bics	r3, r5
  403d24:	d015      	beq.n	403d52 <_dtoa_r+0x62>
  403d26:	4650      	mov	r0, sl
  403d28:	4659      	mov	r1, fp
  403d2a:	2200      	movs	r2, #0
  403d2c:	2300      	movs	r3, #0
  403d2e:	f002 fb3f 	bl	4063b0 <__aeabi_dcmpeq>
  403d32:	4680      	mov	r8, r0
  403d34:	2800      	cmp	r0, #0
  403d36:	d02d      	beq.n	403d94 <_dtoa_r+0xa4>
  403d38:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403d3a:	2301      	movs	r3, #1
  403d3c:	6013      	str	r3, [r2, #0]
  403d3e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d40:	2b00      	cmp	r3, #0
  403d42:	f000 80bd 	beq.w	403ec0 <_dtoa_r+0x1d0>
  403d46:	4895      	ldr	r0, [pc, #596]	; (403f9c <_dtoa_r+0x2ac>)
  403d48:	6018      	str	r0, [r3, #0]
  403d4a:	3801      	subs	r0, #1
  403d4c:	b01b      	add	sp, #108	; 0x6c
  403d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d52:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403d54:	f242 730f 	movw	r3, #9999	; 0x270f
  403d58:	6013      	str	r3, [r2, #0]
  403d5a:	f1ba 0f00 	cmp.w	sl, #0
  403d5e:	d10d      	bne.n	403d7c <_dtoa_r+0x8c>
  403d60:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403d64:	b955      	cbnz	r5, 403d7c <_dtoa_r+0x8c>
  403d66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d68:	488d      	ldr	r0, [pc, #564]	; (403fa0 <_dtoa_r+0x2b0>)
  403d6a:	2b00      	cmp	r3, #0
  403d6c:	d0ee      	beq.n	403d4c <_dtoa_r+0x5c>
  403d6e:	f100 0308 	add.w	r3, r0, #8
  403d72:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403d74:	6013      	str	r3, [r2, #0]
  403d76:	b01b      	add	sp, #108	; 0x6c
  403d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d7e:	4889      	ldr	r0, [pc, #548]	; (403fa4 <_dtoa_r+0x2b4>)
  403d80:	2b00      	cmp	r3, #0
  403d82:	d0e3      	beq.n	403d4c <_dtoa_r+0x5c>
  403d84:	1cc3      	adds	r3, r0, #3
  403d86:	e7f4      	b.n	403d72 <_dtoa_r+0x82>
  403d88:	2301      	movs	r3, #1
  403d8a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403d8e:	6033      	str	r3, [r6, #0]
  403d90:	46ab      	mov	fp, r5
  403d92:	e7c5      	b.n	403d20 <_dtoa_r+0x30>
  403d94:	aa18      	add	r2, sp, #96	; 0x60
  403d96:	ab19      	add	r3, sp, #100	; 0x64
  403d98:	9201      	str	r2, [sp, #4]
  403d9a:	9300      	str	r3, [sp, #0]
  403d9c:	4652      	mov	r2, sl
  403d9e:	465b      	mov	r3, fp
  403da0:	4620      	mov	r0, r4
  403da2:	f001 fd41 	bl	405828 <__d2b>
  403da6:	0d2b      	lsrs	r3, r5, #20
  403da8:	4681      	mov	r9, r0
  403daa:	d071      	beq.n	403e90 <_dtoa_r+0x1a0>
  403dac:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403db0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403db4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403db6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403dba:	4650      	mov	r0, sl
  403dbc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403dc0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403dc4:	2200      	movs	r2, #0
  403dc6:	4b78      	ldr	r3, [pc, #480]	; (403fa8 <_dtoa_r+0x2b8>)
  403dc8:	f7fe f80e 	bl	401de8 <__aeabi_dsub>
  403dcc:	a36c      	add	r3, pc, #432	; (adr r3, 403f80 <_dtoa_r+0x290>)
  403dce:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dd2:	f7fe f9bd 	bl	402150 <__aeabi_dmul>
  403dd6:	a36c      	add	r3, pc, #432	; (adr r3, 403f88 <_dtoa_r+0x298>)
  403dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ddc:	f7fe f806 	bl	401dec <__adddf3>
  403de0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403de4:	4630      	mov	r0, r6
  403de6:	f7fe f94d 	bl	402084 <__aeabi_i2d>
  403dea:	a369      	add	r3, pc, #420	; (adr r3, 403f90 <_dtoa_r+0x2a0>)
  403dec:	e9d3 2300 	ldrd	r2, r3, [r3]
  403df0:	f7fe f9ae 	bl	402150 <__aeabi_dmul>
  403df4:	4602      	mov	r2, r0
  403df6:	460b      	mov	r3, r1
  403df8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403dfc:	f7fd fff6 	bl	401dec <__adddf3>
  403e00:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403e04:	f002 fb1c 	bl	406440 <__aeabi_d2iz>
  403e08:	2200      	movs	r2, #0
  403e0a:	9002      	str	r0, [sp, #8]
  403e0c:	2300      	movs	r3, #0
  403e0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403e12:	f002 fad7 	bl	4063c4 <__aeabi_dcmplt>
  403e16:	2800      	cmp	r0, #0
  403e18:	f040 8173 	bne.w	404102 <_dtoa_r+0x412>
  403e1c:	9d02      	ldr	r5, [sp, #8]
  403e1e:	2d16      	cmp	r5, #22
  403e20:	f200 815d 	bhi.w	4040de <_dtoa_r+0x3ee>
  403e24:	4b61      	ldr	r3, [pc, #388]	; (403fac <_dtoa_r+0x2bc>)
  403e26:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403e2a:	e9d3 0100 	ldrd	r0, r1, [r3]
  403e2e:	4652      	mov	r2, sl
  403e30:	465b      	mov	r3, fp
  403e32:	f002 fae5 	bl	406400 <__aeabi_dcmpgt>
  403e36:	2800      	cmp	r0, #0
  403e38:	f000 81c5 	beq.w	4041c6 <_dtoa_r+0x4d6>
  403e3c:	1e6b      	subs	r3, r5, #1
  403e3e:	9302      	str	r3, [sp, #8]
  403e40:	2300      	movs	r3, #0
  403e42:	930e      	str	r3, [sp, #56]	; 0x38
  403e44:	1bbf      	subs	r7, r7, r6
  403e46:	1e7b      	subs	r3, r7, #1
  403e48:	9306      	str	r3, [sp, #24]
  403e4a:	f100 8154 	bmi.w	4040f6 <_dtoa_r+0x406>
  403e4e:	2300      	movs	r3, #0
  403e50:	9308      	str	r3, [sp, #32]
  403e52:	9b02      	ldr	r3, [sp, #8]
  403e54:	2b00      	cmp	r3, #0
  403e56:	f2c0 8145 	blt.w	4040e4 <_dtoa_r+0x3f4>
  403e5a:	9a06      	ldr	r2, [sp, #24]
  403e5c:	930d      	str	r3, [sp, #52]	; 0x34
  403e5e:	4611      	mov	r1, r2
  403e60:	4419      	add	r1, r3
  403e62:	2300      	movs	r3, #0
  403e64:	9106      	str	r1, [sp, #24]
  403e66:	930c      	str	r3, [sp, #48]	; 0x30
  403e68:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e6a:	2b09      	cmp	r3, #9
  403e6c:	d82a      	bhi.n	403ec4 <_dtoa_r+0x1d4>
  403e6e:	2b05      	cmp	r3, #5
  403e70:	f340 865b 	ble.w	404b2a <_dtoa_r+0xe3a>
  403e74:	3b04      	subs	r3, #4
  403e76:	9324      	str	r3, [sp, #144]	; 0x90
  403e78:	2500      	movs	r5, #0
  403e7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e7c:	3b02      	subs	r3, #2
  403e7e:	2b03      	cmp	r3, #3
  403e80:	f200 8642 	bhi.w	404b08 <_dtoa_r+0xe18>
  403e84:	e8df f013 	tbh	[pc, r3, lsl #1]
  403e88:	02c903d4 	.word	0x02c903d4
  403e8c:	046103df 	.word	0x046103df
  403e90:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403e92:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403e94:	443e      	add	r6, r7
  403e96:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403e9a:	2b20      	cmp	r3, #32
  403e9c:	f340 818e 	ble.w	4041bc <_dtoa_r+0x4cc>
  403ea0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403ea4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403ea8:	409d      	lsls	r5, r3
  403eaa:	fa2a f000 	lsr.w	r0, sl, r0
  403eae:	4328      	orrs	r0, r5
  403eb0:	f7fe f8d8 	bl	402064 <__aeabi_ui2d>
  403eb4:	2301      	movs	r3, #1
  403eb6:	3e01      	subs	r6, #1
  403eb8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403ebc:	9314      	str	r3, [sp, #80]	; 0x50
  403ebe:	e781      	b.n	403dc4 <_dtoa_r+0xd4>
  403ec0:	483b      	ldr	r0, [pc, #236]	; (403fb0 <_dtoa_r+0x2c0>)
  403ec2:	e743      	b.n	403d4c <_dtoa_r+0x5c>
  403ec4:	2100      	movs	r1, #0
  403ec6:	6461      	str	r1, [r4, #68]	; 0x44
  403ec8:	4620      	mov	r0, r4
  403eca:	9125      	str	r1, [sp, #148]	; 0x94
  403ecc:	f001 fa0e 	bl	4052ec <_Balloc>
  403ed0:	f04f 33ff 	mov.w	r3, #4294967295
  403ed4:	930a      	str	r3, [sp, #40]	; 0x28
  403ed6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403ed8:	930f      	str	r3, [sp, #60]	; 0x3c
  403eda:	2301      	movs	r3, #1
  403edc:	9004      	str	r0, [sp, #16]
  403ede:	6420      	str	r0, [r4, #64]	; 0x40
  403ee0:	9224      	str	r2, [sp, #144]	; 0x90
  403ee2:	930b      	str	r3, [sp, #44]	; 0x2c
  403ee4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403ee6:	2b00      	cmp	r3, #0
  403ee8:	f2c0 80d9 	blt.w	40409e <_dtoa_r+0x3ae>
  403eec:	9a02      	ldr	r2, [sp, #8]
  403eee:	2a0e      	cmp	r2, #14
  403ef0:	f300 80d5 	bgt.w	40409e <_dtoa_r+0x3ae>
  403ef4:	4b2d      	ldr	r3, [pc, #180]	; (403fac <_dtoa_r+0x2bc>)
  403ef6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403efa:	e9d3 2300 	ldrd	r2, r3, [r3]
  403efe:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403f02:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403f04:	2b00      	cmp	r3, #0
  403f06:	f2c0 83ba 	blt.w	40467e <_dtoa_r+0x98e>
  403f0a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403f0e:	4650      	mov	r0, sl
  403f10:	462a      	mov	r2, r5
  403f12:	4633      	mov	r3, r6
  403f14:	4659      	mov	r1, fp
  403f16:	f7fe fa45 	bl	4023a4 <__aeabi_ddiv>
  403f1a:	f002 fa91 	bl	406440 <__aeabi_d2iz>
  403f1e:	4680      	mov	r8, r0
  403f20:	f7fe f8b0 	bl	402084 <__aeabi_i2d>
  403f24:	462a      	mov	r2, r5
  403f26:	4633      	mov	r3, r6
  403f28:	f7fe f912 	bl	402150 <__aeabi_dmul>
  403f2c:	460b      	mov	r3, r1
  403f2e:	4602      	mov	r2, r0
  403f30:	4659      	mov	r1, fp
  403f32:	4650      	mov	r0, sl
  403f34:	f7fd ff58 	bl	401de8 <__aeabi_dsub>
  403f38:	9d04      	ldr	r5, [sp, #16]
  403f3a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403f3e:	702b      	strb	r3, [r5, #0]
  403f40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f42:	2b01      	cmp	r3, #1
  403f44:	4606      	mov	r6, r0
  403f46:	460f      	mov	r7, r1
  403f48:	f105 0501 	add.w	r5, r5, #1
  403f4c:	d068      	beq.n	404020 <_dtoa_r+0x330>
  403f4e:	2200      	movs	r2, #0
  403f50:	4b18      	ldr	r3, [pc, #96]	; (403fb4 <_dtoa_r+0x2c4>)
  403f52:	f7fe f8fd 	bl	402150 <__aeabi_dmul>
  403f56:	2200      	movs	r2, #0
  403f58:	2300      	movs	r3, #0
  403f5a:	4606      	mov	r6, r0
  403f5c:	460f      	mov	r7, r1
  403f5e:	f002 fa27 	bl	4063b0 <__aeabi_dcmpeq>
  403f62:	2800      	cmp	r0, #0
  403f64:	f040 8088 	bne.w	404078 <_dtoa_r+0x388>
  403f68:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403f6c:	f04f 0a00 	mov.w	sl, #0
  403f70:	f8df b040 	ldr.w	fp, [pc, #64]	; 403fb4 <_dtoa_r+0x2c4>
  403f74:	940c      	str	r4, [sp, #48]	; 0x30
  403f76:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403f7a:	e028      	b.n	403fce <_dtoa_r+0x2de>
  403f7c:	f3af 8000 	nop.w
  403f80:	636f4361 	.word	0x636f4361
  403f84:	3fd287a7 	.word	0x3fd287a7
  403f88:	8b60c8b3 	.word	0x8b60c8b3
  403f8c:	3fc68a28 	.word	0x3fc68a28
  403f90:	509f79fb 	.word	0x509f79fb
  403f94:	3fd34413 	.word	0x3fd34413
  403f98:	7ff00000 	.word	0x7ff00000
  403f9c:	0040723d 	.word	0x0040723d
  403fa0:	00407260 	.word	0x00407260
  403fa4:	0040726c 	.word	0x0040726c
  403fa8:	3ff80000 	.word	0x3ff80000
  403fac:	00407298 	.word	0x00407298
  403fb0:	0040723c 	.word	0x0040723c
  403fb4:	40240000 	.word	0x40240000
  403fb8:	f7fe f8ca 	bl	402150 <__aeabi_dmul>
  403fbc:	2200      	movs	r2, #0
  403fbe:	2300      	movs	r3, #0
  403fc0:	4606      	mov	r6, r0
  403fc2:	460f      	mov	r7, r1
  403fc4:	f002 f9f4 	bl	4063b0 <__aeabi_dcmpeq>
  403fc8:	2800      	cmp	r0, #0
  403fca:	f040 83c1 	bne.w	404750 <_dtoa_r+0xa60>
  403fce:	4642      	mov	r2, r8
  403fd0:	464b      	mov	r3, r9
  403fd2:	4630      	mov	r0, r6
  403fd4:	4639      	mov	r1, r7
  403fd6:	f7fe f9e5 	bl	4023a4 <__aeabi_ddiv>
  403fda:	f002 fa31 	bl	406440 <__aeabi_d2iz>
  403fde:	4604      	mov	r4, r0
  403fe0:	f7fe f850 	bl	402084 <__aeabi_i2d>
  403fe4:	4642      	mov	r2, r8
  403fe6:	464b      	mov	r3, r9
  403fe8:	f7fe f8b2 	bl	402150 <__aeabi_dmul>
  403fec:	4602      	mov	r2, r0
  403fee:	460b      	mov	r3, r1
  403ff0:	4630      	mov	r0, r6
  403ff2:	4639      	mov	r1, r7
  403ff4:	f7fd fef8 	bl	401de8 <__aeabi_dsub>
  403ff8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403ffc:	9e04      	ldr	r6, [sp, #16]
  403ffe:	f805 eb01 	strb.w	lr, [r5], #1
  404002:	eba5 0e06 	sub.w	lr, r5, r6
  404006:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404008:	45b6      	cmp	lr, r6
  40400a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40400e:	4652      	mov	r2, sl
  404010:	465b      	mov	r3, fp
  404012:	d1d1      	bne.n	403fb8 <_dtoa_r+0x2c8>
  404014:	46a0      	mov	r8, r4
  404016:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40401a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40401c:	4606      	mov	r6, r0
  40401e:	460f      	mov	r7, r1
  404020:	4632      	mov	r2, r6
  404022:	463b      	mov	r3, r7
  404024:	4630      	mov	r0, r6
  404026:	4639      	mov	r1, r7
  404028:	f7fd fee0 	bl	401dec <__adddf3>
  40402c:	4606      	mov	r6, r0
  40402e:	460f      	mov	r7, r1
  404030:	4602      	mov	r2, r0
  404032:	460b      	mov	r3, r1
  404034:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404038:	f002 f9c4 	bl	4063c4 <__aeabi_dcmplt>
  40403c:	b948      	cbnz	r0, 404052 <_dtoa_r+0x362>
  40403e:	4632      	mov	r2, r6
  404040:	463b      	mov	r3, r7
  404042:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404046:	f002 f9b3 	bl	4063b0 <__aeabi_dcmpeq>
  40404a:	b1a8      	cbz	r0, 404078 <_dtoa_r+0x388>
  40404c:	f018 0f01 	tst.w	r8, #1
  404050:	d012      	beq.n	404078 <_dtoa_r+0x388>
  404052:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404056:	9a04      	ldr	r2, [sp, #16]
  404058:	1e6b      	subs	r3, r5, #1
  40405a:	e004      	b.n	404066 <_dtoa_r+0x376>
  40405c:	429a      	cmp	r2, r3
  40405e:	f000 8401 	beq.w	404864 <_dtoa_r+0xb74>
  404062:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404066:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40406a:	f103 0501 	add.w	r5, r3, #1
  40406e:	d0f5      	beq.n	40405c <_dtoa_r+0x36c>
  404070:	f108 0801 	add.w	r8, r8, #1
  404074:	f883 8000 	strb.w	r8, [r3]
  404078:	4649      	mov	r1, r9
  40407a:	4620      	mov	r0, r4
  40407c:	f001 f95c 	bl	405338 <_Bfree>
  404080:	2200      	movs	r2, #0
  404082:	9b02      	ldr	r3, [sp, #8]
  404084:	702a      	strb	r2, [r5, #0]
  404086:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404088:	3301      	adds	r3, #1
  40408a:	6013      	str	r3, [r2, #0]
  40408c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40408e:	2b00      	cmp	r3, #0
  404090:	f000 839e 	beq.w	4047d0 <_dtoa_r+0xae0>
  404094:	9804      	ldr	r0, [sp, #16]
  404096:	601d      	str	r5, [r3, #0]
  404098:	b01b      	add	sp, #108	; 0x6c
  40409a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40409e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4040a0:	2a00      	cmp	r2, #0
  4040a2:	d03e      	beq.n	404122 <_dtoa_r+0x432>
  4040a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4040a6:	2a01      	cmp	r2, #1
  4040a8:	f340 8311 	ble.w	4046ce <_dtoa_r+0x9de>
  4040ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4040b0:	1e5f      	subs	r7, r3, #1
  4040b2:	42ba      	cmp	r2, r7
  4040b4:	f2c0 838f 	blt.w	4047d6 <_dtoa_r+0xae6>
  4040b8:	1bd7      	subs	r7, r2, r7
  4040ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040bc:	2b00      	cmp	r3, #0
  4040be:	f2c0 848b 	blt.w	4049d8 <_dtoa_r+0xce8>
  4040c2:	9d08      	ldr	r5, [sp, #32]
  4040c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040c6:	9a08      	ldr	r2, [sp, #32]
  4040c8:	441a      	add	r2, r3
  4040ca:	9208      	str	r2, [sp, #32]
  4040cc:	9a06      	ldr	r2, [sp, #24]
  4040ce:	2101      	movs	r1, #1
  4040d0:	441a      	add	r2, r3
  4040d2:	4620      	mov	r0, r4
  4040d4:	9206      	str	r2, [sp, #24]
  4040d6:	f001 f9c9 	bl	40546c <__i2b>
  4040da:	4606      	mov	r6, r0
  4040dc:	e024      	b.n	404128 <_dtoa_r+0x438>
  4040de:	2301      	movs	r3, #1
  4040e0:	930e      	str	r3, [sp, #56]	; 0x38
  4040e2:	e6af      	b.n	403e44 <_dtoa_r+0x154>
  4040e4:	9a08      	ldr	r2, [sp, #32]
  4040e6:	9b02      	ldr	r3, [sp, #8]
  4040e8:	1ad2      	subs	r2, r2, r3
  4040ea:	425b      	negs	r3, r3
  4040ec:	930c      	str	r3, [sp, #48]	; 0x30
  4040ee:	2300      	movs	r3, #0
  4040f0:	9208      	str	r2, [sp, #32]
  4040f2:	930d      	str	r3, [sp, #52]	; 0x34
  4040f4:	e6b8      	b.n	403e68 <_dtoa_r+0x178>
  4040f6:	f1c7 0301 	rsb	r3, r7, #1
  4040fa:	9308      	str	r3, [sp, #32]
  4040fc:	2300      	movs	r3, #0
  4040fe:	9306      	str	r3, [sp, #24]
  404100:	e6a7      	b.n	403e52 <_dtoa_r+0x162>
  404102:	9d02      	ldr	r5, [sp, #8]
  404104:	4628      	mov	r0, r5
  404106:	f7fd ffbd 	bl	402084 <__aeabi_i2d>
  40410a:	4602      	mov	r2, r0
  40410c:	460b      	mov	r3, r1
  40410e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404112:	f002 f94d 	bl	4063b0 <__aeabi_dcmpeq>
  404116:	2800      	cmp	r0, #0
  404118:	f47f ae80 	bne.w	403e1c <_dtoa_r+0x12c>
  40411c:	1e6b      	subs	r3, r5, #1
  40411e:	9302      	str	r3, [sp, #8]
  404120:	e67c      	b.n	403e1c <_dtoa_r+0x12c>
  404122:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404124:	9d08      	ldr	r5, [sp, #32]
  404126:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  404128:	2d00      	cmp	r5, #0
  40412a:	dd0c      	ble.n	404146 <_dtoa_r+0x456>
  40412c:	9906      	ldr	r1, [sp, #24]
  40412e:	2900      	cmp	r1, #0
  404130:	460b      	mov	r3, r1
  404132:	dd08      	ble.n	404146 <_dtoa_r+0x456>
  404134:	42a9      	cmp	r1, r5
  404136:	9a08      	ldr	r2, [sp, #32]
  404138:	bfa8      	it	ge
  40413a:	462b      	movge	r3, r5
  40413c:	1ad2      	subs	r2, r2, r3
  40413e:	1aed      	subs	r5, r5, r3
  404140:	1acb      	subs	r3, r1, r3
  404142:	9208      	str	r2, [sp, #32]
  404144:	9306      	str	r3, [sp, #24]
  404146:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404148:	b1d3      	cbz	r3, 404180 <_dtoa_r+0x490>
  40414a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40414c:	2b00      	cmp	r3, #0
  40414e:	f000 82b7 	beq.w	4046c0 <_dtoa_r+0x9d0>
  404152:	2f00      	cmp	r7, #0
  404154:	dd10      	ble.n	404178 <_dtoa_r+0x488>
  404156:	4631      	mov	r1, r6
  404158:	463a      	mov	r2, r7
  40415a:	4620      	mov	r0, r4
  40415c:	f001 fa22 	bl	4055a4 <__pow5mult>
  404160:	464a      	mov	r2, r9
  404162:	4601      	mov	r1, r0
  404164:	4606      	mov	r6, r0
  404166:	4620      	mov	r0, r4
  404168:	f001 f98a 	bl	405480 <__multiply>
  40416c:	4649      	mov	r1, r9
  40416e:	4680      	mov	r8, r0
  404170:	4620      	mov	r0, r4
  404172:	f001 f8e1 	bl	405338 <_Bfree>
  404176:	46c1      	mov	r9, r8
  404178:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40417a:	1bda      	subs	r2, r3, r7
  40417c:	f040 82a1 	bne.w	4046c2 <_dtoa_r+0x9d2>
  404180:	2101      	movs	r1, #1
  404182:	4620      	mov	r0, r4
  404184:	f001 f972 	bl	40546c <__i2b>
  404188:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40418a:	2b00      	cmp	r3, #0
  40418c:	4680      	mov	r8, r0
  40418e:	dd1c      	ble.n	4041ca <_dtoa_r+0x4da>
  404190:	4601      	mov	r1, r0
  404192:	461a      	mov	r2, r3
  404194:	4620      	mov	r0, r4
  404196:	f001 fa05 	bl	4055a4 <__pow5mult>
  40419a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40419c:	2b01      	cmp	r3, #1
  40419e:	4680      	mov	r8, r0
  4041a0:	f340 8254 	ble.w	40464c <_dtoa_r+0x95c>
  4041a4:	2300      	movs	r3, #0
  4041a6:	930c      	str	r3, [sp, #48]	; 0x30
  4041a8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4041ac:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4041b0:	6918      	ldr	r0, [r3, #16]
  4041b2:	f001 f90b 	bl	4053cc <__hi0bits>
  4041b6:	f1c0 0020 	rsb	r0, r0, #32
  4041ba:	e010      	b.n	4041de <_dtoa_r+0x4ee>
  4041bc:	f1c3 0520 	rsb	r5, r3, #32
  4041c0:	fa0a f005 	lsl.w	r0, sl, r5
  4041c4:	e674      	b.n	403eb0 <_dtoa_r+0x1c0>
  4041c6:	900e      	str	r0, [sp, #56]	; 0x38
  4041c8:	e63c      	b.n	403e44 <_dtoa_r+0x154>
  4041ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4041cc:	2b01      	cmp	r3, #1
  4041ce:	f340 8287 	ble.w	4046e0 <_dtoa_r+0x9f0>
  4041d2:	2300      	movs	r3, #0
  4041d4:	930c      	str	r3, [sp, #48]	; 0x30
  4041d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4041d8:	2001      	movs	r0, #1
  4041da:	2b00      	cmp	r3, #0
  4041dc:	d1e4      	bne.n	4041a8 <_dtoa_r+0x4b8>
  4041de:	9a06      	ldr	r2, [sp, #24]
  4041e0:	4410      	add	r0, r2
  4041e2:	f010 001f 	ands.w	r0, r0, #31
  4041e6:	f000 80a1 	beq.w	40432c <_dtoa_r+0x63c>
  4041ea:	f1c0 0320 	rsb	r3, r0, #32
  4041ee:	2b04      	cmp	r3, #4
  4041f0:	f340 849e 	ble.w	404b30 <_dtoa_r+0xe40>
  4041f4:	9b08      	ldr	r3, [sp, #32]
  4041f6:	f1c0 001c 	rsb	r0, r0, #28
  4041fa:	4403      	add	r3, r0
  4041fc:	9308      	str	r3, [sp, #32]
  4041fe:	4613      	mov	r3, r2
  404200:	4403      	add	r3, r0
  404202:	4405      	add	r5, r0
  404204:	9306      	str	r3, [sp, #24]
  404206:	9b08      	ldr	r3, [sp, #32]
  404208:	2b00      	cmp	r3, #0
  40420a:	dd05      	ble.n	404218 <_dtoa_r+0x528>
  40420c:	4649      	mov	r1, r9
  40420e:	461a      	mov	r2, r3
  404210:	4620      	mov	r0, r4
  404212:	f001 fa17 	bl	405644 <__lshift>
  404216:	4681      	mov	r9, r0
  404218:	9b06      	ldr	r3, [sp, #24]
  40421a:	2b00      	cmp	r3, #0
  40421c:	dd05      	ble.n	40422a <_dtoa_r+0x53a>
  40421e:	4641      	mov	r1, r8
  404220:	461a      	mov	r2, r3
  404222:	4620      	mov	r0, r4
  404224:	f001 fa0e 	bl	405644 <__lshift>
  404228:	4680      	mov	r8, r0
  40422a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40422c:	2b00      	cmp	r3, #0
  40422e:	f040 8086 	bne.w	40433e <_dtoa_r+0x64e>
  404232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404234:	2b00      	cmp	r3, #0
  404236:	f340 8266 	ble.w	404706 <_dtoa_r+0xa16>
  40423a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40423c:	2b00      	cmp	r3, #0
  40423e:	f000 8098 	beq.w	404372 <_dtoa_r+0x682>
  404242:	2d00      	cmp	r5, #0
  404244:	dd05      	ble.n	404252 <_dtoa_r+0x562>
  404246:	4631      	mov	r1, r6
  404248:	462a      	mov	r2, r5
  40424a:	4620      	mov	r0, r4
  40424c:	f001 f9fa 	bl	405644 <__lshift>
  404250:	4606      	mov	r6, r0
  404252:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404254:	2b00      	cmp	r3, #0
  404256:	f040 8337 	bne.w	4048c8 <_dtoa_r+0xbd8>
  40425a:	9606      	str	r6, [sp, #24]
  40425c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40425e:	9a04      	ldr	r2, [sp, #16]
  404260:	f8dd b018 	ldr.w	fp, [sp, #24]
  404264:	3b01      	subs	r3, #1
  404266:	18d3      	adds	r3, r2, r3
  404268:	930b      	str	r3, [sp, #44]	; 0x2c
  40426a:	f00a 0301 	and.w	r3, sl, #1
  40426e:	930c      	str	r3, [sp, #48]	; 0x30
  404270:	4617      	mov	r7, r2
  404272:	46c2      	mov	sl, r8
  404274:	4651      	mov	r1, sl
  404276:	4648      	mov	r0, r9
  404278:	f7ff fca6 	bl	403bc8 <quorem>
  40427c:	4631      	mov	r1, r6
  40427e:	4605      	mov	r5, r0
  404280:	4648      	mov	r0, r9
  404282:	f001 fa31 	bl	4056e8 <__mcmp>
  404286:	465a      	mov	r2, fp
  404288:	900a      	str	r0, [sp, #40]	; 0x28
  40428a:	4651      	mov	r1, sl
  40428c:	4620      	mov	r0, r4
  40428e:	f001 fa47 	bl	405720 <__mdiff>
  404292:	68c2      	ldr	r2, [r0, #12]
  404294:	4680      	mov	r8, r0
  404296:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40429a:	2a00      	cmp	r2, #0
  40429c:	f040 822b 	bne.w	4046f6 <_dtoa_r+0xa06>
  4042a0:	4601      	mov	r1, r0
  4042a2:	4648      	mov	r0, r9
  4042a4:	9308      	str	r3, [sp, #32]
  4042a6:	f001 fa1f 	bl	4056e8 <__mcmp>
  4042aa:	4641      	mov	r1, r8
  4042ac:	9006      	str	r0, [sp, #24]
  4042ae:	4620      	mov	r0, r4
  4042b0:	f001 f842 	bl	405338 <_Bfree>
  4042b4:	9a06      	ldr	r2, [sp, #24]
  4042b6:	9b08      	ldr	r3, [sp, #32]
  4042b8:	b932      	cbnz	r2, 4042c8 <_dtoa_r+0x5d8>
  4042ba:	9924      	ldr	r1, [sp, #144]	; 0x90
  4042bc:	b921      	cbnz	r1, 4042c8 <_dtoa_r+0x5d8>
  4042be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4042c0:	2a00      	cmp	r2, #0
  4042c2:	f000 83ef 	beq.w	404aa4 <_dtoa_r+0xdb4>
  4042c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4042c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4042ca:	2900      	cmp	r1, #0
  4042cc:	f2c0 829f 	blt.w	40480e <_dtoa_r+0xb1e>
  4042d0:	d105      	bne.n	4042de <_dtoa_r+0x5ee>
  4042d2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4042d4:	b919      	cbnz	r1, 4042de <_dtoa_r+0x5ee>
  4042d6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4042d8:	2900      	cmp	r1, #0
  4042da:	f000 8298 	beq.w	40480e <_dtoa_r+0xb1e>
  4042de:	2a00      	cmp	r2, #0
  4042e0:	f300 8306 	bgt.w	4048f0 <_dtoa_r+0xc00>
  4042e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4042e6:	703b      	strb	r3, [r7, #0]
  4042e8:	f107 0801 	add.w	r8, r7, #1
  4042ec:	4297      	cmp	r7, r2
  4042ee:	4645      	mov	r5, r8
  4042f0:	f000 830c 	beq.w	40490c <_dtoa_r+0xc1c>
  4042f4:	4649      	mov	r1, r9
  4042f6:	2300      	movs	r3, #0
  4042f8:	220a      	movs	r2, #10
  4042fa:	4620      	mov	r0, r4
  4042fc:	f001 f826 	bl	40534c <__multadd>
  404300:	455e      	cmp	r6, fp
  404302:	4681      	mov	r9, r0
  404304:	4631      	mov	r1, r6
  404306:	f04f 0300 	mov.w	r3, #0
  40430a:	f04f 020a 	mov.w	r2, #10
  40430e:	4620      	mov	r0, r4
  404310:	f000 81eb 	beq.w	4046ea <_dtoa_r+0x9fa>
  404314:	f001 f81a 	bl	40534c <__multadd>
  404318:	4659      	mov	r1, fp
  40431a:	4606      	mov	r6, r0
  40431c:	2300      	movs	r3, #0
  40431e:	220a      	movs	r2, #10
  404320:	4620      	mov	r0, r4
  404322:	f001 f813 	bl	40534c <__multadd>
  404326:	4647      	mov	r7, r8
  404328:	4683      	mov	fp, r0
  40432a:	e7a3      	b.n	404274 <_dtoa_r+0x584>
  40432c:	201c      	movs	r0, #28
  40432e:	9b08      	ldr	r3, [sp, #32]
  404330:	4403      	add	r3, r0
  404332:	9308      	str	r3, [sp, #32]
  404334:	9b06      	ldr	r3, [sp, #24]
  404336:	4403      	add	r3, r0
  404338:	4405      	add	r5, r0
  40433a:	9306      	str	r3, [sp, #24]
  40433c:	e763      	b.n	404206 <_dtoa_r+0x516>
  40433e:	4641      	mov	r1, r8
  404340:	4648      	mov	r0, r9
  404342:	f001 f9d1 	bl	4056e8 <__mcmp>
  404346:	2800      	cmp	r0, #0
  404348:	f6bf af73 	bge.w	404232 <_dtoa_r+0x542>
  40434c:	9f02      	ldr	r7, [sp, #8]
  40434e:	4649      	mov	r1, r9
  404350:	2300      	movs	r3, #0
  404352:	220a      	movs	r2, #10
  404354:	4620      	mov	r0, r4
  404356:	3f01      	subs	r7, #1
  404358:	9702      	str	r7, [sp, #8]
  40435a:	f000 fff7 	bl	40534c <__multadd>
  40435e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404360:	4681      	mov	r9, r0
  404362:	2b00      	cmp	r3, #0
  404364:	f040 83b6 	bne.w	404ad4 <_dtoa_r+0xde4>
  404368:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40436a:	2b00      	cmp	r3, #0
  40436c:	f340 83bf 	ble.w	404aee <_dtoa_r+0xdfe>
  404370:	930a      	str	r3, [sp, #40]	; 0x28
  404372:	f8dd b010 	ldr.w	fp, [sp, #16]
  404376:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404378:	465d      	mov	r5, fp
  40437a:	e002      	b.n	404382 <_dtoa_r+0x692>
  40437c:	f000 ffe6 	bl	40534c <__multadd>
  404380:	4681      	mov	r9, r0
  404382:	4641      	mov	r1, r8
  404384:	4648      	mov	r0, r9
  404386:	f7ff fc1f 	bl	403bc8 <quorem>
  40438a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40438e:	f805 ab01 	strb.w	sl, [r5], #1
  404392:	eba5 030b 	sub.w	r3, r5, fp
  404396:	42bb      	cmp	r3, r7
  404398:	f04f 020a 	mov.w	r2, #10
  40439c:	f04f 0300 	mov.w	r3, #0
  4043a0:	4649      	mov	r1, r9
  4043a2:	4620      	mov	r0, r4
  4043a4:	dbea      	blt.n	40437c <_dtoa_r+0x68c>
  4043a6:	9b04      	ldr	r3, [sp, #16]
  4043a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4043aa:	2a01      	cmp	r2, #1
  4043ac:	bfac      	ite	ge
  4043ae:	189b      	addge	r3, r3, r2
  4043b0:	3301      	addlt	r3, #1
  4043b2:	461d      	mov	r5, r3
  4043b4:	f04f 0b00 	mov.w	fp, #0
  4043b8:	4649      	mov	r1, r9
  4043ba:	2201      	movs	r2, #1
  4043bc:	4620      	mov	r0, r4
  4043be:	f001 f941 	bl	405644 <__lshift>
  4043c2:	4641      	mov	r1, r8
  4043c4:	4681      	mov	r9, r0
  4043c6:	f001 f98f 	bl	4056e8 <__mcmp>
  4043ca:	2800      	cmp	r0, #0
  4043cc:	f340 823d 	ble.w	40484a <_dtoa_r+0xb5a>
  4043d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4043d4:	9904      	ldr	r1, [sp, #16]
  4043d6:	1e6b      	subs	r3, r5, #1
  4043d8:	e004      	b.n	4043e4 <_dtoa_r+0x6f4>
  4043da:	428b      	cmp	r3, r1
  4043dc:	f000 81ae 	beq.w	40473c <_dtoa_r+0xa4c>
  4043e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4043e4:	2a39      	cmp	r2, #57	; 0x39
  4043e6:	f103 0501 	add.w	r5, r3, #1
  4043ea:	d0f6      	beq.n	4043da <_dtoa_r+0x6ea>
  4043ec:	3201      	adds	r2, #1
  4043ee:	701a      	strb	r2, [r3, #0]
  4043f0:	4641      	mov	r1, r8
  4043f2:	4620      	mov	r0, r4
  4043f4:	f000 ffa0 	bl	405338 <_Bfree>
  4043f8:	2e00      	cmp	r6, #0
  4043fa:	f43f ae3d 	beq.w	404078 <_dtoa_r+0x388>
  4043fe:	f1bb 0f00 	cmp.w	fp, #0
  404402:	d005      	beq.n	404410 <_dtoa_r+0x720>
  404404:	45b3      	cmp	fp, r6
  404406:	d003      	beq.n	404410 <_dtoa_r+0x720>
  404408:	4659      	mov	r1, fp
  40440a:	4620      	mov	r0, r4
  40440c:	f000 ff94 	bl	405338 <_Bfree>
  404410:	4631      	mov	r1, r6
  404412:	4620      	mov	r0, r4
  404414:	f000 ff90 	bl	405338 <_Bfree>
  404418:	e62e      	b.n	404078 <_dtoa_r+0x388>
  40441a:	2300      	movs	r3, #0
  40441c:	930b      	str	r3, [sp, #44]	; 0x2c
  40441e:	9b02      	ldr	r3, [sp, #8]
  404420:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404422:	4413      	add	r3, r2
  404424:	930f      	str	r3, [sp, #60]	; 0x3c
  404426:	3301      	adds	r3, #1
  404428:	2b01      	cmp	r3, #1
  40442a:	461f      	mov	r7, r3
  40442c:	461e      	mov	r6, r3
  40442e:	930a      	str	r3, [sp, #40]	; 0x28
  404430:	bfb8      	it	lt
  404432:	2701      	movlt	r7, #1
  404434:	2100      	movs	r1, #0
  404436:	2f17      	cmp	r7, #23
  404438:	6461      	str	r1, [r4, #68]	; 0x44
  40443a:	d90a      	bls.n	404452 <_dtoa_r+0x762>
  40443c:	2201      	movs	r2, #1
  40443e:	2304      	movs	r3, #4
  404440:	005b      	lsls	r3, r3, #1
  404442:	f103 0014 	add.w	r0, r3, #20
  404446:	4287      	cmp	r7, r0
  404448:	4611      	mov	r1, r2
  40444a:	f102 0201 	add.w	r2, r2, #1
  40444e:	d2f7      	bcs.n	404440 <_dtoa_r+0x750>
  404450:	6461      	str	r1, [r4, #68]	; 0x44
  404452:	4620      	mov	r0, r4
  404454:	f000 ff4a 	bl	4052ec <_Balloc>
  404458:	2e0e      	cmp	r6, #14
  40445a:	9004      	str	r0, [sp, #16]
  40445c:	6420      	str	r0, [r4, #64]	; 0x40
  40445e:	f63f ad41 	bhi.w	403ee4 <_dtoa_r+0x1f4>
  404462:	2d00      	cmp	r5, #0
  404464:	f43f ad3e 	beq.w	403ee4 <_dtoa_r+0x1f4>
  404468:	9902      	ldr	r1, [sp, #8]
  40446a:	2900      	cmp	r1, #0
  40446c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404470:	f340 8202 	ble.w	404878 <_dtoa_r+0xb88>
  404474:	4bb8      	ldr	r3, [pc, #736]	; (404758 <_dtoa_r+0xa68>)
  404476:	f001 020f 	and.w	r2, r1, #15
  40447a:	110d      	asrs	r5, r1, #4
  40447c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404480:	06e9      	lsls	r1, r5, #27
  404482:	e9d3 6700 	ldrd	r6, r7, [r3]
  404486:	f140 81ae 	bpl.w	4047e6 <_dtoa_r+0xaf6>
  40448a:	4bb4      	ldr	r3, [pc, #720]	; (40475c <_dtoa_r+0xa6c>)
  40448c:	4650      	mov	r0, sl
  40448e:	4659      	mov	r1, fp
  404490:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404494:	f7fd ff86 	bl	4023a4 <__aeabi_ddiv>
  404498:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40449c:	f005 050f 	and.w	r5, r5, #15
  4044a0:	f04f 0a03 	mov.w	sl, #3
  4044a4:	b18d      	cbz	r5, 4044ca <_dtoa_r+0x7da>
  4044a6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40475c <_dtoa_r+0xa6c>
  4044aa:	07ea      	lsls	r2, r5, #31
  4044ac:	d509      	bpl.n	4044c2 <_dtoa_r+0x7d2>
  4044ae:	4630      	mov	r0, r6
  4044b0:	4639      	mov	r1, r7
  4044b2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4044b6:	f7fd fe4b 	bl	402150 <__aeabi_dmul>
  4044ba:	f10a 0a01 	add.w	sl, sl, #1
  4044be:	4606      	mov	r6, r0
  4044c0:	460f      	mov	r7, r1
  4044c2:	106d      	asrs	r5, r5, #1
  4044c4:	f108 0808 	add.w	r8, r8, #8
  4044c8:	d1ef      	bne.n	4044aa <_dtoa_r+0x7ba>
  4044ca:	463b      	mov	r3, r7
  4044cc:	4632      	mov	r2, r6
  4044ce:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4044d2:	f7fd ff67 	bl	4023a4 <__aeabi_ddiv>
  4044d6:	4607      	mov	r7, r0
  4044d8:	4688      	mov	r8, r1
  4044da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4044dc:	b143      	cbz	r3, 4044f0 <_dtoa_r+0x800>
  4044de:	2200      	movs	r2, #0
  4044e0:	4b9f      	ldr	r3, [pc, #636]	; (404760 <_dtoa_r+0xa70>)
  4044e2:	4638      	mov	r0, r7
  4044e4:	4641      	mov	r1, r8
  4044e6:	f001 ff6d 	bl	4063c4 <__aeabi_dcmplt>
  4044ea:	2800      	cmp	r0, #0
  4044ec:	f040 8286 	bne.w	4049fc <_dtoa_r+0xd0c>
  4044f0:	4650      	mov	r0, sl
  4044f2:	f7fd fdc7 	bl	402084 <__aeabi_i2d>
  4044f6:	463a      	mov	r2, r7
  4044f8:	4643      	mov	r3, r8
  4044fa:	f7fd fe29 	bl	402150 <__aeabi_dmul>
  4044fe:	4b99      	ldr	r3, [pc, #612]	; (404764 <_dtoa_r+0xa74>)
  404500:	2200      	movs	r2, #0
  404502:	f7fd fc73 	bl	401dec <__adddf3>
  404506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404508:	4605      	mov	r5, r0
  40450a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40450e:	2b00      	cmp	r3, #0
  404510:	f000 813e 	beq.w	404790 <_dtoa_r+0xaa0>
  404514:	9b02      	ldr	r3, [sp, #8]
  404516:	9315      	str	r3, [sp, #84]	; 0x54
  404518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40451a:	9312      	str	r3, [sp, #72]	; 0x48
  40451c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40451e:	2b00      	cmp	r3, #0
  404520:	f000 81fa 	beq.w	404918 <_dtoa_r+0xc28>
  404524:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404526:	4b8c      	ldr	r3, [pc, #560]	; (404758 <_dtoa_r+0xa68>)
  404528:	498f      	ldr	r1, [pc, #572]	; (404768 <_dtoa_r+0xa78>)
  40452a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40452e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404532:	2000      	movs	r0, #0
  404534:	f7fd ff36 	bl	4023a4 <__aeabi_ddiv>
  404538:	462a      	mov	r2, r5
  40453a:	4633      	mov	r3, r6
  40453c:	f7fd fc54 	bl	401de8 <__aeabi_dsub>
  404540:	4682      	mov	sl, r0
  404542:	468b      	mov	fp, r1
  404544:	4638      	mov	r0, r7
  404546:	4641      	mov	r1, r8
  404548:	f001 ff7a 	bl	406440 <__aeabi_d2iz>
  40454c:	4605      	mov	r5, r0
  40454e:	f7fd fd99 	bl	402084 <__aeabi_i2d>
  404552:	4602      	mov	r2, r0
  404554:	460b      	mov	r3, r1
  404556:	4638      	mov	r0, r7
  404558:	4641      	mov	r1, r8
  40455a:	f7fd fc45 	bl	401de8 <__aeabi_dsub>
  40455e:	3530      	adds	r5, #48	; 0x30
  404560:	fa5f f885 	uxtb.w	r8, r5
  404564:	9d04      	ldr	r5, [sp, #16]
  404566:	4606      	mov	r6, r0
  404568:	460f      	mov	r7, r1
  40456a:	f885 8000 	strb.w	r8, [r5]
  40456e:	4602      	mov	r2, r0
  404570:	460b      	mov	r3, r1
  404572:	4650      	mov	r0, sl
  404574:	4659      	mov	r1, fp
  404576:	3501      	adds	r5, #1
  404578:	f001 ff42 	bl	406400 <__aeabi_dcmpgt>
  40457c:	2800      	cmp	r0, #0
  40457e:	d154      	bne.n	40462a <_dtoa_r+0x93a>
  404580:	4632      	mov	r2, r6
  404582:	463b      	mov	r3, r7
  404584:	2000      	movs	r0, #0
  404586:	4976      	ldr	r1, [pc, #472]	; (404760 <_dtoa_r+0xa70>)
  404588:	f7fd fc2e 	bl	401de8 <__aeabi_dsub>
  40458c:	4602      	mov	r2, r0
  40458e:	460b      	mov	r3, r1
  404590:	4650      	mov	r0, sl
  404592:	4659      	mov	r1, fp
  404594:	f001 ff34 	bl	406400 <__aeabi_dcmpgt>
  404598:	2800      	cmp	r0, #0
  40459a:	f040 8270 	bne.w	404a7e <_dtoa_r+0xd8e>
  40459e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4045a0:	2a01      	cmp	r2, #1
  4045a2:	f000 8111 	beq.w	4047c8 <_dtoa_r+0xad8>
  4045a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045a8:	9a04      	ldr	r2, [sp, #16]
  4045aa:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4045ae:	4413      	add	r3, r2
  4045b0:	4699      	mov	r9, r3
  4045b2:	e00d      	b.n	4045d0 <_dtoa_r+0x8e0>
  4045b4:	2000      	movs	r0, #0
  4045b6:	496a      	ldr	r1, [pc, #424]	; (404760 <_dtoa_r+0xa70>)
  4045b8:	f7fd fc16 	bl	401de8 <__aeabi_dsub>
  4045bc:	4652      	mov	r2, sl
  4045be:	465b      	mov	r3, fp
  4045c0:	f001 ff00 	bl	4063c4 <__aeabi_dcmplt>
  4045c4:	2800      	cmp	r0, #0
  4045c6:	f040 8258 	bne.w	404a7a <_dtoa_r+0xd8a>
  4045ca:	454d      	cmp	r5, r9
  4045cc:	f000 80fa 	beq.w	4047c4 <_dtoa_r+0xad4>
  4045d0:	4650      	mov	r0, sl
  4045d2:	4659      	mov	r1, fp
  4045d4:	2200      	movs	r2, #0
  4045d6:	4b65      	ldr	r3, [pc, #404]	; (40476c <_dtoa_r+0xa7c>)
  4045d8:	f7fd fdba 	bl	402150 <__aeabi_dmul>
  4045dc:	2200      	movs	r2, #0
  4045de:	4b63      	ldr	r3, [pc, #396]	; (40476c <_dtoa_r+0xa7c>)
  4045e0:	4682      	mov	sl, r0
  4045e2:	468b      	mov	fp, r1
  4045e4:	4630      	mov	r0, r6
  4045e6:	4639      	mov	r1, r7
  4045e8:	f7fd fdb2 	bl	402150 <__aeabi_dmul>
  4045ec:	460f      	mov	r7, r1
  4045ee:	4606      	mov	r6, r0
  4045f0:	f001 ff26 	bl	406440 <__aeabi_d2iz>
  4045f4:	4680      	mov	r8, r0
  4045f6:	f7fd fd45 	bl	402084 <__aeabi_i2d>
  4045fa:	4602      	mov	r2, r0
  4045fc:	460b      	mov	r3, r1
  4045fe:	4630      	mov	r0, r6
  404600:	4639      	mov	r1, r7
  404602:	f7fd fbf1 	bl	401de8 <__aeabi_dsub>
  404606:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40460a:	fa5f f888 	uxtb.w	r8, r8
  40460e:	4652      	mov	r2, sl
  404610:	465b      	mov	r3, fp
  404612:	f805 8b01 	strb.w	r8, [r5], #1
  404616:	4606      	mov	r6, r0
  404618:	460f      	mov	r7, r1
  40461a:	f001 fed3 	bl	4063c4 <__aeabi_dcmplt>
  40461e:	4632      	mov	r2, r6
  404620:	463b      	mov	r3, r7
  404622:	2800      	cmp	r0, #0
  404624:	d0c6      	beq.n	4045b4 <_dtoa_r+0x8c4>
  404626:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40462a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40462c:	9302      	str	r3, [sp, #8]
  40462e:	e523      	b.n	404078 <_dtoa_r+0x388>
  404630:	2300      	movs	r3, #0
  404632:	930b      	str	r3, [sp, #44]	; 0x2c
  404634:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404636:	2b00      	cmp	r3, #0
  404638:	f340 80dc 	ble.w	4047f4 <_dtoa_r+0xb04>
  40463c:	461f      	mov	r7, r3
  40463e:	461e      	mov	r6, r3
  404640:	930f      	str	r3, [sp, #60]	; 0x3c
  404642:	930a      	str	r3, [sp, #40]	; 0x28
  404644:	e6f6      	b.n	404434 <_dtoa_r+0x744>
  404646:	2301      	movs	r3, #1
  404648:	930b      	str	r3, [sp, #44]	; 0x2c
  40464a:	e7f3      	b.n	404634 <_dtoa_r+0x944>
  40464c:	f1ba 0f00 	cmp.w	sl, #0
  404650:	f47f ada8 	bne.w	4041a4 <_dtoa_r+0x4b4>
  404654:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404658:	2b00      	cmp	r3, #0
  40465a:	f47f adba 	bne.w	4041d2 <_dtoa_r+0x4e2>
  40465e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404662:	0d3f      	lsrs	r7, r7, #20
  404664:	053f      	lsls	r7, r7, #20
  404666:	2f00      	cmp	r7, #0
  404668:	f000 820d 	beq.w	404a86 <_dtoa_r+0xd96>
  40466c:	9b08      	ldr	r3, [sp, #32]
  40466e:	3301      	adds	r3, #1
  404670:	9308      	str	r3, [sp, #32]
  404672:	9b06      	ldr	r3, [sp, #24]
  404674:	3301      	adds	r3, #1
  404676:	9306      	str	r3, [sp, #24]
  404678:	2301      	movs	r3, #1
  40467a:	930c      	str	r3, [sp, #48]	; 0x30
  40467c:	e5ab      	b.n	4041d6 <_dtoa_r+0x4e6>
  40467e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404680:	2b00      	cmp	r3, #0
  404682:	f73f ac42 	bgt.w	403f0a <_dtoa_r+0x21a>
  404686:	f040 8221 	bne.w	404acc <_dtoa_r+0xddc>
  40468a:	2200      	movs	r2, #0
  40468c:	4b38      	ldr	r3, [pc, #224]	; (404770 <_dtoa_r+0xa80>)
  40468e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404692:	f7fd fd5d 	bl	402150 <__aeabi_dmul>
  404696:	4652      	mov	r2, sl
  404698:	465b      	mov	r3, fp
  40469a:	f001 fea7 	bl	4063ec <__aeabi_dcmpge>
  40469e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4046a2:	4646      	mov	r6, r8
  4046a4:	2800      	cmp	r0, #0
  4046a6:	d041      	beq.n	40472c <_dtoa_r+0xa3c>
  4046a8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4046aa:	9d04      	ldr	r5, [sp, #16]
  4046ac:	43db      	mvns	r3, r3
  4046ae:	9302      	str	r3, [sp, #8]
  4046b0:	4641      	mov	r1, r8
  4046b2:	4620      	mov	r0, r4
  4046b4:	f000 fe40 	bl	405338 <_Bfree>
  4046b8:	2e00      	cmp	r6, #0
  4046ba:	f43f acdd 	beq.w	404078 <_dtoa_r+0x388>
  4046be:	e6a7      	b.n	404410 <_dtoa_r+0x720>
  4046c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4046c2:	4649      	mov	r1, r9
  4046c4:	4620      	mov	r0, r4
  4046c6:	f000 ff6d 	bl	4055a4 <__pow5mult>
  4046ca:	4681      	mov	r9, r0
  4046cc:	e558      	b.n	404180 <_dtoa_r+0x490>
  4046ce:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4046d0:	2a00      	cmp	r2, #0
  4046d2:	f000 8187 	beq.w	4049e4 <_dtoa_r+0xcf4>
  4046d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4046da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4046dc:	9d08      	ldr	r5, [sp, #32]
  4046de:	e4f2      	b.n	4040c6 <_dtoa_r+0x3d6>
  4046e0:	f1ba 0f00 	cmp.w	sl, #0
  4046e4:	f47f ad75 	bne.w	4041d2 <_dtoa_r+0x4e2>
  4046e8:	e7b4      	b.n	404654 <_dtoa_r+0x964>
  4046ea:	f000 fe2f 	bl	40534c <__multadd>
  4046ee:	4647      	mov	r7, r8
  4046f0:	4606      	mov	r6, r0
  4046f2:	4683      	mov	fp, r0
  4046f4:	e5be      	b.n	404274 <_dtoa_r+0x584>
  4046f6:	4601      	mov	r1, r0
  4046f8:	4620      	mov	r0, r4
  4046fa:	9306      	str	r3, [sp, #24]
  4046fc:	f000 fe1c 	bl	405338 <_Bfree>
  404700:	2201      	movs	r2, #1
  404702:	9b06      	ldr	r3, [sp, #24]
  404704:	e5e0      	b.n	4042c8 <_dtoa_r+0x5d8>
  404706:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404708:	2b02      	cmp	r3, #2
  40470a:	f77f ad96 	ble.w	40423a <_dtoa_r+0x54a>
  40470e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404710:	2b00      	cmp	r3, #0
  404712:	d1c9      	bne.n	4046a8 <_dtoa_r+0x9b8>
  404714:	4641      	mov	r1, r8
  404716:	2205      	movs	r2, #5
  404718:	4620      	mov	r0, r4
  40471a:	f000 fe17 	bl	40534c <__multadd>
  40471e:	4601      	mov	r1, r0
  404720:	4680      	mov	r8, r0
  404722:	4648      	mov	r0, r9
  404724:	f000 ffe0 	bl	4056e8 <__mcmp>
  404728:	2800      	cmp	r0, #0
  40472a:	ddbd      	ble.n	4046a8 <_dtoa_r+0x9b8>
  40472c:	9a02      	ldr	r2, [sp, #8]
  40472e:	9904      	ldr	r1, [sp, #16]
  404730:	2331      	movs	r3, #49	; 0x31
  404732:	3201      	adds	r2, #1
  404734:	9202      	str	r2, [sp, #8]
  404736:	700b      	strb	r3, [r1, #0]
  404738:	1c4d      	adds	r5, r1, #1
  40473a:	e7b9      	b.n	4046b0 <_dtoa_r+0x9c0>
  40473c:	9a02      	ldr	r2, [sp, #8]
  40473e:	3201      	adds	r2, #1
  404740:	9202      	str	r2, [sp, #8]
  404742:	9a04      	ldr	r2, [sp, #16]
  404744:	2331      	movs	r3, #49	; 0x31
  404746:	7013      	strb	r3, [r2, #0]
  404748:	e652      	b.n	4043f0 <_dtoa_r+0x700>
  40474a:	2301      	movs	r3, #1
  40474c:	930b      	str	r3, [sp, #44]	; 0x2c
  40474e:	e666      	b.n	40441e <_dtoa_r+0x72e>
  404750:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404754:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404756:	e48f      	b.n	404078 <_dtoa_r+0x388>
  404758:	00407298 	.word	0x00407298
  40475c:	00407270 	.word	0x00407270
  404760:	3ff00000 	.word	0x3ff00000
  404764:	401c0000 	.word	0x401c0000
  404768:	3fe00000 	.word	0x3fe00000
  40476c:	40240000 	.word	0x40240000
  404770:	40140000 	.word	0x40140000
  404774:	4650      	mov	r0, sl
  404776:	f7fd fc85 	bl	402084 <__aeabi_i2d>
  40477a:	463a      	mov	r2, r7
  40477c:	4643      	mov	r3, r8
  40477e:	f7fd fce7 	bl	402150 <__aeabi_dmul>
  404782:	2200      	movs	r2, #0
  404784:	4bc1      	ldr	r3, [pc, #772]	; (404a8c <_dtoa_r+0xd9c>)
  404786:	f7fd fb31 	bl	401dec <__adddf3>
  40478a:	4605      	mov	r5, r0
  40478c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404790:	4641      	mov	r1, r8
  404792:	2200      	movs	r2, #0
  404794:	4bbe      	ldr	r3, [pc, #760]	; (404a90 <_dtoa_r+0xda0>)
  404796:	4638      	mov	r0, r7
  404798:	f7fd fb26 	bl	401de8 <__aeabi_dsub>
  40479c:	462a      	mov	r2, r5
  40479e:	4633      	mov	r3, r6
  4047a0:	4682      	mov	sl, r0
  4047a2:	468b      	mov	fp, r1
  4047a4:	f001 fe2c 	bl	406400 <__aeabi_dcmpgt>
  4047a8:	4680      	mov	r8, r0
  4047aa:	2800      	cmp	r0, #0
  4047ac:	f040 8110 	bne.w	4049d0 <_dtoa_r+0xce0>
  4047b0:	462a      	mov	r2, r5
  4047b2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4047b6:	4650      	mov	r0, sl
  4047b8:	4659      	mov	r1, fp
  4047ba:	f001 fe03 	bl	4063c4 <__aeabi_dcmplt>
  4047be:	b118      	cbz	r0, 4047c8 <_dtoa_r+0xad8>
  4047c0:	4646      	mov	r6, r8
  4047c2:	e771      	b.n	4046a8 <_dtoa_r+0x9b8>
  4047c4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4047c8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4047cc:	f7ff bb8a 	b.w	403ee4 <_dtoa_r+0x1f4>
  4047d0:	9804      	ldr	r0, [sp, #16]
  4047d2:	f7ff babb 	b.w	403d4c <_dtoa_r+0x5c>
  4047d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4047d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4047da:	970c      	str	r7, [sp, #48]	; 0x30
  4047dc:	1afb      	subs	r3, r7, r3
  4047de:	441a      	add	r2, r3
  4047e0:	920d      	str	r2, [sp, #52]	; 0x34
  4047e2:	2700      	movs	r7, #0
  4047e4:	e469      	b.n	4040ba <_dtoa_r+0x3ca>
  4047e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4047ea:	f04f 0a02 	mov.w	sl, #2
  4047ee:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4047f2:	e657      	b.n	4044a4 <_dtoa_r+0x7b4>
  4047f4:	2100      	movs	r1, #0
  4047f6:	2301      	movs	r3, #1
  4047f8:	6461      	str	r1, [r4, #68]	; 0x44
  4047fa:	4620      	mov	r0, r4
  4047fc:	9325      	str	r3, [sp, #148]	; 0x94
  4047fe:	f000 fd75 	bl	4052ec <_Balloc>
  404802:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404804:	9004      	str	r0, [sp, #16]
  404806:	6420      	str	r0, [r4, #64]	; 0x40
  404808:	930a      	str	r3, [sp, #40]	; 0x28
  40480a:	930f      	str	r3, [sp, #60]	; 0x3c
  40480c:	e629      	b.n	404462 <_dtoa_r+0x772>
  40480e:	2a00      	cmp	r2, #0
  404810:	46d0      	mov	r8, sl
  404812:	f8cd b018 	str.w	fp, [sp, #24]
  404816:	469a      	mov	sl, r3
  404818:	dd11      	ble.n	40483e <_dtoa_r+0xb4e>
  40481a:	4649      	mov	r1, r9
  40481c:	2201      	movs	r2, #1
  40481e:	4620      	mov	r0, r4
  404820:	f000 ff10 	bl	405644 <__lshift>
  404824:	4641      	mov	r1, r8
  404826:	4681      	mov	r9, r0
  404828:	f000 ff5e 	bl	4056e8 <__mcmp>
  40482c:	2800      	cmp	r0, #0
  40482e:	f340 8146 	ble.w	404abe <_dtoa_r+0xdce>
  404832:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404836:	f000 8106 	beq.w	404a46 <_dtoa_r+0xd56>
  40483a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40483e:	46b3      	mov	fp, r6
  404840:	f887 a000 	strb.w	sl, [r7]
  404844:	1c7d      	adds	r5, r7, #1
  404846:	9e06      	ldr	r6, [sp, #24]
  404848:	e5d2      	b.n	4043f0 <_dtoa_r+0x700>
  40484a:	d104      	bne.n	404856 <_dtoa_r+0xb66>
  40484c:	f01a 0f01 	tst.w	sl, #1
  404850:	d001      	beq.n	404856 <_dtoa_r+0xb66>
  404852:	e5bd      	b.n	4043d0 <_dtoa_r+0x6e0>
  404854:	4615      	mov	r5, r2
  404856:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40485a:	2b30      	cmp	r3, #48	; 0x30
  40485c:	f105 32ff 	add.w	r2, r5, #4294967295
  404860:	d0f8      	beq.n	404854 <_dtoa_r+0xb64>
  404862:	e5c5      	b.n	4043f0 <_dtoa_r+0x700>
  404864:	9904      	ldr	r1, [sp, #16]
  404866:	2230      	movs	r2, #48	; 0x30
  404868:	700a      	strb	r2, [r1, #0]
  40486a:	9a02      	ldr	r2, [sp, #8]
  40486c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404870:	3201      	adds	r2, #1
  404872:	9202      	str	r2, [sp, #8]
  404874:	f7ff bbfc 	b.w	404070 <_dtoa_r+0x380>
  404878:	f000 80bb 	beq.w	4049f2 <_dtoa_r+0xd02>
  40487c:	9b02      	ldr	r3, [sp, #8]
  40487e:	425d      	negs	r5, r3
  404880:	4b84      	ldr	r3, [pc, #528]	; (404a94 <_dtoa_r+0xda4>)
  404882:	f005 020f 	and.w	r2, r5, #15
  404886:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40488a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40488e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404892:	f7fd fc5d 	bl	402150 <__aeabi_dmul>
  404896:	112d      	asrs	r5, r5, #4
  404898:	4607      	mov	r7, r0
  40489a:	4688      	mov	r8, r1
  40489c:	f000 812c 	beq.w	404af8 <_dtoa_r+0xe08>
  4048a0:	4e7d      	ldr	r6, [pc, #500]	; (404a98 <_dtoa_r+0xda8>)
  4048a2:	f04f 0a02 	mov.w	sl, #2
  4048a6:	07eb      	lsls	r3, r5, #31
  4048a8:	d509      	bpl.n	4048be <_dtoa_r+0xbce>
  4048aa:	4638      	mov	r0, r7
  4048ac:	4641      	mov	r1, r8
  4048ae:	e9d6 2300 	ldrd	r2, r3, [r6]
  4048b2:	f7fd fc4d 	bl	402150 <__aeabi_dmul>
  4048b6:	f10a 0a01 	add.w	sl, sl, #1
  4048ba:	4607      	mov	r7, r0
  4048bc:	4688      	mov	r8, r1
  4048be:	106d      	asrs	r5, r5, #1
  4048c0:	f106 0608 	add.w	r6, r6, #8
  4048c4:	d1ef      	bne.n	4048a6 <_dtoa_r+0xbb6>
  4048c6:	e608      	b.n	4044da <_dtoa_r+0x7ea>
  4048c8:	6871      	ldr	r1, [r6, #4]
  4048ca:	4620      	mov	r0, r4
  4048cc:	f000 fd0e 	bl	4052ec <_Balloc>
  4048d0:	6933      	ldr	r3, [r6, #16]
  4048d2:	3302      	adds	r3, #2
  4048d4:	009a      	lsls	r2, r3, #2
  4048d6:	4605      	mov	r5, r0
  4048d8:	f106 010c 	add.w	r1, r6, #12
  4048dc:	300c      	adds	r0, #12
  4048de:	f000 fc5f 	bl	4051a0 <memcpy>
  4048e2:	4629      	mov	r1, r5
  4048e4:	2201      	movs	r2, #1
  4048e6:	4620      	mov	r0, r4
  4048e8:	f000 feac 	bl	405644 <__lshift>
  4048ec:	9006      	str	r0, [sp, #24]
  4048ee:	e4b5      	b.n	40425c <_dtoa_r+0x56c>
  4048f0:	2b39      	cmp	r3, #57	; 0x39
  4048f2:	f8cd b018 	str.w	fp, [sp, #24]
  4048f6:	46d0      	mov	r8, sl
  4048f8:	f000 80a5 	beq.w	404a46 <_dtoa_r+0xd56>
  4048fc:	f103 0a01 	add.w	sl, r3, #1
  404900:	46b3      	mov	fp, r6
  404902:	f887 a000 	strb.w	sl, [r7]
  404906:	1c7d      	adds	r5, r7, #1
  404908:	9e06      	ldr	r6, [sp, #24]
  40490a:	e571      	b.n	4043f0 <_dtoa_r+0x700>
  40490c:	465a      	mov	r2, fp
  40490e:	46d0      	mov	r8, sl
  404910:	46b3      	mov	fp, r6
  404912:	469a      	mov	sl, r3
  404914:	4616      	mov	r6, r2
  404916:	e54f      	b.n	4043b8 <_dtoa_r+0x6c8>
  404918:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40491a:	495e      	ldr	r1, [pc, #376]	; (404a94 <_dtoa_r+0xda4>)
  40491c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404920:	462a      	mov	r2, r5
  404922:	4633      	mov	r3, r6
  404924:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404928:	f7fd fc12 	bl	402150 <__aeabi_dmul>
  40492c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404930:	4638      	mov	r0, r7
  404932:	4641      	mov	r1, r8
  404934:	f001 fd84 	bl	406440 <__aeabi_d2iz>
  404938:	4605      	mov	r5, r0
  40493a:	f7fd fba3 	bl	402084 <__aeabi_i2d>
  40493e:	460b      	mov	r3, r1
  404940:	4602      	mov	r2, r0
  404942:	4641      	mov	r1, r8
  404944:	4638      	mov	r0, r7
  404946:	f7fd fa4f 	bl	401de8 <__aeabi_dsub>
  40494a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40494c:	460f      	mov	r7, r1
  40494e:	9904      	ldr	r1, [sp, #16]
  404950:	3530      	adds	r5, #48	; 0x30
  404952:	2b01      	cmp	r3, #1
  404954:	700d      	strb	r5, [r1, #0]
  404956:	4606      	mov	r6, r0
  404958:	f101 0501 	add.w	r5, r1, #1
  40495c:	d026      	beq.n	4049ac <_dtoa_r+0xcbc>
  40495e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404960:	9a04      	ldr	r2, [sp, #16]
  404962:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404aa0 <_dtoa_r+0xdb0>
  404966:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40496a:	4413      	add	r3, r2
  40496c:	f04f 0a00 	mov.w	sl, #0
  404970:	4699      	mov	r9, r3
  404972:	4652      	mov	r2, sl
  404974:	465b      	mov	r3, fp
  404976:	4630      	mov	r0, r6
  404978:	4639      	mov	r1, r7
  40497a:	f7fd fbe9 	bl	402150 <__aeabi_dmul>
  40497e:	460f      	mov	r7, r1
  404980:	4606      	mov	r6, r0
  404982:	f001 fd5d 	bl	406440 <__aeabi_d2iz>
  404986:	4680      	mov	r8, r0
  404988:	f7fd fb7c 	bl	402084 <__aeabi_i2d>
  40498c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404990:	4602      	mov	r2, r0
  404992:	460b      	mov	r3, r1
  404994:	4630      	mov	r0, r6
  404996:	4639      	mov	r1, r7
  404998:	f7fd fa26 	bl	401de8 <__aeabi_dsub>
  40499c:	f805 8b01 	strb.w	r8, [r5], #1
  4049a0:	454d      	cmp	r5, r9
  4049a2:	4606      	mov	r6, r0
  4049a4:	460f      	mov	r7, r1
  4049a6:	d1e4      	bne.n	404972 <_dtoa_r+0xc82>
  4049a8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4049ac:	4b3b      	ldr	r3, [pc, #236]	; (404a9c <_dtoa_r+0xdac>)
  4049ae:	2200      	movs	r2, #0
  4049b0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4049b4:	f7fd fa1a 	bl	401dec <__adddf3>
  4049b8:	4632      	mov	r2, r6
  4049ba:	463b      	mov	r3, r7
  4049bc:	f001 fd02 	bl	4063c4 <__aeabi_dcmplt>
  4049c0:	2800      	cmp	r0, #0
  4049c2:	d046      	beq.n	404a52 <_dtoa_r+0xd62>
  4049c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4049c6:	9302      	str	r3, [sp, #8]
  4049c8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4049cc:	f7ff bb43 	b.w	404056 <_dtoa_r+0x366>
  4049d0:	f04f 0800 	mov.w	r8, #0
  4049d4:	4646      	mov	r6, r8
  4049d6:	e6a9      	b.n	40472c <_dtoa_r+0xa3c>
  4049d8:	9b08      	ldr	r3, [sp, #32]
  4049da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4049dc:	1a9d      	subs	r5, r3, r2
  4049de:	2300      	movs	r3, #0
  4049e0:	f7ff bb71 	b.w	4040c6 <_dtoa_r+0x3d6>
  4049e4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4049e6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4049e8:	9d08      	ldr	r5, [sp, #32]
  4049ea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4049ee:	f7ff bb6a 	b.w	4040c6 <_dtoa_r+0x3d6>
  4049f2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4049f6:	f04f 0a02 	mov.w	sl, #2
  4049fa:	e56e      	b.n	4044da <_dtoa_r+0x7ea>
  4049fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4049fe:	2b00      	cmp	r3, #0
  404a00:	f43f aeb8 	beq.w	404774 <_dtoa_r+0xa84>
  404a04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a06:	2b00      	cmp	r3, #0
  404a08:	f77f aede 	ble.w	4047c8 <_dtoa_r+0xad8>
  404a0c:	2200      	movs	r2, #0
  404a0e:	4b24      	ldr	r3, [pc, #144]	; (404aa0 <_dtoa_r+0xdb0>)
  404a10:	4638      	mov	r0, r7
  404a12:	4641      	mov	r1, r8
  404a14:	f7fd fb9c 	bl	402150 <__aeabi_dmul>
  404a18:	4607      	mov	r7, r0
  404a1a:	4688      	mov	r8, r1
  404a1c:	f10a 0001 	add.w	r0, sl, #1
  404a20:	f7fd fb30 	bl	402084 <__aeabi_i2d>
  404a24:	463a      	mov	r2, r7
  404a26:	4643      	mov	r3, r8
  404a28:	f7fd fb92 	bl	402150 <__aeabi_dmul>
  404a2c:	2200      	movs	r2, #0
  404a2e:	4b17      	ldr	r3, [pc, #92]	; (404a8c <_dtoa_r+0xd9c>)
  404a30:	f7fd f9dc 	bl	401dec <__adddf3>
  404a34:	9a02      	ldr	r2, [sp, #8]
  404a36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a38:	9312      	str	r3, [sp, #72]	; 0x48
  404a3a:	3a01      	subs	r2, #1
  404a3c:	4605      	mov	r5, r0
  404a3e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404a42:	9215      	str	r2, [sp, #84]	; 0x54
  404a44:	e56a      	b.n	40451c <_dtoa_r+0x82c>
  404a46:	2239      	movs	r2, #57	; 0x39
  404a48:	46b3      	mov	fp, r6
  404a4a:	703a      	strb	r2, [r7, #0]
  404a4c:	9e06      	ldr	r6, [sp, #24]
  404a4e:	1c7d      	adds	r5, r7, #1
  404a50:	e4c0      	b.n	4043d4 <_dtoa_r+0x6e4>
  404a52:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404a56:	2000      	movs	r0, #0
  404a58:	4910      	ldr	r1, [pc, #64]	; (404a9c <_dtoa_r+0xdac>)
  404a5a:	f7fd f9c5 	bl	401de8 <__aeabi_dsub>
  404a5e:	4632      	mov	r2, r6
  404a60:	463b      	mov	r3, r7
  404a62:	f001 fccd 	bl	406400 <__aeabi_dcmpgt>
  404a66:	b908      	cbnz	r0, 404a6c <_dtoa_r+0xd7c>
  404a68:	e6ae      	b.n	4047c8 <_dtoa_r+0xad8>
  404a6a:	4615      	mov	r5, r2
  404a6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404a70:	2b30      	cmp	r3, #48	; 0x30
  404a72:	f105 32ff 	add.w	r2, r5, #4294967295
  404a76:	d0f8      	beq.n	404a6a <_dtoa_r+0xd7a>
  404a78:	e5d7      	b.n	40462a <_dtoa_r+0x93a>
  404a7a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404a7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404a80:	9302      	str	r3, [sp, #8]
  404a82:	f7ff bae8 	b.w	404056 <_dtoa_r+0x366>
  404a86:	970c      	str	r7, [sp, #48]	; 0x30
  404a88:	f7ff bba5 	b.w	4041d6 <_dtoa_r+0x4e6>
  404a8c:	401c0000 	.word	0x401c0000
  404a90:	40140000 	.word	0x40140000
  404a94:	00407298 	.word	0x00407298
  404a98:	00407270 	.word	0x00407270
  404a9c:	3fe00000 	.word	0x3fe00000
  404aa0:	40240000 	.word	0x40240000
  404aa4:	2b39      	cmp	r3, #57	; 0x39
  404aa6:	f8cd b018 	str.w	fp, [sp, #24]
  404aaa:	46d0      	mov	r8, sl
  404aac:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404ab0:	469a      	mov	sl, r3
  404ab2:	d0c8      	beq.n	404a46 <_dtoa_r+0xd56>
  404ab4:	f1bb 0f00 	cmp.w	fp, #0
  404ab8:	f73f aebf 	bgt.w	40483a <_dtoa_r+0xb4a>
  404abc:	e6bf      	b.n	40483e <_dtoa_r+0xb4e>
  404abe:	f47f aebe 	bne.w	40483e <_dtoa_r+0xb4e>
  404ac2:	f01a 0f01 	tst.w	sl, #1
  404ac6:	f43f aeba 	beq.w	40483e <_dtoa_r+0xb4e>
  404aca:	e6b2      	b.n	404832 <_dtoa_r+0xb42>
  404acc:	f04f 0800 	mov.w	r8, #0
  404ad0:	4646      	mov	r6, r8
  404ad2:	e5e9      	b.n	4046a8 <_dtoa_r+0x9b8>
  404ad4:	4631      	mov	r1, r6
  404ad6:	2300      	movs	r3, #0
  404ad8:	220a      	movs	r2, #10
  404ada:	4620      	mov	r0, r4
  404adc:	f000 fc36 	bl	40534c <__multadd>
  404ae0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404ae2:	2b00      	cmp	r3, #0
  404ae4:	4606      	mov	r6, r0
  404ae6:	dd0a      	ble.n	404afe <_dtoa_r+0xe0e>
  404ae8:	930a      	str	r3, [sp, #40]	; 0x28
  404aea:	f7ff bbaa 	b.w	404242 <_dtoa_r+0x552>
  404aee:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404af0:	2b02      	cmp	r3, #2
  404af2:	dc23      	bgt.n	404b3c <_dtoa_r+0xe4c>
  404af4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404af6:	e43b      	b.n	404370 <_dtoa_r+0x680>
  404af8:	f04f 0a02 	mov.w	sl, #2
  404afc:	e4ed      	b.n	4044da <_dtoa_r+0x7ea>
  404afe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b00:	2b02      	cmp	r3, #2
  404b02:	dc1b      	bgt.n	404b3c <_dtoa_r+0xe4c>
  404b04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404b06:	e7ef      	b.n	404ae8 <_dtoa_r+0xdf8>
  404b08:	2500      	movs	r5, #0
  404b0a:	6465      	str	r5, [r4, #68]	; 0x44
  404b0c:	4629      	mov	r1, r5
  404b0e:	4620      	mov	r0, r4
  404b10:	f000 fbec 	bl	4052ec <_Balloc>
  404b14:	f04f 33ff 	mov.w	r3, #4294967295
  404b18:	930a      	str	r3, [sp, #40]	; 0x28
  404b1a:	930f      	str	r3, [sp, #60]	; 0x3c
  404b1c:	2301      	movs	r3, #1
  404b1e:	9004      	str	r0, [sp, #16]
  404b20:	9525      	str	r5, [sp, #148]	; 0x94
  404b22:	6420      	str	r0, [r4, #64]	; 0x40
  404b24:	930b      	str	r3, [sp, #44]	; 0x2c
  404b26:	f7ff b9dd 	b.w	403ee4 <_dtoa_r+0x1f4>
  404b2a:	2501      	movs	r5, #1
  404b2c:	f7ff b9a5 	b.w	403e7a <_dtoa_r+0x18a>
  404b30:	f43f ab69 	beq.w	404206 <_dtoa_r+0x516>
  404b34:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404b38:	f7ff bbf9 	b.w	40432e <_dtoa_r+0x63e>
  404b3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404b3e:	930a      	str	r3, [sp, #40]	; 0x28
  404b40:	e5e5      	b.n	40470e <_dtoa_r+0xa1e>
  404b42:	bf00      	nop

00404b44 <__libc_fini_array>:
  404b44:	b538      	push	{r3, r4, r5, lr}
  404b46:	4c0a      	ldr	r4, [pc, #40]	; (404b70 <__libc_fini_array+0x2c>)
  404b48:	4d0a      	ldr	r5, [pc, #40]	; (404b74 <__libc_fini_array+0x30>)
  404b4a:	1b64      	subs	r4, r4, r5
  404b4c:	10a4      	asrs	r4, r4, #2
  404b4e:	d00a      	beq.n	404b66 <__libc_fini_array+0x22>
  404b50:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404b54:	3b01      	subs	r3, #1
  404b56:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404b5a:	3c01      	subs	r4, #1
  404b5c:	f855 3904 	ldr.w	r3, [r5], #-4
  404b60:	4798      	blx	r3
  404b62:	2c00      	cmp	r4, #0
  404b64:	d1f9      	bne.n	404b5a <__libc_fini_array+0x16>
  404b66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404b6a:	f002 bc93 	b.w	407494 <_fini>
  404b6e:	bf00      	nop
  404b70:	004074a4 	.word	0x004074a4
  404b74:	004074a0 	.word	0x004074a0

00404b78 <_localeconv_r>:
  404b78:	4a04      	ldr	r2, [pc, #16]	; (404b8c <_localeconv_r+0x14>)
  404b7a:	4b05      	ldr	r3, [pc, #20]	; (404b90 <_localeconv_r+0x18>)
  404b7c:	6812      	ldr	r2, [r2, #0]
  404b7e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404b80:	2800      	cmp	r0, #0
  404b82:	bf08      	it	eq
  404b84:	4618      	moveq	r0, r3
  404b86:	30f0      	adds	r0, #240	; 0xf0
  404b88:	4770      	bx	lr
  404b8a:	bf00      	nop
  404b8c:	20400028 	.word	0x20400028
  404b90:	2040086c 	.word	0x2040086c

00404b94 <__retarget_lock_acquire_recursive>:
  404b94:	4770      	bx	lr
  404b96:	bf00      	nop

00404b98 <__retarget_lock_release_recursive>:
  404b98:	4770      	bx	lr
  404b9a:	bf00      	nop

00404b9c <_malloc_r>:
  404b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ba0:	f101 060b 	add.w	r6, r1, #11
  404ba4:	2e16      	cmp	r6, #22
  404ba6:	b083      	sub	sp, #12
  404ba8:	4605      	mov	r5, r0
  404baa:	f240 809e 	bls.w	404cea <_malloc_r+0x14e>
  404bae:	f036 0607 	bics.w	r6, r6, #7
  404bb2:	f100 80bd 	bmi.w	404d30 <_malloc_r+0x194>
  404bb6:	42b1      	cmp	r1, r6
  404bb8:	f200 80ba 	bhi.w	404d30 <_malloc_r+0x194>
  404bbc:	f000 fb8a 	bl	4052d4 <__malloc_lock>
  404bc0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404bc4:	f0c0 8293 	bcc.w	4050ee <_malloc_r+0x552>
  404bc8:	0a73      	lsrs	r3, r6, #9
  404bca:	f000 80b8 	beq.w	404d3e <_malloc_r+0x1a2>
  404bce:	2b04      	cmp	r3, #4
  404bd0:	f200 8179 	bhi.w	404ec6 <_malloc_r+0x32a>
  404bd4:	09b3      	lsrs	r3, r6, #6
  404bd6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404bda:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404bde:	00c3      	lsls	r3, r0, #3
  404be0:	4fbf      	ldr	r7, [pc, #764]	; (404ee0 <_malloc_r+0x344>)
  404be2:	443b      	add	r3, r7
  404be4:	f1a3 0108 	sub.w	r1, r3, #8
  404be8:	685c      	ldr	r4, [r3, #4]
  404bea:	42a1      	cmp	r1, r4
  404bec:	d106      	bne.n	404bfc <_malloc_r+0x60>
  404bee:	e00c      	b.n	404c0a <_malloc_r+0x6e>
  404bf0:	2a00      	cmp	r2, #0
  404bf2:	f280 80aa 	bge.w	404d4a <_malloc_r+0x1ae>
  404bf6:	68e4      	ldr	r4, [r4, #12]
  404bf8:	42a1      	cmp	r1, r4
  404bfa:	d006      	beq.n	404c0a <_malloc_r+0x6e>
  404bfc:	6863      	ldr	r3, [r4, #4]
  404bfe:	f023 0303 	bic.w	r3, r3, #3
  404c02:	1b9a      	subs	r2, r3, r6
  404c04:	2a0f      	cmp	r2, #15
  404c06:	ddf3      	ble.n	404bf0 <_malloc_r+0x54>
  404c08:	4670      	mov	r0, lr
  404c0a:	693c      	ldr	r4, [r7, #16]
  404c0c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404ef4 <_malloc_r+0x358>
  404c10:	4574      	cmp	r4, lr
  404c12:	f000 81ab 	beq.w	404f6c <_malloc_r+0x3d0>
  404c16:	6863      	ldr	r3, [r4, #4]
  404c18:	f023 0303 	bic.w	r3, r3, #3
  404c1c:	1b9a      	subs	r2, r3, r6
  404c1e:	2a0f      	cmp	r2, #15
  404c20:	f300 8190 	bgt.w	404f44 <_malloc_r+0x3a8>
  404c24:	2a00      	cmp	r2, #0
  404c26:	f8c7 e014 	str.w	lr, [r7, #20]
  404c2a:	f8c7 e010 	str.w	lr, [r7, #16]
  404c2e:	f280 809d 	bge.w	404d6c <_malloc_r+0x1d0>
  404c32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404c36:	f080 8161 	bcs.w	404efc <_malloc_r+0x360>
  404c3a:	08db      	lsrs	r3, r3, #3
  404c3c:	f103 0c01 	add.w	ip, r3, #1
  404c40:	1099      	asrs	r1, r3, #2
  404c42:	687a      	ldr	r2, [r7, #4]
  404c44:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404c48:	f8c4 8008 	str.w	r8, [r4, #8]
  404c4c:	2301      	movs	r3, #1
  404c4e:	408b      	lsls	r3, r1
  404c50:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404c54:	4313      	orrs	r3, r2
  404c56:	3908      	subs	r1, #8
  404c58:	60e1      	str	r1, [r4, #12]
  404c5a:	607b      	str	r3, [r7, #4]
  404c5c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404c60:	f8c8 400c 	str.w	r4, [r8, #12]
  404c64:	1082      	asrs	r2, r0, #2
  404c66:	2401      	movs	r4, #1
  404c68:	4094      	lsls	r4, r2
  404c6a:	429c      	cmp	r4, r3
  404c6c:	f200 808b 	bhi.w	404d86 <_malloc_r+0x1ea>
  404c70:	421c      	tst	r4, r3
  404c72:	d106      	bne.n	404c82 <_malloc_r+0xe6>
  404c74:	f020 0003 	bic.w	r0, r0, #3
  404c78:	0064      	lsls	r4, r4, #1
  404c7a:	421c      	tst	r4, r3
  404c7c:	f100 0004 	add.w	r0, r0, #4
  404c80:	d0fa      	beq.n	404c78 <_malloc_r+0xdc>
  404c82:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404c86:	46cc      	mov	ip, r9
  404c88:	4680      	mov	r8, r0
  404c8a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404c8e:	459c      	cmp	ip, r3
  404c90:	d107      	bne.n	404ca2 <_malloc_r+0x106>
  404c92:	e16d      	b.n	404f70 <_malloc_r+0x3d4>
  404c94:	2a00      	cmp	r2, #0
  404c96:	f280 817b 	bge.w	404f90 <_malloc_r+0x3f4>
  404c9a:	68db      	ldr	r3, [r3, #12]
  404c9c:	459c      	cmp	ip, r3
  404c9e:	f000 8167 	beq.w	404f70 <_malloc_r+0x3d4>
  404ca2:	6859      	ldr	r1, [r3, #4]
  404ca4:	f021 0103 	bic.w	r1, r1, #3
  404ca8:	1b8a      	subs	r2, r1, r6
  404caa:	2a0f      	cmp	r2, #15
  404cac:	ddf2      	ble.n	404c94 <_malloc_r+0xf8>
  404cae:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404cb2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404cb6:	9300      	str	r3, [sp, #0]
  404cb8:	199c      	adds	r4, r3, r6
  404cba:	4628      	mov	r0, r5
  404cbc:	f046 0601 	orr.w	r6, r6, #1
  404cc0:	f042 0501 	orr.w	r5, r2, #1
  404cc4:	605e      	str	r6, [r3, #4]
  404cc6:	f8c8 c00c 	str.w	ip, [r8, #12]
  404cca:	f8cc 8008 	str.w	r8, [ip, #8]
  404cce:	617c      	str	r4, [r7, #20]
  404cd0:	613c      	str	r4, [r7, #16]
  404cd2:	f8c4 e00c 	str.w	lr, [r4, #12]
  404cd6:	f8c4 e008 	str.w	lr, [r4, #8]
  404cda:	6065      	str	r5, [r4, #4]
  404cdc:	505a      	str	r2, [r3, r1]
  404cde:	f000 faff 	bl	4052e0 <__malloc_unlock>
  404ce2:	9b00      	ldr	r3, [sp, #0]
  404ce4:	f103 0408 	add.w	r4, r3, #8
  404ce8:	e01e      	b.n	404d28 <_malloc_r+0x18c>
  404cea:	2910      	cmp	r1, #16
  404cec:	d820      	bhi.n	404d30 <_malloc_r+0x194>
  404cee:	f000 faf1 	bl	4052d4 <__malloc_lock>
  404cf2:	2610      	movs	r6, #16
  404cf4:	2318      	movs	r3, #24
  404cf6:	2002      	movs	r0, #2
  404cf8:	4f79      	ldr	r7, [pc, #484]	; (404ee0 <_malloc_r+0x344>)
  404cfa:	443b      	add	r3, r7
  404cfc:	f1a3 0208 	sub.w	r2, r3, #8
  404d00:	685c      	ldr	r4, [r3, #4]
  404d02:	4294      	cmp	r4, r2
  404d04:	f000 813d 	beq.w	404f82 <_malloc_r+0x3e6>
  404d08:	6863      	ldr	r3, [r4, #4]
  404d0a:	68e1      	ldr	r1, [r4, #12]
  404d0c:	68a6      	ldr	r6, [r4, #8]
  404d0e:	f023 0303 	bic.w	r3, r3, #3
  404d12:	4423      	add	r3, r4
  404d14:	4628      	mov	r0, r5
  404d16:	685a      	ldr	r2, [r3, #4]
  404d18:	60f1      	str	r1, [r6, #12]
  404d1a:	f042 0201 	orr.w	r2, r2, #1
  404d1e:	608e      	str	r6, [r1, #8]
  404d20:	605a      	str	r2, [r3, #4]
  404d22:	f000 fadd 	bl	4052e0 <__malloc_unlock>
  404d26:	3408      	adds	r4, #8
  404d28:	4620      	mov	r0, r4
  404d2a:	b003      	add	sp, #12
  404d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d30:	2400      	movs	r4, #0
  404d32:	230c      	movs	r3, #12
  404d34:	4620      	mov	r0, r4
  404d36:	602b      	str	r3, [r5, #0]
  404d38:	b003      	add	sp, #12
  404d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d3e:	2040      	movs	r0, #64	; 0x40
  404d40:	f44f 7300 	mov.w	r3, #512	; 0x200
  404d44:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404d48:	e74a      	b.n	404be0 <_malloc_r+0x44>
  404d4a:	4423      	add	r3, r4
  404d4c:	68e1      	ldr	r1, [r4, #12]
  404d4e:	685a      	ldr	r2, [r3, #4]
  404d50:	68a6      	ldr	r6, [r4, #8]
  404d52:	f042 0201 	orr.w	r2, r2, #1
  404d56:	60f1      	str	r1, [r6, #12]
  404d58:	4628      	mov	r0, r5
  404d5a:	608e      	str	r6, [r1, #8]
  404d5c:	605a      	str	r2, [r3, #4]
  404d5e:	f000 fabf 	bl	4052e0 <__malloc_unlock>
  404d62:	3408      	adds	r4, #8
  404d64:	4620      	mov	r0, r4
  404d66:	b003      	add	sp, #12
  404d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d6c:	4423      	add	r3, r4
  404d6e:	4628      	mov	r0, r5
  404d70:	685a      	ldr	r2, [r3, #4]
  404d72:	f042 0201 	orr.w	r2, r2, #1
  404d76:	605a      	str	r2, [r3, #4]
  404d78:	f000 fab2 	bl	4052e0 <__malloc_unlock>
  404d7c:	3408      	adds	r4, #8
  404d7e:	4620      	mov	r0, r4
  404d80:	b003      	add	sp, #12
  404d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d86:	68bc      	ldr	r4, [r7, #8]
  404d88:	6863      	ldr	r3, [r4, #4]
  404d8a:	f023 0803 	bic.w	r8, r3, #3
  404d8e:	45b0      	cmp	r8, r6
  404d90:	d304      	bcc.n	404d9c <_malloc_r+0x200>
  404d92:	eba8 0306 	sub.w	r3, r8, r6
  404d96:	2b0f      	cmp	r3, #15
  404d98:	f300 8085 	bgt.w	404ea6 <_malloc_r+0x30a>
  404d9c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404ef8 <_malloc_r+0x35c>
  404da0:	4b50      	ldr	r3, [pc, #320]	; (404ee4 <_malloc_r+0x348>)
  404da2:	f8d9 2000 	ldr.w	r2, [r9]
  404da6:	681b      	ldr	r3, [r3, #0]
  404da8:	3201      	adds	r2, #1
  404daa:	4433      	add	r3, r6
  404dac:	eb04 0a08 	add.w	sl, r4, r8
  404db0:	f000 8155 	beq.w	40505e <_malloc_r+0x4c2>
  404db4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404db8:	330f      	adds	r3, #15
  404dba:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404dbe:	f02b 0b0f 	bic.w	fp, fp, #15
  404dc2:	4659      	mov	r1, fp
  404dc4:	4628      	mov	r0, r5
  404dc6:	f000 fd8b 	bl	4058e0 <_sbrk_r>
  404dca:	1c41      	adds	r1, r0, #1
  404dcc:	4602      	mov	r2, r0
  404dce:	f000 80fc 	beq.w	404fca <_malloc_r+0x42e>
  404dd2:	4582      	cmp	sl, r0
  404dd4:	f200 80f7 	bhi.w	404fc6 <_malloc_r+0x42a>
  404dd8:	4b43      	ldr	r3, [pc, #268]	; (404ee8 <_malloc_r+0x34c>)
  404dda:	6819      	ldr	r1, [r3, #0]
  404ddc:	4459      	add	r1, fp
  404dde:	6019      	str	r1, [r3, #0]
  404de0:	f000 814d 	beq.w	40507e <_malloc_r+0x4e2>
  404de4:	f8d9 0000 	ldr.w	r0, [r9]
  404de8:	3001      	adds	r0, #1
  404dea:	bf1b      	ittet	ne
  404dec:	eba2 0a0a 	subne.w	sl, r2, sl
  404df0:	4451      	addne	r1, sl
  404df2:	f8c9 2000 	streq.w	r2, [r9]
  404df6:	6019      	strne	r1, [r3, #0]
  404df8:	f012 0107 	ands.w	r1, r2, #7
  404dfc:	f000 8115 	beq.w	40502a <_malloc_r+0x48e>
  404e00:	f1c1 0008 	rsb	r0, r1, #8
  404e04:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404e08:	4402      	add	r2, r0
  404e0a:	3108      	adds	r1, #8
  404e0c:	eb02 090b 	add.w	r9, r2, fp
  404e10:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404e14:	eba1 0909 	sub.w	r9, r1, r9
  404e18:	4649      	mov	r1, r9
  404e1a:	4628      	mov	r0, r5
  404e1c:	9301      	str	r3, [sp, #4]
  404e1e:	9200      	str	r2, [sp, #0]
  404e20:	f000 fd5e 	bl	4058e0 <_sbrk_r>
  404e24:	1c43      	adds	r3, r0, #1
  404e26:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404e2a:	f000 8143 	beq.w	4050b4 <_malloc_r+0x518>
  404e2e:	1a80      	subs	r0, r0, r2
  404e30:	4448      	add	r0, r9
  404e32:	f040 0001 	orr.w	r0, r0, #1
  404e36:	6819      	ldr	r1, [r3, #0]
  404e38:	60ba      	str	r2, [r7, #8]
  404e3a:	4449      	add	r1, r9
  404e3c:	42bc      	cmp	r4, r7
  404e3e:	6050      	str	r0, [r2, #4]
  404e40:	6019      	str	r1, [r3, #0]
  404e42:	d017      	beq.n	404e74 <_malloc_r+0x2d8>
  404e44:	f1b8 0f0f 	cmp.w	r8, #15
  404e48:	f240 80fb 	bls.w	405042 <_malloc_r+0x4a6>
  404e4c:	6860      	ldr	r0, [r4, #4]
  404e4e:	f1a8 020c 	sub.w	r2, r8, #12
  404e52:	f022 0207 	bic.w	r2, r2, #7
  404e56:	eb04 0e02 	add.w	lr, r4, r2
  404e5a:	f000 0001 	and.w	r0, r0, #1
  404e5e:	f04f 0c05 	mov.w	ip, #5
  404e62:	4310      	orrs	r0, r2
  404e64:	2a0f      	cmp	r2, #15
  404e66:	6060      	str	r0, [r4, #4]
  404e68:	f8ce c004 	str.w	ip, [lr, #4]
  404e6c:	f8ce c008 	str.w	ip, [lr, #8]
  404e70:	f200 8117 	bhi.w	4050a2 <_malloc_r+0x506>
  404e74:	4b1d      	ldr	r3, [pc, #116]	; (404eec <_malloc_r+0x350>)
  404e76:	68bc      	ldr	r4, [r7, #8]
  404e78:	681a      	ldr	r2, [r3, #0]
  404e7a:	4291      	cmp	r1, r2
  404e7c:	bf88      	it	hi
  404e7e:	6019      	strhi	r1, [r3, #0]
  404e80:	4b1b      	ldr	r3, [pc, #108]	; (404ef0 <_malloc_r+0x354>)
  404e82:	681a      	ldr	r2, [r3, #0]
  404e84:	4291      	cmp	r1, r2
  404e86:	6862      	ldr	r2, [r4, #4]
  404e88:	bf88      	it	hi
  404e8a:	6019      	strhi	r1, [r3, #0]
  404e8c:	f022 0203 	bic.w	r2, r2, #3
  404e90:	4296      	cmp	r6, r2
  404e92:	eba2 0306 	sub.w	r3, r2, r6
  404e96:	d801      	bhi.n	404e9c <_malloc_r+0x300>
  404e98:	2b0f      	cmp	r3, #15
  404e9a:	dc04      	bgt.n	404ea6 <_malloc_r+0x30a>
  404e9c:	4628      	mov	r0, r5
  404e9e:	f000 fa1f 	bl	4052e0 <__malloc_unlock>
  404ea2:	2400      	movs	r4, #0
  404ea4:	e740      	b.n	404d28 <_malloc_r+0x18c>
  404ea6:	19a2      	adds	r2, r4, r6
  404ea8:	f043 0301 	orr.w	r3, r3, #1
  404eac:	f046 0601 	orr.w	r6, r6, #1
  404eb0:	6066      	str	r6, [r4, #4]
  404eb2:	4628      	mov	r0, r5
  404eb4:	60ba      	str	r2, [r7, #8]
  404eb6:	6053      	str	r3, [r2, #4]
  404eb8:	f000 fa12 	bl	4052e0 <__malloc_unlock>
  404ebc:	3408      	adds	r4, #8
  404ebe:	4620      	mov	r0, r4
  404ec0:	b003      	add	sp, #12
  404ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ec6:	2b14      	cmp	r3, #20
  404ec8:	d971      	bls.n	404fae <_malloc_r+0x412>
  404eca:	2b54      	cmp	r3, #84	; 0x54
  404ecc:	f200 80a3 	bhi.w	405016 <_malloc_r+0x47a>
  404ed0:	0b33      	lsrs	r3, r6, #12
  404ed2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404ed6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404eda:	00c3      	lsls	r3, r0, #3
  404edc:	e680      	b.n	404be0 <_malloc_r+0x44>
  404ede:	bf00      	nop
  404ee0:	2040045c 	.word	0x2040045c
  404ee4:	20400cc0 	.word	0x20400cc0
  404ee8:	20400c90 	.word	0x20400c90
  404eec:	20400cb8 	.word	0x20400cb8
  404ef0:	20400cbc 	.word	0x20400cbc
  404ef4:	20400464 	.word	0x20400464
  404ef8:	20400864 	.word	0x20400864
  404efc:	0a5a      	lsrs	r2, r3, #9
  404efe:	2a04      	cmp	r2, #4
  404f00:	d95b      	bls.n	404fba <_malloc_r+0x41e>
  404f02:	2a14      	cmp	r2, #20
  404f04:	f200 80ae 	bhi.w	405064 <_malloc_r+0x4c8>
  404f08:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404f0c:	00c9      	lsls	r1, r1, #3
  404f0e:	325b      	adds	r2, #91	; 0x5b
  404f10:	eb07 0c01 	add.w	ip, r7, r1
  404f14:	5879      	ldr	r1, [r7, r1]
  404f16:	f1ac 0c08 	sub.w	ip, ip, #8
  404f1a:	458c      	cmp	ip, r1
  404f1c:	f000 8088 	beq.w	405030 <_malloc_r+0x494>
  404f20:	684a      	ldr	r2, [r1, #4]
  404f22:	f022 0203 	bic.w	r2, r2, #3
  404f26:	4293      	cmp	r3, r2
  404f28:	d273      	bcs.n	405012 <_malloc_r+0x476>
  404f2a:	6889      	ldr	r1, [r1, #8]
  404f2c:	458c      	cmp	ip, r1
  404f2e:	d1f7      	bne.n	404f20 <_malloc_r+0x384>
  404f30:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404f34:	687b      	ldr	r3, [r7, #4]
  404f36:	60e2      	str	r2, [r4, #12]
  404f38:	f8c4 c008 	str.w	ip, [r4, #8]
  404f3c:	6094      	str	r4, [r2, #8]
  404f3e:	f8cc 400c 	str.w	r4, [ip, #12]
  404f42:	e68f      	b.n	404c64 <_malloc_r+0xc8>
  404f44:	19a1      	adds	r1, r4, r6
  404f46:	f046 0c01 	orr.w	ip, r6, #1
  404f4a:	f042 0601 	orr.w	r6, r2, #1
  404f4e:	f8c4 c004 	str.w	ip, [r4, #4]
  404f52:	4628      	mov	r0, r5
  404f54:	6179      	str	r1, [r7, #20]
  404f56:	6139      	str	r1, [r7, #16]
  404f58:	f8c1 e00c 	str.w	lr, [r1, #12]
  404f5c:	f8c1 e008 	str.w	lr, [r1, #8]
  404f60:	604e      	str	r6, [r1, #4]
  404f62:	50e2      	str	r2, [r4, r3]
  404f64:	f000 f9bc 	bl	4052e0 <__malloc_unlock>
  404f68:	3408      	adds	r4, #8
  404f6a:	e6dd      	b.n	404d28 <_malloc_r+0x18c>
  404f6c:	687b      	ldr	r3, [r7, #4]
  404f6e:	e679      	b.n	404c64 <_malloc_r+0xc8>
  404f70:	f108 0801 	add.w	r8, r8, #1
  404f74:	f018 0f03 	tst.w	r8, #3
  404f78:	f10c 0c08 	add.w	ip, ip, #8
  404f7c:	f47f ae85 	bne.w	404c8a <_malloc_r+0xee>
  404f80:	e02d      	b.n	404fde <_malloc_r+0x442>
  404f82:	68dc      	ldr	r4, [r3, #12]
  404f84:	42a3      	cmp	r3, r4
  404f86:	bf08      	it	eq
  404f88:	3002      	addeq	r0, #2
  404f8a:	f43f ae3e 	beq.w	404c0a <_malloc_r+0x6e>
  404f8e:	e6bb      	b.n	404d08 <_malloc_r+0x16c>
  404f90:	4419      	add	r1, r3
  404f92:	461c      	mov	r4, r3
  404f94:	684a      	ldr	r2, [r1, #4]
  404f96:	68db      	ldr	r3, [r3, #12]
  404f98:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404f9c:	f042 0201 	orr.w	r2, r2, #1
  404fa0:	604a      	str	r2, [r1, #4]
  404fa2:	4628      	mov	r0, r5
  404fa4:	60f3      	str	r3, [r6, #12]
  404fa6:	609e      	str	r6, [r3, #8]
  404fa8:	f000 f99a 	bl	4052e0 <__malloc_unlock>
  404fac:	e6bc      	b.n	404d28 <_malloc_r+0x18c>
  404fae:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404fb2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404fb6:	00c3      	lsls	r3, r0, #3
  404fb8:	e612      	b.n	404be0 <_malloc_r+0x44>
  404fba:	099a      	lsrs	r2, r3, #6
  404fbc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404fc0:	00c9      	lsls	r1, r1, #3
  404fc2:	3238      	adds	r2, #56	; 0x38
  404fc4:	e7a4      	b.n	404f10 <_malloc_r+0x374>
  404fc6:	42bc      	cmp	r4, r7
  404fc8:	d054      	beq.n	405074 <_malloc_r+0x4d8>
  404fca:	68bc      	ldr	r4, [r7, #8]
  404fcc:	6862      	ldr	r2, [r4, #4]
  404fce:	f022 0203 	bic.w	r2, r2, #3
  404fd2:	e75d      	b.n	404e90 <_malloc_r+0x2f4>
  404fd4:	f859 3908 	ldr.w	r3, [r9], #-8
  404fd8:	4599      	cmp	r9, r3
  404fda:	f040 8086 	bne.w	4050ea <_malloc_r+0x54e>
  404fde:	f010 0f03 	tst.w	r0, #3
  404fe2:	f100 30ff 	add.w	r0, r0, #4294967295
  404fe6:	d1f5      	bne.n	404fd4 <_malloc_r+0x438>
  404fe8:	687b      	ldr	r3, [r7, #4]
  404fea:	ea23 0304 	bic.w	r3, r3, r4
  404fee:	607b      	str	r3, [r7, #4]
  404ff0:	0064      	lsls	r4, r4, #1
  404ff2:	429c      	cmp	r4, r3
  404ff4:	f63f aec7 	bhi.w	404d86 <_malloc_r+0x1ea>
  404ff8:	2c00      	cmp	r4, #0
  404ffa:	f43f aec4 	beq.w	404d86 <_malloc_r+0x1ea>
  404ffe:	421c      	tst	r4, r3
  405000:	4640      	mov	r0, r8
  405002:	f47f ae3e 	bne.w	404c82 <_malloc_r+0xe6>
  405006:	0064      	lsls	r4, r4, #1
  405008:	421c      	tst	r4, r3
  40500a:	f100 0004 	add.w	r0, r0, #4
  40500e:	d0fa      	beq.n	405006 <_malloc_r+0x46a>
  405010:	e637      	b.n	404c82 <_malloc_r+0xe6>
  405012:	468c      	mov	ip, r1
  405014:	e78c      	b.n	404f30 <_malloc_r+0x394>
  405016:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40501a:	d815      	bhi.n	405048 <_malloc_r+0x4ac>
  40501c:	0bf3      	lsrs	r3, r6, #15
  40501e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405022:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405026:	00c3      	lsls	r3, r0, #3
  405028:	e5da      	b.n	404be0 <_malloc_r+0x44>
  40502a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40502e:	e6ed      	b.n	404e0c <_malloc_r+0x270>
  405030:	687b      	ldr	r3, [r7, #4]
  405032:	1092      	asrs	r2, r2, #2
  405034:	2101      	movs	r1, #1
  405036:	fa01 f202 	lsl.w	r2, r1, r2
  40503a:	4313      	orrs	r3, r2
  40503c:	607b      	str	r3, [r7, #4]
  40503e:	4662      	mov	r2, ip
  405040:	e779      	b.n	404f36 <_malloc_r+0x39a>
  405042:	2301      	movs	r3, #1
  405044:	6053      	str	r3, [r2, #4]
  405046:	e729      	b.n	404e9c <_malloc_r+0x300>
  405048:	f240 5254 	movw	r2, #1364	; 0x554
  40504c:	4293      	cmp	r3, r2
  40504e:	d822      	bhi.n	405096 <_malloc_r+0x4fa>
  405050:	0cb3      	lsrs	r3, r6, #18
  405052:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405056:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40505a:	00c3      	lsls	r3, r0, #3
  40505c:	e5c0      	b.n	404be0 <_malloc_r+0x44>
  40505e:	f103 0b10 	add.w	fp, r3, #16
  405062:	e6ae      	b.n	404dc2 <_malloc_r+0x226>
  405064:	2a54      	cmp	r2, #84	; 0x54
  405066:	d829      	bhi.n	4050bc <_malloc_r+0x520>
  405068:	0b1a      	lsrs	r2, r3, #12
  40506a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40506e:	00c9      	lsls	r1, r1, #3
  405070:	326e      	adds	r2, #110	; 0x6e
  405072:	e74d      	b.n	404f10 <_malloc_r+0x374>
  405074:	4b20      	ldr	r3, [pc, #128]	; (4050f8 <_malloc_r+0x55c>)
  405076:	6819      	ldr	r1, [r3, #0]
  405078:	4459      	add	r1, fp
  40507a:	6019      	str	r1, [r3, #0]
  40507c:	e6b2      	b.n	404de4 <_malloc_r+0x248>
  40507e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405082:	2800      	cmp	r0, #0
  405084:	f47f aeae 	bne.w	404de4 <_malloc_r+0x248>
  405088:	eb08 030b 	add.w	r3, r8, fp
  40508c:	68ba      	ldr	r2, [r7, #8]
  40508e:	f043 0301 	orr.w	r3, r3, #1
  405092:	6053      	str	r3, [r2, #4]
  405094:	e6ee      	b.n	404e74 <_malloc_r+0x2d8>
  405096:	207f      	movs	r0, #127	; 0x7f
  405098:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40509c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4050a0:	e59e      	b.n	404be0 <_malloc_r+0x44>
  4050a2:	f104 0108 	add.w	r1, r4, #8
  4050a6:	4628      	mov	r0, r5
  4050a8:	9300      	str	r3, [sp, #0]
  4050aa:	f000 fe17 	bl	405cdc <_free_r>
  4050ae:	9b00      	ldr	r3, [sp, #0]
  4050b0:	6819      	ldr	r1, [r3, #0]
  4050b2:	e6df      	b.n	404e74 <_malloc_r+0x2d8>
  4050b4:	2001      	movs	r0, #1
  4050b6:	f04f 0900 	mov.w	r9, #0
  4050ba:	e6bc      	b.n	404e36 <_malloc_r+0x29a>
  4050bc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4050c0:	d805      	bhi.n	4050ce <_malloc_r+0x532>
  4050c2:	0bda      	lsrs	r2, r3, #15
  4050c4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4050c8:	00c9      	lsls	r1, r1, #3
  4050ca:	3277      	adds	r2, #119	; 0x77
  4050cc:	e720      	b.n	404f10 <_malloc_r+0x374>
  4050ce:	f240 5154 	movw	r1, #1364	; 0x554
  4050d2:	428a      	cmp	r2, r1
  4050d4:	d805      	bhi.n	4050e2 <_malloc_r+0x546>
  4050d6:	0c9a      	lsrs	r2, r3, #18
  4050d8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4050dc:	00c9      	lsls	r1, r1, #3
  4050de:	327c      	adds	r2, #124	; 0x7c
  4050e0:	e716      	b.n	404f10 <_malloc_r+0x374>
  4050e2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4050e6:	227e      	movs	r2, #126	; 0x7e
  4050e8:	e712      	b.n	404f10 <_malloc_r+0x374>
  4050ea:	687b      	ldr	r3, [r7, #4]
  4050ec:	e780      	b.n	404ff0 <_malloc_r+0x454>
  4050ee:	08f0      	lsrs	r0, r6, #3
  4050f0:	f106 0308 	add.w	r3, r6, #8
  4050f4:	e600      	b.n	404cf8 <_malloc_r+0x15c>
  4050f6:	bf00      	nop
  4050f8:	20400c90 	.word	0x20400c90
  4050fc:	00000000 	.word	0x00000000

00405100 <memchr>:
  405100:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405104:	2a10      	cmp	r2, #16
  405106:	db2b      	blt.n	405160 <memchr+0x60>
  405108:	f010 0f07 	tst.w	r0, #7
  40510c:	d008      	beq.n	405120 <memchr+0x20>
  40510e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405112:	3a01      	subs	r2, #1
  405114:	428b      	cmp	r3, r1
  405116:	d02d      	beq.n	405174 <memchr+0x74>
  405118:	f010 0f07 	tst.w	r0, #7
  40511c:	b342      	cbz	r2, 405170 <memchr+0x70>
  40511e:	d1f6      	bne.n	40510e <memchr+0xe>
  405120:	b4f0      	push	{r4, r5, r6, r7}
  405122:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405126:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40512a:	f022 0407 	bic.w	r4, r2, #7
  40512e:	f07f 0700 	mvns.w	r7, #0
  405132:	2300      	movs	r3, #0
  405134:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405138:	3c08      	subs	r4, #8
  40513a:	ea85 0501 	eor.w	r5, r5, r1
  40513e:	ea86 0601 	eor.w	r6, r6, r1
  405142:	fa85 f547 	uadd8	r5, r5, r7
  405146:	faa3 f587 	sel	r5, r3, r7
  40514a:	fa86 f647 	uadd8	r6, r6, r7
  40514e:	faa5 f687 	sel	r6, r5, r7
  405152:	b98e      	cbnz	r6, 405178 <memchr+0x78>
  405154:	d1ee      	bne.n	405134 <memchr+0x34>
  405156:	bcf0      	pop	{r4, r5, r6, r7}
  405158:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40515c:	f002 0207 	and.w	r2, r2, #7
  405160:	b132      	cbz	r2, 405170 <memchr+0x70>
  405162:	f810 3b01 	ldrb.w	r3, [r0], #1
  405166:	3a01      	subs	r2, #1
  405168:	ea83 0301 	eor.w	r3, r3, r1
  40516c:	b113      	cbz	r3, 405174 <memchr+0x74>
  40516e:	d1f8      	bne.n	405162 <memchr+0x62>
  405170:	2000      	movs	r0, #0
  405172:	4770      	bx	lr
  405174:	3801      	subs	r0, #1
  405176:	4770      	bx	lr
  405178:	2d00      	cmp	r5, #0
  40517a:	bf06      	itte	eq
  40517c:	4635      	moveq	r5, r6
  40517e:	3803      	subeq	r0, #3
  405180:	3807      	subne	r0, #7
  405182:	f015 0f01 	tst.w	r5, #1
  405186:	d107      	bne.n	405198 <memchr+0x98>
  405188:	3001      	adds	r0, #1
  40518a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40518e:	bf02      	ittt	eq
  405190:	3001      	addeq	r0, #1
  405192:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405196:	3001      	addeq	r0, #1
  405198:	bcf0      	pop	{r4, r5, r6, r7}
  40519a:	3801      	subs	r0, #1
  40519c:	4770      	bx	lr
  40519e:	bf00      	nop

004051a0 <memcpy>:
  4051a0:	4684      	mov	ip, r0
  4051a2:	ea41 0300 	orr.w	r3, r1, r0
  4051a6:	f013 0303 	ands.w	r3, r3, #3
  4051aa:	d16d      	bne.n	405288 <memcpy+0xe8>
  4051ac:	3a40      	subs	r2, #64	; 0x40
  4051ae:	d341      	bcc.n	405234 <memcpy+0x94>
  4051b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4051b4:	f840 3b04 	str.w	r3, [r0], #4
  4051b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4051bc:	f840 3b04 	str.w	r3, [r0], #4
  4051c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4051c4:	f840 3b04 	str.w	r3, [r0], #4
  4051c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4051cc:	f840 3b04 	str.w	r3, [r0], #4
  4051d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4051d4:	f840 3b04 	str.w	r3, [r0], #4
  4051d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4051dc:	f840 3b04 	str.w	r3, [r0], #4
  4051e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4051e4:	f840 3b04 	str.w	r3, [r0], #4
  4051e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4051ec:	f840 3b04 	str.w	r3, [r0], #4
  4051f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4051f4:	f840 3b04 	str.w	r3, [r0], #4
  4051f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4051fc:	f840 3b04 	str.w	r3, [r0], #4
  405200:	f851 3b04 	ldr.w	r3, [r1], #4
  405204:	f840 3b04 	str.w	r3, [r0], #4
  405208:	f851 3b04 	ldr.w	r3, [r1], #4
  40520c:	f840 3b04 	str.w	r3, [r0], #4
  405210:	f851 3b04 	ldr.w	r3, [r1], #4
  405214:	f840 3b04 	str.w	r3, [r0], #4
  405218:	f851 3b04 	ldr.w	r3, [r1], #4
  40521c:	f840 3b04 	str.w	r3, [r0], #4
  405220:	f851 3b04 	ldr.w	r3, [r1], #4
  405224:	f840 3b04 	str.w	r3, [r0], #4
  405228:	f851 3b04 	ldr.w	r3, [r1], #4
  40522c:	f840 3b04 	str.w	r3, [r0], #4
  405230:	3a40      	subs	r2, #64	; 0x40
  405232:	d2bd      	bcs.n	4051b0 <memcpy+0x10>
  405234:	3230      	adds	r2, #48	; 0x30
  405236:	d311      	bcc.n	40525c <memcpy+0xbc>
  405238:	f851 3b04 	ldr.w	r3, [r1], #4
  40523c:	f840 3b04 	str.w	r3, [r0], #4
  405240:	f851 3b04 	ldr.w	r3, [r1], #4
  405244:	f840 3b04 	str.w	r3, [r0], #4
  405248:	f851 3b04 	ldr.w	r3, [r1], #4
  40524c:	f840 3b04 	str.w	r3, [r0], #4
  405250:	f851 3b04 	ldr.w	r3, [r1], #4
  405254:	f840 3b04 	str.w	r3, [r0], #4
  405258:	3a10      	subs	r2, #16
  40525a:	d2ed      	bcs.n	405238 <memcpy+0x98>
  40525c:	320c      	adds	r2, #12
  40525e:	d305      	bcc.n	40526c <memcpy+0xcc>
  405260:	f851 3b04 	ldr.w	r3, [r1], #4
  405264:	f840 3b04 	str.w	r3, [r0], #4
  405268:	3a04      	subs	r2, #4
  40526a:	d2f9      	bcs.n	405260 <memcpy+0xc0>
  40526c:	3204      	adds	r2, #4
  40526e:	d008      	beq.n	405282 <memcpy+0xe2>
  405270:	07d2      	lsls	r2, r2, #31
  405272:	bf1c      	itt	ne
  405274:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405278:	f800 3b01 	strbne.w	r3, [r0], #1
  40527c:	d301      	bcc.n	405282 <memcpy+0xe2>
  40527e:	880b      	ldrh	r3, [r1, #0]
  405280:	8003      	strh	r3, [r0, #0]
  405282:	4660      	mov	r0, ip
  405284:	4770      	bx	lr
  405286:	bf00      	nop
  405288:	2a08      	cmp	r2, #8
  40528a:	d313      	bcc.n	4052b4 <memcpy+0x114>
  40528c:	078b      	lsls	r3, r1, #30
  40528e:	d08d      	beq.n	4051ac <memcpy+0xc>
  405290:	f010 0303 	ands.w	r3, r0, #3
  405294:	d08a      	beq.n	4051ac <memcpy+0xc>
  405296:	f1c3 0304 	rsb	r3, r3, #4
  40529a:	1ad2      	subs	r2, r2, r3
  40529c:	07db      	lsls	r3, r3, #31
  40529e:	bf1c      	itt	ne
  4052a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4052a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4052a8:	d380      	bcc.n	4051ac <memcpy+0xc>
  4052aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4052ae:	f820 3b02 	strh.w	r3, [r0], #2
  4052b2:	e77b      	b.n	4051ac <memcpy+0xc>
  4052b4:	3a04      	subs	r2, #4
  4052b6:	d3d9      	bcc.n	40526c <memcpy+0xcc>
  4052b8:	3a01      	subs	r2, #1
  4052ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4052be:	f800 3b01 	strb.w	r3, [r0], #1
  4052c2:	d2f9      	bcs.n	4052b8 <memcpy+0x118>
  4052c4:	780b      	ldrb	r3, [r1, #0]
  4052c6:	7003      	strb	r3, [r0, #0]
  4052c8:	784b      	ldrb	r3, [r1, #1]
  4052ca:	7043      	strb	r3, [r0, #1]
  4052cc:	788b      	ldrb	r3, [r1, #2]
  4052ce:	7083      	strb	r3, [r0, #2]
  4052d0:	4660      	mov	r0, ip
  4052d2:	4770      	bx	lr

004052d4 <__malloc_lock>:
  4052d4:	4801      	ldr	r0, [pc, #4]	; (4052dc <__malloc_lock+0x8>)
  4052d6:	f7ff bc5d 	b.w	404b94 <__retarget_lock_acquire_recursive>
  4052da:	bf00      	nop
  4052dc:	20400cd4 	.word	0x20400cd4

004052e0 <__malloc_unlock>:
  4052e0:	4801      	ldr	r0, [pc, #4]	; (4052e8 <__malloc_unlock+0x8>)
  4052e2:	f7ff bc59 	b.w	404b98 <__retarget_lock_release_recursive>
  4052e6:	bf00      	nop
  4052e8:	20400cd4 	.word	0x20400cd4

004052ec <_Balloc>:
  4052ec:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4052ee:	b570      	push	{r4, r5, r6, lr}
  4052f0:	4605      	mov	r5, r0
  4052f2:	460c      	mov	r4, r1
  4052f4:	b14b      	cbz	r3, 40530a <_Balloc+0x1e>
  4052f6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4052fa:	b180      	cbz	r0, 40531e <_Balloc+0x32>
  4052fc:	6802      	ldr	r2, [r0, #0]
  4052fe:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405302:	2300      	movs	r3, #0
  405304:	6103      	str	r3, [r0, #16]
  405306:	60c3      	str	r3, [r0, #12]
  405308:	bd70      	pop	{r4, r5, r6, pc}
  40530a:	2221      	movs	r2, #33	; 0x21
  40530c:	2104      	movs	r1, #4
  40530e:	f000 fc65 	bl	405bdc <_calloc_r>
  405312:	64e8      	str	r0, [r5, #76]	; 0x4c
  405314:	4603      	mov	r3, r0
  405316:	2800      	cmp	r0, #0
  405318:	d1ed      	bne.n	4052f6 <_Balloc+0xa>
  40531a:	2000      	movs	r0, #0
  40531c:	bd70      	pop	{r4, r5, r6, pc}
  40531e:	2101      	movs	r1, #1
  405320:	fa01 f604 	lsl.w	r6, r1, r4
  405324:	1d72      	adds	r2, r6, #5
  405326:	4628      	mov	r0, r5
  405328:	0092      	lsls	r2, r2, #2
  40532a:	f000 fc57 	bl	405bdc <_calloc_r>
  40532e:	2800      	cmp	r0, #0
  405330:	d0f3      	beq.n	40531a <_Balloc+0x2e>
  405332:	6044      	str	r4, [r0, #4]
  405334:	6086      	str	r6, [r0, #8]
  405336:	e7e4      	b.n	405302 <_Balloc+0x16>

00405338 <_Bfree>:
  405338:	b131      	cbz	r1, 405348 <_Bfree+0x10>
  40533a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40533c:	684a      	ldr	r2, [r1, #4]
  40533e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405342:	6008      	str	r0, [r1, #0]
  405344:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405348:	4770      	bx	lr
  40534a:	bf00      	nop

0040534c <__multadd>:
  40534c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40534e:	690c      	ldr	r4, [r1, #16]
  405350:	b083      	sub	sp, #12
  405352:	460d      	mov	r5, r1
  405354:	4606      	mov	r6, r0
  405356:	f101 0e14 	add.w	lr, r1, #20
  40535a:	2700      	movs	r7, #0
  40535c:	f8de 0000 	ldr.w	r0, [lr]
  405360:	b281      	uxth	r1, r0
  405362:	fb02 3301 	mla	r3, r2, r1, r3
  405366:	0c01      	lsrs	r1, r0, #16
  405368:	0c18      	lsrs	r0, r3, #16
  40536a:	fb02 0101 	mla	r1, r2, r1, r0
  40536e:	b29b      	uxth	r3, r3
  405370:	3701      	adds	r7, #1
  405372:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405376:	42bc      	cmp	r4, r7
  405378:	f84e 3b04 	str.w	r3, [lr], #4
  40537c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405380:	dcec      	bgt.n	40535c <__multadd+0x10>
  405382:	b13b      	cbz	r3, 405394 <__multadd+0x48>
  405384:	68aa      	ldr	r2, [r5, #8]
  405386:	4294      	cmp	r4, r2
  405388:	da07      	bge.n	40539a <__multadd+0x4e>
  40538a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40538e:	3401      	adds	r4, #1
  405390:	6153      	str	r3, [r2, #20]
  405392:	612c      	str	r4, [r5, #16]
  405394:	4628      	mov	r0, r5
  405396:	b003      	add	sp, #12
  405398:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40539a:	6869      	ldr	r1, [r5, #4]
  40539c:	9301      	str	r3, [sp, #4]
  40539e:	3101      	adds	r1, #1
  4053a0:	4630      	mov	r0, r6
  4053a2:	f7ff ffa3 	bl	4052ec <_Balloc>
  4053a6:	692a      	ldr	r2, [r5, #16]
  4053a8:	3202      	adds	r2, #2
  4053aa:	f105 010c 	add.w	r1, r5, #12
  4053ae:	4607      	mov	r7, r0
  4053b0:	0092      	lsls	r2, r2, #2
  4053b2:	300c      	adds	r0, #12
  4053b4:	f7ff fef4 	bl	4051a0 <memcpy>
  4053b8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4053ba:	6869      	ldr	r1, [r5, #4]
  4053bc:	9b01      	ldr	r3, [sp, #4]
  4053be:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4053c2:	6028      	str	r0, [r5, #0]
  4053c4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4053c8:	463d      	mov	r5, r7
  4053ca:	e7de      	b.n	40538a <__multadd+0x3e>

004053cc <__hi0bits>:
  4053cc:	0c02      	lsrs	r2, r0, #16
  4053ce:	0412      	lsls	r2, r2, #16
  4053d0:	4603      	mov	r3, r0
  4053d2:	b9b2      	cbnz	r2, 405402 <__hi0bits+0x36>
  4053d4:	0403      	lsls	r3, r0, #16
  4053d6:	2010      	movs	r0, #16
  4053d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4053dc:	bf04      	itt	eq
  4053de:	021b      	lsleq	r3, r3, #8
  4053e0:	3008      	addeq	r0, #8
  4053e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4053e6:	bf04      	itt	eq
  4053e8:	011b      	lsleq	r3, r3, #4
  4053ea:	3004      	addeq	r0, #4
  4053ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4053f0:	bf04      	itt	eq
  4053f2:	009b      	lsleq	r3, r3, #2
  4053f4:	3002      	addeq	r0, #2
  4053f6:	2b00      	cmp	r3, #0
  4053f8:	db02      	blt.n	405400 <__hi0bits+0x34>
  4053fa:	005b      	lsls	r3, r3, #1
  4053fc:	d403      	bmi.n	405406 <__hi0bits+0x3a>
  4053fe:	2020      	movs	r0, #32
  405400:	4770      	bx	lr
  405402:	2000      	movs	r0, #0
  405404:	e7e8      	b.n	4053d8 <__hi0bits+0xc>
  405406:	3001      	adds	r0, #1
  405408:	4770      	bx	lr
  40540a:	bf00      	nop

0040540c <__lo0bits>:
  40540c:	6803      	ldr	r3, [r0, #0]
  40540e:	f013 0207 	ands.w	r2, r3, #7
  405412:	4601      	mov	r1, r0
  405414:	d007      	beq.n	405426 <__lo0bits+0x1a>
  405416:	07da      	lsls	r2, r3, #31
  405418:	d421      	bmi.n	40545e <__lo0bits+0x52>
  40541a:	0798      	lsls	r0, r3, #30
  40541c:	d421      	bmi.n	405462 <__lo0bits+0x56>
  40541e:	089b      	lsrs	r3, r3, #2
  405420:	600b      	str	r3, [r1, #0]
  405422:	2002      	movs	r0, #2
  405424:	4770      	bx	lr
  405426:	b298      	uxth	r0, r3
  405428:	b198      	cbz	r0, 405452 <__lo0bits+0x46>
  40542a:	4610      	mov	r0, r2
  40542c:	f013 0fff 	tst.w	r3, #255	; 0xff
  405430:	bf04      	itt	eq
  405432:	0a1b      	lsreq	r3, r3, #8
  405434:	3008      	addeq	r0, #8
  405436:	071a      	lsls	r2, r3, #28
  405438:	bf04      	itt	eq
  40543a:	091b      	lsreq	r3, r3, #4
  40543c:	3004      	addeq	r0, #4
  40543e:	079a      	lsls	r2, r3, #30
  405440:	bf04      	itt	eq
  405442:	089b      	lsreq	r3, r3, #2
  405444:	3002      	addeq	r0, #2
  405446:	07da      	lsls	r2, r3, #31
  405448:	d407      	bmi.n	40545a <__lo0bits+0x4e>
  40544a:	085b      	lsrs	r3, r3, #1
  40544c:	d104      	bne.n	405458 <__lo0bits+0x4c>
  40544e:	2020      	movs	r0, #32
  405450:	4770      	bx	lr
  405452:	0c1b      	lsrs	r3, r3, #16
  405454:	2010      	movs	r0, #16
  405456:	e7e9      	b.n	40542c <__lo0bits+0x20>
  405458:	3001      	adds	r0, #1
  40545a:	600b      	str	r3, [r1, #0]
  40545c:	4770      	bx	lr
  40545e:	2000      	movs	r0, #0
  405460:	4770      	bx	lr
  405462:	085b      	lsrs	r3, r3, #1
  405464:	600b      	str	r3, [r1, #0]
  405466:	2001      	movs	r0, #1
  405468:	4770      	bx	lr
  40546a:	bf00      	nop

0040546c <__i2b>:
  40546c:	b510      	push	{r4, lr}
  40546e:	460c      	mov	r4, r1
  405470:	2101      	movs	r1, #1
  405472:	f7ff ff3b 	bl	4052ec <_Balloc>
  405476:	2201      	movs	r2, #1
  405478:	6144      	str	r4, [r0, #20]
  40547a:	6102      	str	r2, [r0, #16]
  40547c:	bd10      	pop	{r4, pc}
  40547e:	bf00      	nop

00405480 <__multiply>:
  405480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405484:	690c      	ldr	r4, [r1, #16]
  405486:	6915      	ldr	r5, [r2, #16]
  405488:	42ac      	cmp	r4, r5
  40548a:	b083      	sub	sp, #12
  40548c:	468b      	mov	fp, r1
  40548e:	4616      	mov	r6, r2
  405490:	da04      	bge.n	40549c <__multiply+0x1c>
  405492:	4622      	mov	r2, r4
  405494:	46b3      	mov	fp, r6
  405496:	462c      	mov	r4, r5
  405498:	460e      	mov	r6, r1
  40549a:	4615      	mov	r5, r2
  40549c:	f8db 3008 	ldr.w	r3, [fp, #8]
  4054a0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4054a4:	eb04 0805 	add.w	r8, r4, r5
  4054a8:	4598      	cmp	r8, r3
  4054aa:	bfc8      	it	gt
  4054ac:	3101      	addgt	r1, #1
  4054ae:	f7ff ff1d 	bl	4052ec <_Balloc>
  4054b2:	f100 0914 	add.w	r9, r0, #20
  4054b6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4054ba:	45d1      	cmp	r9, sl
  4054bc:	9000      	str	r0, [sp, #0]
  4054be:	d205      	bcs.n	4054cc <__multiply+0x4c>
  4054c0:	464b      	mov	r3, r9
  4054c2:	2100      	movs	r1, #0
  4054c4:	f843 1b04 	str.w	r1, [r3], #4
  4054c8:	459a      	cmp	sl, r3
  4054ca:	d8fb      	bhi.n	4054c4 <__multiply+0x44>
  4054cc:	f106 0c14 	add.w	ip, r6, #20
  4054d0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4054d4:	f10b 0b14 	add.w	fp, fp, #20
  4054d8:	459c      	cmp	ip, r3
  4054da:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4054de:	d24c      	bcs.n	40557a <__multiply+0xfa>
  4054e0:	f8cd a004 	str.w	sl, [sp, #4]
  4054e4:	469a      	mov	sl, r3
  4054e6:	f8dc 5000 	ldr.w	r5, [ip]
  4054ea:	b2af      	uxth	r7, r5
  4054ec:	b1ef      	cbz	r7, 40552a <__multiply+0xaa>
  4054ee:	2100      	movs	r1, #0
  4054f0:	464d      	mov	r5, r9
  4054f2:	465e      	mov	r6, fp
  4054f4:	460c      	mov	r4, r1
  4054f6:	f856 2b04 	ldr.w	r2, [r6], #4
  4054fa:	6828      	ldr	r0, [r5, #0]
  4054fc:	b293      	uxth	r3, r2
  4054fe:	b281      	uxth	r1, r0
  405500:	fb07 1303 	mla	r3, r7, r3, r1
  405504:	0c12      	lsrs	r2, r2, #16
  405506:	0c01      	lsrs	r1, r0, #16
  405508:	4423      	add	r3, r4
  40550a:	fb07 1102 	mla	r1, r7, r2, r1
  40550e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405512:	b29b      	uxth	r3, r3
  405514:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405518:	45b6      	cmp	lr, r6
  40551a:	f845 3b04 	str.w	r3, [r5], #4
  40551e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405522:	d8e8      	bhi.n	4054f6 <__multiply+0x76>
  405524:	602c      	str	r4, [r5, #0]
  405526:	f8dc 5000 	ldr.w	r5, [ip]
  40552a:	0c2d      	lsrs	r5, r5, #16
  40552c:	d01d      	beq.n	40556a <__multiply+0xea>
  40552e:	f8d9 3000 	ldr.w	r3, [r9]
  405532:	4648      	mov	r0, r9
  405534:	461c      	mov	r4, r3
  405536:	4659      	mov	r1, fp
  405538:	2200      	movs	r2, #0
  40553a:	880e      	ldrh	r6, [r1, #0]
  40553c:	0c24      	lsrs	r4, r4, #16
  40553e:	fb05 4406 	mla	r4, r5, r6, r4
  405542:	4422      	add	r2, r4
  405544:	b29b      	uxth	r3, r3
  405546:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40554a:	f840 3b04 	str.w	r3, [r0], #4
  40554e:	f851 3b04 	ldr.w	r3, [r1], #4
  405552:	6804      	ldr	r4, [r0, #0]
  405554:	0c1b      	lsrs	r3, r3, #16
  405556:	b2a6      	uxth	r6, r4
  405558:	fb05 6303 	mla	r3, r5, r3, r6
  40555c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405560:	458e      	cmp	lr, r1
  405562:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405566:	d8e8      	bhi.n	40553a <__multiply+0xba>
  405568:	6003      	str	r3, [r0, #0]
  40556a:	f10c 0c04 	add.w	ip, ip, #4
  40556e:	45e2      	cmp	sl, ip
  405570:	f109 0904 	add.w	r9, r9, #4
  405574:	d8b7      	bhi.n	4054e6 <__multiply+0x66>
  405576:	f8dd a004 	ldr.w	sl, [sp, #4]
  40557a:	f1b8 0f00 	cmp.w	r8, #0
  40557e:	dd0b      	ble.n	405598 <__multiply+0x118>
  405580:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405584:	f1aa 0a04 	sub.w	sl, sl, #4
  405588:	b11b      	cbz	r3, 405592 <__multiply+0x112>
  40558a:	e005      	b.n	405598 <__multiply+0x118>
  40558c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405590:	b913      	cbnz	r3, 405598 <__multiply+0x118>
  405592:	f1b8 0801 	subs.w	r8, r8, #1
  405596:	d1f9      	bne.n	40558c <__multiply+0x10c>
  405598:	9800      	ldr	r0, [sp, #0]
  40559a:	f8c0 8010 	str.w	r8, [r0, #16]
  40559e:	b003      	add	sp, #12
  4055a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004055a4 <__pow5mult>:
  4055a4:	f012 0303 	ands.w	r3, r2, #3
  4055a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4055ac:	4614      	mov	r4, r2
  4055ae:	4607      	mov	r7, r0
  4055b0:	d12e      	bne.n	405610 <__pow5mult+0x6c>
  4055b2:	460d      	mov	r5, r1
  4055b4:	10a4      	asrs	r4, r4, #2
  4055b6:	d01c      	beq.n	4055f2 <__pow5mult+0x4e>
  4055b8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4055ba:	b396      	cbz	r6, 405622 <__pow5mult+0x7e>
  4055bc:	07e3      	lsls	r3, r4, #31
  4055be:	f04f 0800 	mov.w	r8, #0
  4055c2:	d406      	bmi.n	4055d2 <__pow5mult+0x2e>
  4055c4:	1064      	asrs	r4, r4, #1
  4055c6:	d014      	beq.n	4055f2 <__pow5mult+0x4e>
  4055c8:	6830      	ldr	r0, [r6, #0]
  4055ca:	b1a8      	cbz	r0, 4055f8 <__pow5mult+0x54>
  4055cc:	4606      	mov	r6, r0
  4055ce:	07e3      	lsls	r3, r4, #31
  4055d0:	d5f8      	bpl.n	4055c4 <__pow5mult+0x20>
  4055d2:	4632      	mov	r2, r6
  4055d4:	4629      	mov	r1, r5
  4055d6:	4638      	mov	r0, r7
  4055d8:	f7ff ff52 	bl	405480 <__multiply>
  4055dc:	b1b5      	cbz	r5, 40560c <__pow5mult+0x68>
  4055de:	686a      	ldr	r2, [r5, #4]
  4055e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4055e2:	1064      	asrs	r4, r4, #1
  4055e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4055e8:	6029      	str	r1, [r5, #0]
  4055ea:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4055ee:	4605      	mov	r5, r0
  4055f0:	d1ea      	bne.n	4055c8 <__pow5mult+0x24>
  4055f2:	4628      	mov	r0, r5
  4055f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055f8:	4632      	mov	r2, r6
  4055fa:	4631      	mov	r1, r6
  4055fc:	4638      	mov	r0, r7
  4055fe:	f7ff ff3f 	bl	405480 <__multiply>
  405602:	6030      	str	r0, [r6, #0]
  405604:	f8c0 8000 	str.w	r8, [r0]
  405608:	4606      	mov	r6, r0
  40560a:	e7e0      	b.n	4055ce <__pow5mult+0x2a>
  40560c:	4605      	mov	r5, r0
  40560e:	e7d9      	b.n	4055c4 <__pow5mult+0x20>
  405610:	1e5a      	subs	r2, r3, #1
  405612:	4d0b      	ldr	r5, [pc, #44]	; (405640 <__pow5mult+0x9c>)
  405614:	2300      	movs	r3, #0
  405616:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40561a:	f7ff fe97 	bl	40534c <__multadd>
  40561e:	4605      	mov	r5, r0
  405620:	e7c8      	b.n	4055b4 <__pow5mult+0x10>
  405622:	2101      	movs	r1, #1
  405624:	4638      	mov	r0, r7
  405626:	f7ff fe61 	bl	4052ec <_Balloc>
  40562a:	f240 2171 	movw	r1, #625	; 0x271
  40562e:	2201      	movs	r2, #1
  405630:	2300      	movs	r3, #0
  405632:	6141      	str	r1, [r0, #20]
  405634:	6102      	str	r2, [r0, #16]
  405636:	4606      	mov	r6, r0
  405638:	64b8      	str	r0, [r7, #72]	; 0x48
  40563a:	6003      	str	r3, [r0, #0]
  40563c:	e7be      	b.n	4055bc <__pow5mult+0x18>
  40563e:	bf00      	nop
  405640:	00407360 	.word	0x00407360

00405644 <__lshift>:
  405644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405648:	4691      	mov	r9, r2
  40564a:	690a      	ldr	r2, [r1, #16]
  40564c:	688b      	ldr	r3, [r1, #8]
  40564e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405652:	eb04 0802 	add.w	r8, r4, r2
  405656:	f108 0501 	add.w	r5, r8, #1
  40565a:	429d      	cmp	r5, r3
  40565c:	460e      	mov	r6, r1
  40565e:	4607      	mov	r7, r0
  405660:	6849      	ldr	r1, [r1, #4]
  405662:	dd04      	ble.n	40566e <__lshift+0x2a>
  405664:	005b      	lsls	r3, r3, #1
  405666:	429d      	cmp	r5, r3
  405668:	f101 0101 	add.w	r1, r1, #1
  40566c:	dcfa      	bgt.n	405664 <__lshift+0x20>
  40566e:	4638      	mov	r0, r7
  405670:	f7ff fe3c 	bl	4052ec <_Balloc>
  405674:	2c00      	cmp	r4, #0
  405676:	f100 0314 	add.w	r3, r0, #20
  40567a:	dd06      	ble.n	40568a <__lshift+0x46>
  40567c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405680:	2100      	movs	r1, #0
  405682:	f843 1b04 	str.w	r1, [r3], #4
  405686:	429a      	cmp	r2, r3
  405688:	d1fb      	bne.n	405682 <__lshift+0x3e>
  40568a:	6934      	ldr	r4, [r6, #16]
  40568c:	f106 0114 	add.w	r1, r6, #20
  405690:	f019 091f 	ands.w	r9, r9, #31
  405694:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405698:	d01d      	beq.n	4056d6 <__lshift+0x92>
  40569a:	f1c9 0c20 	rsb	ip, r9, #32
  40569e:	2200      	movs	r2, #0
  4056a0:	680c      	ldr	r4, [r1, #0]
  4056a2:	fa04 f409 	lsl.w	r4, r4, r9
  4056a6:	4314      	orrs	r4, r2
  4056a8:	f843 4b04 	str.w	r4, [r3], #4
  4056ac:	f851 2b04 	ldr.w	r2, [r1], #4
  4056b0:	458e      	cmp	lr, r1
  4056b2:	fa22 f20c 	lsr.w	r2, r2, ip
  4056b6:	d8f3      	bhi.n	4056a0 <__lshift+0x5c>
  4056b8:	601a      	str	r2, [r3, #0]
  4056ba:	b10a      	cbz	r2, 4056c0 <__lshift+0x7c>
  4056bc:	f108 0502 	add.w	r5, r8, #2
  4056c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4056c2:	6872      	ldr	r2, [r6, #4]
  4056c4:	3d01      	subs	r5, #1
  4056c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4056ca:	6105      	str	r5, [r0, #16]
  4056cc:	6031      	str	r1, [r6, #0]
  4056ce:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4056d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4056d6:	3b04      	subs	r3, #4
  4056d8:	f851 2b04 	ldr.w	r2, [r1], #4
  4056dc:	f843 2f04 	str.w	r2, [r3, #4]!
  4056e0:	458e      	cmp	lr, r1
  4056e2:	d8f9      	bhi.n	4056d8 <__lshift+0x94>
  4056e4:	e7ec      	b.n	4056c0 <__lshift+0x7c>
  4056e6:	bf00      	nop

004056e8 <__mcmp>:
  4056e8:	b430      	push	{r4, r5}
  4056ea:	690b      	ldr	r3, [r1, #16]
  4056ec:	4605      	mov	r5, r0
  4056ee:	6900      	ldr	r0, [r0, #16]
  4056f0:	1ac0      	subs	r0, r0, r3
  4056f2:	d10f      	bne.n	405714 <__mcmp+0x2c>
  4056f4:	009b      	lsls	r3, r3, #2
  4056f6:	3514      	adds	r5, #20
  4056f8:	3114      	adds	r1, #20
  4056fa:	4419      	add	r1, r3
  4056fc:	442b      	add	r3, r5
  4056fe:	e001      	b.n	405704 <__mcmp+0x1c>
  405700:	429d      	cmp	r5, r3
  405702:	d207      	bcs.n	405714 <__mcmp+0x2c>
  405704:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405708:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40570c:	4294      	cmp	r4, r2
  40570e:	d0f7      	beq.n	405700 <__mcmp+0x18>
  405710:	d302      	bcc.n	405718 <__mcmp+0x30>
  405712:	2001      	movs	r0, #1
  405714:	bc30      	pop	{r4, r5}
  405716:	4770      	bx	lr
  405718:	f04f 30ff 	mov.w	r0, #4294967295
  40571c:	e7fa      	b.n	405714 <__mcmp+0x2c>
  40571e:	bf00      	nop

00405720 <__mdiff>:
  405720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405724:	690f      	ldr	r7, [r1, #16]
  405726:	460e      	mov	r6, r1
  405728:	6911      	ldr	r1, [r2, #16]
  40572a:	1a7f      	subs	r7, r7, r1
  40572c:	2f00      	cmp	r7, #0
  40572e:	4690      	mov	r8, r2
  405730:	d117      	bne.n	405762 <__mdiff+0x42>
  405732:	0089      	lsls	r1, r1, #2
  405734:	f106 0514 	add.w	r5, r6, #20
  405738:	f102 0e14 	add.w	lr, r2, #20
  40573c:	186b      	adds	r3, r5, r1
  40573e:	4471      	add	r1, lr
  405740:	e001      	b.n	405746 <__mdiff+0x26>
  405742:	429d      	cmp	r5, r3
  405744:	d25c      	bcs.n	405800 <__mdiff+0xe0>
  405746:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40574a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40574e:	42a2      	cmp	r2, r4
  405750:	d0f7      	beq.n	405742 <__mdiff+0x22>
  405752:	d25e      	bcs.n	405812 <__mdiff+0xf2>
  405754:	4633      	mov	r3, r6
  405756:	462c      	mov	r4, r5
  405758:	4646      	mov	r6, r8
  40575a:	4675      	mov	r5, lr
  40575c:	4698      	mov	r8, r3
  40575e:	2701      	movs	r7, #1
  405760:	e005      	b.n	40576e <__mdiff+0x4e>
  405762:	db58      	blt.n	405816 <__mdiff+0xf6>
  405764:	f106 0514 	add.w	r5, r6, #20
  405768:	f108 0414 	add.w	r4, r8, #20
  40576c:	2700      	movs	r7, #0
  40576e:	6871      	ldr	r1, [r6, #4]
  405770:	f7ff fdbc 	bl	4052ec <_Balloc>
  405774:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405778:	6936      	ldr	r6, [r6, #16]
  40577a:	60c7      	str	r7, [r0, #12]
  40577c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405780:	46a6      	mov	lr, r4
  405782:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405786:	f100 0414 	add.w	r4, r0, #20
  40578a:	2300      	movs	r3, #0
  40578c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405790:	f855 8b04 	ldr.w	r8, [r5], #4
  405794:	b28a      	uxth	r2, r1
  405796:	fa13 f388 	uxtah	r3, r3, r8
  40579a:	0c09      	lsrs	r1, r1, #16
  40579c:	1a9a      	subs	r2, r3, r2
  40579e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4057a2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4057a6:	b292      	uxth	r2, r2
  4057a8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4057ac:	45f4      	cmp	ip, lr
  4057ae:	f844 2b04 	str.w	r2, [r4], #4
  4057b2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4057b6:	d8e9      	bhi.n	40578c <__mdiff+0x6c>
  4057b8:	42af      	cmp	r7, r5
  4057ba:	d917      	bls.n	4057ec <__mdiff+0xcc>
  4057bc:	46a4      	mov	ip, r4
  4057be:	46ae      	mov	lr, r5
  4057c0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4057c4:	fa13 f382 	uxtah	r3, r3, r2
  4057c8:	1419      	asrs	r1, r3, #16
  4057ca:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4057ce:	b29b      	uxth	r3, r3
  4057d0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4057d4:	4577      	cmp	r7, lr
  4057d6:	f84c 2b04 	str.w	r2, [ip], #4
  4057da:	ea4f 4321 	mov.w	r3, r1, asr #16
  4057de:	d8ef      	bhi.n	4057c0 <__mdiff+0xa0>
  4057e0:	43ed      	mvns	r5, r5
  4057e2:	442f      	add	r7, r5
  4057e4:	f027 0703 	bic.w	r7, r7, #3
  4057e8:	3704      	adds	r7, #4
  4057ea:	443c      	add	r4, r7
  4057ec:	3c04      	subs	r4, #4
  4057ee:	b922      	cbnz	r2, 4057fa <__mdiff+0xda>
  4057f0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4057f4:	3e01      	subs	r6, #1
  4057f6:	2b00      	cmp	r3, #0
  4057f8:	d0fa      	beq.n	4057f0 <__mdiff+0xd0>
  4057fa:	6106      	str	r6, [r0, #16]
  4057fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405800:	2100      	movs	r1, #0
  405802:	f7ff fd73 	bl	4052ec <_Balloc>
  405806:	2201      	movs	r2, #1
  405808:	2300      	movs	r3, #0
  40580a:	6102      	str	r2, [r0, #16]
  40580c:	6143      	str	r3, [r0, #20]
  40580e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405812:	4674      	mov	r4, lr
  405814:	e7ab      	b.n	40576e <__mdiff+0x4e>
  405816:	4633      	mov	r3, r6
  405818:	f106 0414 	add.w	r4, r6, #20
  40581c:	f102 0514 	add.w	r5, r2, #20
  405820:	4616      	mov	r6, r2
  405822:	2701      	movs	r7, #1
  405824:	4698      	mov	r8, r3
  405826:	e7a2      	b.n	40576e <__mdiff+0x4e>

00405828 <__d2b>:
  405828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40582c:	b082      	sub	sp, #8
  40582e:	2101      	movs	r1, #1
  405830:	461c      	mov	r4, r3
  405832:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405836:	4615      	mov	r5, r2
  405838:	9e08      	ldr	r6, [sp, #32]
  40583a:	f7ff fd57 	bl	4052ec <_Balloc>
  40583e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405842:	4680      	mov	r8, r0
  405844:	b10f      	cbz	r7, 40584a <__d2b+0x22>
  405846:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40584a:	9401      	str	r4, [sp, #4]
  40584c:	b31d      	cbz	r5, 405896 <__d2b+0x6e>
  40584e:	a802      	add	r0, sp, #8
  405850:	f840 5d08 	str.w	r5, [r0, #-8]!
  405854:	f7ff fdda 	bl	40540c <__lo0bits>
  405858:	2800      	cmp	r0, #0
  40585a:	d134      	bne.n	4058c6 <__d2b+0x9e>
  40585c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405860:	f8c8 2014 	str.w	r2, [r8, #20]
  405864:	2b00      	cmp	r3, #0
  405866:	bf0c      	ite	eq
  405868:	2101      	moveq	r1, #1
  40586a:	2102      	movne	r1, #2
  40586c:	f8c8 3018 	str.w	r3, [r8, #24]
  405870:	f8c8 1010 	str.w	r1, [r8, #16]
  405874:	b9df      	cbnz	r7, 4058ae <__d2b+0x86>
  405876:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40587a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40587e:	6030      	str	r0, [r6, #0]
  405880:	6918      	ldr	r0, [r3, #16]
  405882:	f7ff fda3 	bl	4053cc <__hi0bits>
  405886:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405888:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40588c:	6018      	str	r0, [r3, #0]
  40588e:	4640      	mov	r0, r8
  405890:	b002      	add	sp, #8
  405892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405896:	a801      	add	r0, sp, #4
  405898:	f7ff fdb8 	bl	40540c <__lo0bits>
  40589c:	9b01      	ldr	r3, [sp, #4]
  40589e:	f8c8 3014 	str.w	r3, [r8, #20]
  4058a2:	2101      	movs	r1, #1
  4058a4:	3020      	adds	r0, #32
  4058a6:	f8c8 1010 	str.w	r1, [r8, #16]
  4058aa:	2f00      	cmp	r7, #0
  4058ac:	d0e3      	beq.n	405876 <__d2b+0x4e>
  4058ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4058b0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4058b4:	4407      	add	r7, r0
  4058b6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4058ba:	6037      	str	r7, [r6, #0]
  4058bc:	6018      	str	r0, [r3, #0]
  4058be:	4640      	mov	r0, r8
  4058c0:	b002      	add	sp, #8
  4058c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4058c6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4058ca:	f1c0 0220 	rsb	r2, r0, #32
  4058ce:	fa03 f202 	lsl.w	r2, r3, r2
  4058d2:	430a      	orrs	r2, r1
  4058d4:	40c3      	lsrs	r3, r0
  4058d6:	9301      	str	r3, [sp, #4]
  4058d8:	f8c8 2014 	str.w	r2, [r8, #20]
  4058dc:	e7c2      	b.n	405864 <__d2b+0x3c>
  4058de:	bf00      	nop

004058e0 <_sbrk_r>:
  4058e0:	b538      	push	{r3, r4, r5, lr}
  4058e2:	4c07      	ldr	r4, [pc, #28]	; (405900 <_sbrk_r+0x20>)
  4058e4:	2300      	movs	r3, #0
  4058e6:	4605      	mov	r5, r0
  4058e8:	4608      	mov	r0, r1
  4058ea:	6023      	str	r3, [r4, #0]
  4058ec:	f7fb ff8e 	bl	40180c <_sbrk>
  4058f0:	1c43      	adds	r3, r0, #1
  4058f2:	d000      	beq.n	4058f6 <_sbrk_r+0x16>
  4058f4:	bd38      	pop	{r3, r4, r5, pc}
  4058f6:	6823      	ldr	r3, [r4, #0]
  4058f8:	2b00      	cmp	r3, #0
  4058fa:	d0fb      	beq.n	4058f4 <_sbrk_r+0x14>
  4058fc:	602b      	str	r3, [r5, #0]
  4058fe:	bd38      	pop	{r3, r4, r5, pc}
  405900:	20400ce8 	.word	0x20400ce8
	...

00405940 <strlen>:
  405940:	f890 f000 	pld	[r0]
  405944:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405948:	f020 0107 	bic.w	r1, r0, #7
  40594c:	f06f 0c00 	mvn.w	ip, #0
  405950:	f010 0407 	ands.w	r4, r0, #7
  405954:	f891 f020 	pld	[r1, #32]
  405958:	f040 8049 	bne.w	4059ee <strlen+0xae>
  40595c:	f04f 0400 	mov.w	r4, #0
  405960:	f06f 0007 	mvn.w	r0, #7
  405964:	e9d1 2300 	ldrd	r2, r3, [r1]
  405968:	f891 f040 	pld	[r1, #64]	; 0x40
  40596c:	f100 0008 	add.w	r0, r0, #8
  405970:	fa82 f24c 	uadd8	r2, r2, ip
  405974:	faa4 f28c 	sel	r2, r4, ip
  405978:	fa83 f34c 	uadd8	r3, r3, ip
  40597c:	faa2 f38c 	sel	r3, r2, ip
  405980:	bb4b      	cbnz	r3, 4059d6 <strlen+0x96>
  405982:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405986:	fa82 f24c 	uadd8	r2, r2, ip
  40598a:	f100 0008 	add.w	r0, r0, #8
  40598e:	faa4 f28c 	sel	r2, r4, ip
  405992:	fa83 f34c 	uadd8	r3, r3, ip
  405996:	faa2 f38c 	sel	r3, r2, ip
  40599a:	b9e3      	cbnz	r3, 4059d6 <strlen+0x96>
  40599c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4059a0:	fa82 f24c 	uadd8	r2, r2, ip
  4059a4:	f100 0008 	add.w	r0, r0, #8
  4059a8:	faa4 f28c 	sel	r2, r4, ip
  4059ac:	fa83 f34c 	uadd8	r3, r3, ip
  4059b0:	faa2 f38c 	sel	r3, r2, ip
  4059b4:	b97b      	cbnz	r3, 4059d6 <strlen+0x96>
  4059b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4059ba:	f101 0120 	add.w	r1, r1, #32
  4059be:	fa82 f24c 	uadd8	r2, r2, ip
  4059c2:	f100 0008 	add.w	r0, r0, #8
  4059c6:	faa4 f28c 	sel	r2, r4, ip
  4059ca:	fa83 f34c 	uadd8	r3, r3, ip
  4059ce:	faa2 f38c 	sel	r3, r2, ip
  4059d2:	2b00      	cmp	r3, #0
  4059d4:	d0c6      	beq.n	405964 <strlen+0x24>
  4059d6:	2a00      	cmp	r2, #0
  4059d8:	bf04      	itt	eq
  4059da:	3004      	addeq	r0, #4
  4059dc:	461a      	moveq	r2, r3
  4059de:	ba12      	rev	r2, r2
  4059e0:	fab2 f282 	clz	r2, r2
  4059e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4059e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4059ec:	4770      	bx	lr
  4059ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4059f2:	f004 0503 	and.w	r5, r4, #3
  4059f6:	f1c4 0000 	rsb	r0, r4, #0
  4059fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4059fe:	f014 0f04 	tst.w	r4, #4
  405a02:	f891 f040 	pld	[r1, #64]	; 0x40
  405a06:	fa0c f505 	lsl.w	r5, ip, r5
  405a0a:	ea62 0205 	orn	r2, r2, r5
  405a0e:	bf1c      	itt	ne
  405a10:	ea63 0305 	ornne	r3, r3, r5
  405a14:	4662      	movne	r2, ip
  405a16:	f04f 0400 	mov.w	r4, #0
  405a1a:	e7a9      	b.n	405970 <strlen+0x30>

00405a1c <__ssprint_r>:
  405a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a20:	6893      	ldr	r3, [r2, #8]
  405a22:	b083      	sub	sp, #12
  405a24:	4690      	mov	r8, r2
  405a26:	2b00      	cmp	r3, #0
  405a28:	d070      	beq.n	405b0c <__ssprint_r+0xf0>
  405a2a:	4682      	mov	sl, r0
  405a2c:	460c      	mov	r4, r1
  405a2e:	6817      	ldr	r7, [r2, #0]
  405a30:	688d      	ldr	r5, [r1, #8]
  405a32:	6808      	ldr	r0, [r1, #0]
  405a34:	e042      	b.n	405abc <__ssprint_r+0xa0>
  405a36:	89a3      	ldrh	r3, [r4, #12]
  405a38:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405a3c:	d02e      	beq.n	405a9c <__ssprint_r+0x80>
  405a3e:	6965      	ldr	r5, [r4, #20]
  405a40:	6921      	ldr	r1, [r4, #16]
  405a42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405a46:	eba0 0b01 	sub.w	fp, r0, r1
  405a4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  405a4e:	f10b 0001 	add.w	r0, fp, #1
  405a52:	106d      	asrs	r5, r5, #1
  405a54:	4430      	add	r0, r6
  405a56:	42a8      	cmp	r0, r5
  405a58:	462a      	mov	r2, r5
  405a5a:	bf84      	itt	hi
  405a5c:	4605      	movhi	r5, r0
  405a5e:	462a      	movhi	r2, r5
  405a60:	055b      	lsls	r3, r3, #21
  405a62:	d538      	bpl.n	405ad6 <__ssprint_r+0xba>
  405a64:	4611      	mov	r1, r2
  405a66:	4650      	mov	r0, sl
  405a68:	f7ff f898 	bl	404b9c <_malloc_r>
  405a6c:	2800      	cmp	r0, #0
  405a6e:	d03c      	beq.n	405aea <__ssprint_r+0xce>
  405a70:	465a      	mov	r2, fp
  405a72:	6921      	ldr	r1, [r4, #16]
  405a74:	9001      	str	r0, [sp, #4]
  405a76:	f7ff fb93 	bl	4051a0 <memcpy>
  405a7a:	89a2      	ldrh	r2, [r4, #12]
  405a7c:	9b01      	ldr	r3, [sp, #4]
  405a7e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405a82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405a86:	81a2      	strh	r2, [r4, #12]
  405a88:	eba5 020b 	sub.w	r2, r5, fp
  405a8c:	eb03 000b 	add.w	r0, r3, fp
  405a90:	6165      	str	r5, [r4, #20]
  405a92:	6123      	str	r3, [r4, #16]
  405a94:	6020      	str	r0, [r4, #0]
  405a96:	60a2      	str	r2, [r4, #8]
  405a98:	4635      	mov	r5, r6
  405a9a:	46b3      	mov	fp, r6
  405a9c:	465a      	mov	r2, fp
  405a9e:	4649      	mov	r1, r9
  405aa0:	f000 fa18 	bl	405ed4 <memmove>
  405aa4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405aa8:	68a2      	ldr	r2, [r4, #8]
  405aaa:	6820      	ldr	r0, [r4, #0]
  405aac:	1b55      	subs	r5, r2, r5
  405aae:	4458      	add	r0, fp
  405ab0:	1b9e      	subs	r6, r3, r6
  405ab2:	60a5      	str	r5, [r4, #8]
  405ab4:	6020      	str	r0, [r4, #0]
  405ab6:	f8c8 6008 	str.w	r6, [r8, #8]
  405aba:	b33e      	cbz	r6, 405b0c <__ssprint_r+0xf0>
  405abc:	687e      	ldr	r6, [r7, #4]
  405abe:	463b      	mov	r3, r7
  405ac0:	3708      	adds	r7, #8
  405ac2:	2e00      	cmp	r6, #0
  405ac4:	d0fa      	beq.n	405abc <__ssprint_r+0xa0>
  405ac6:	42ae      	cmp	r6, r5
  405ac8:	f8d3 9000 	ldr.w	r9, [r3]
  405acc:	46ab      	mov	fp, r5
  405ace:	d2b2      	bcs.n	405a36 <__ssprint_r+0x1a>
  405ad0:	4635      	mov	r5, r6
  405ad2:	46b3      	mov	fp, r6
  405ad4:	e7e2      	b.n	405a9c <__ssprint_r+0x80>
  405ad6:	4650      	mov	r0, sl
  405ad8:	f000 fa60 	bl	405f9c <_realloc_r>
  405adc:	4603      	mov	r3, r0
  405ade:	2800      	cmp	r0, #0
  405ae0:	d1d2      	bne.n	405a88 <__ssprint_r+0x6c>
  405ae2:	6921      	ldr	r1, [r4, #16]
  405ae4:	4650      	mov	r0, sl
  405ae6:	f000 f8f9 	bl	405cdc <_free_r>
  405aea:	230c      	movs	r3, #12
  405aec:	f8ca 3000 	str.w	r3, [sl]
  405af0:	89a3      	ldrh	r3, [r4, #12]
  405af2:	2200      	movs	r2, #0
  405af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405af8:	f04f 30ff 	mov.w	r0, #4294967295
  405afc:	81a3      	strh	r3, [r4, #12]
  405afe:	f8c8 2008 	str.w	r2, [r8, #8]
  405b02:	f8c8 2004 	str.w	r2, [r8, #4]
  405b06:	b003      	add	sp, #12
  405b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b0c:	2000      	movs	r0, #0
  405b0e:	f8c8 0004 	str.w	r0, [r8, #4]
  405b12:	b003      	add	sp, #12
  405b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405b18 <__register_exitproc>:
  405b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405b1c:	4d2c      	ldr	r5, [pc, #176]	; (405bd0 <__register_exitproc+0xb8>)
  405b1e:	4606      	mov	r6, r0
  405b20:	6828      	ldr	r0, [r5, #0]
  405b22:	4698      	mov	r8, r3
  405b24:	460f      	mov	r7, r1
  405b26:	4691      	mov	r9, r2
  405b28:	f7ff f834 	bl	404b94 <__retarget_lock_acquire_recursive>
  405b2c:	4b29      	ldr	r3, [pc, #164]	; (405bd4 <__register_exitproc+0xbc>)
  405b2e:	681c      	ldr	r4, [r3, #0]
  405b30:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405b34:	2b00      	cmp	r3, #0
  405b36:	d03e      	beq.n	405bb6 <__register_exitproc+0x9e>
  405b38:	685a      	ldr	r2, [r3, #4]
  405b3a:	2a1f      	cmp	r2, #31
  405b3c:	dc1c      	bgt.n	405b78 <__register_exitproc+0x60>
  405b3e:	f102 0e01 	add.w	lr, r2, #1
  405b42:	b176      	cbz	r6, 405b62 <__register_exitproc+0x4a>
  405b44:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405b48:	2401      	movs	r4, #1
  405b4a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405b4e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405b52:	4094      	lsls	r4, r2
  405b54:	4320      	orrs	r0, r4
  405b56:	2e02      	cmp	r6, #2
  405b58:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405b5c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405b60:	d023      	beq.n	405baa <__register_exitproc+0x92>
  405b62:	3202      	adds	r2, #2
  405b64:	f8c3 e004 	str.w	lr, [r3, #4]
  405b68:	6828      	ldr	r0, [r5, #0]
  405b6a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405b6e:	f7ff f813 	bl	404b98 <__retarget_lock_release_recursive>
  405b72:	2000      	movs	r0, #0
  405b74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405b78:	4b17      	ldr	r3, [pc, #92]	; (405bd8 <__register_exitproc+0xc0>)
  405b7a:	b30b      	cbz	r3, 405bc0 <__register_exitproc+0xa8>
  405b7c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405b80:	f3af 8000 	nop.w
  405b84:	4603      	mov	r3, r0
  405b86:	b1d8      	cbz	r0, 405bc0 <__register_exitproc+0xa8>
  405b88:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405b8c:	6002      	str	r2, [r0, #0]
  405b8e:	2100      	movs	r1, #0
  405b90:	6041      	str	r1, [r0, #4]
  405b92:	460a      	mov	r2, r1
  405b94:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405b98:	f04f 0e01 	mov.w	lr, #1
  405b9c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405ba0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405ba4:	2e00      	cmp	r6, #0
  405ba6:	d0dc      	beq.n	405b62 <__register_exitproc+0x4a>
  405ba8:	e7cc      	b.n	405b44 <__register_exitproc+0x2c>
  405baa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405bae:	430c      	orrs	r4, r1
  405bb0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405bb4:	e7d5      	b.n	405b62 <__register_exitproc+0x4a>
  405bb6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405bba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405bbe:	e7bb      	b.n	405b38 <__register_exitproc+0x20>
  405bc0:	6828      	ldr	r0, [r5, #0]
  405bc2:	f7fe ffe9 	bl	404b98 <__retarget_lock_release_recursive>
  405bc6:	f04f 30ff 	mov.w	r0, #4294967295
  405bca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405bce:	bf00      	nop
  405bd0:	20400458 	.word	0x20400458
  405bd4:	004071f8 	.word	0x004071f8
  405bd8:	00000000 	.word	0x00000000

00405bdc <_calloc_r>:
  405bdc:	b510      	push	{r4, lr}
  405bde:	fb02 f101 	mul.w	r1, r2, r1
  405be2:	f7fe ffdb 	bl	404b9c <_malloc_r>
  405be6:	4604      	mov	r4, r0
  405be8:	b1d8      	cbz	r0, 405c22 <_calloc_r+0x46>
  405bea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405bee:	f022 0203 	bic.w	r2, r2, #3
  405bf2:	3a04      	subs	r2, #4
  405bf4:	2a24      	cmp	r2, #36	; 0x24
  405bf6:	d818      	bhi.n	405c2a <_calloc_r+0x4e>
  405bf8:	2a13      	cmp	r2, #19
  405bfa:	d914      	bls.n	405c26 <_calloc_r+0x4a>
  405bfc:	2300      	movs	r3, #0
  405bfe:	2a1b      	cmp	r2, #27
  405c00:	6003      	str	r3, [r0, #0]
  405c02:	6043      	str	r3, [r0, #4]
  405c04:	d916      	bls.n	405c34 <_calloc_r+0x58>
  405c06:	2a24      	cmp	r2, #36	; 0x24
  405c08:	6083      	str	r3, [r0, #8]
  405c0a:	60c3      	str	r3, [r0, #12]
  405c0c:	bf11      	iteee	ne
  405c0e:	f100 0210 	addne.w	r2, r0, #16
  405c12:	6103      	streq	r3, [r0, #16]
  405c14:	6143      	streq	r3, [r0, #20]
  405c16:	f100 0218 	addeq.w	r2, r0, #24
  405c1a:	2300      	movs	r3, #0
  405c1c:	6013      	str	r3, [r2, #0]
  405c1e:	6053      	str	r3, [r2, #4]
  405c20:	6093      	str	r3, [r2, #8]
  405c22:	4620      	mov	r0, r4
  405c24:	bd10      	pop	{r4, pc}
  405c26:	4602      	mov	r2, r0
  405c28:	e7f7      	b.n	405c1a <_calloc_r+0x3e>
  405c2a:	2100      	movs	r1, #0
  405c2c:	f7fc fd1a 	bl	402664 <memset>
  405c30:	4620      	mov	r0, r4
  405c32:	bd10      	pop	{r4, pc}
  405c34:	f100 0208 	add.w	r2, r0, #8
  405c38:	e7ef      	b.n	405c1a <_calloc_r+0x3e>
  405c3a:	bf00      	nop

00405c3c <_malloc_trim_r>:
  405c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405c3e:	4f24      	ldr	r7, [pc, #144]	; (405cd0 <_malloc_trim_r+0x94>)
  405c40:	460c      	mov	r4, r1
  405c42:	4606      	mov	r6, r0
  405c44:	f7ff fb46 	bl	4052d4 <__malloc_lock>
  405c48:	68bb      	ldr	r3, [r7, #8]
  405c4a:	685d      	ldr	r5, [r3, #4]
  405c4c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405c50:	310f      	adds	r1, #15
  405c52:	f025 0503 	bic.w	r5, r5, #3
  405c56:	4429      	add	r1, r5
  405c58:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405c5c:	f021 010f 	bic.w	r1, r1, #15
  405c60:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405c64:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405c68:	db07      	blt.n	405c7a <_malloc_trim_r+0x3e>
  405c6a:	2100      	movs	r1, #0
  405c6c:	4630      	mov	r0, r6
  405c6e:	f7ff fe37 	bl	4058e0 <_sbrk_r>
  405c72:	68bb      	ldr	r3, [r7, #8]
  405c74:	442b      	add	r3, r5
  405c76:	4298      	cmp	r0, r3
  405c78:	d004      	beq.n	405c84 <_malloc_trim_r+0x48>
  405c7a:	4630      	mov	r0, r6
  405c7c:	f7ff fb30 	bl	4052e0 <__malloc_unlock>
  405c80:	2000      	movs	r0, #0
  405c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405c84:	4261      	negs	r1, r4
  405c86:	4630      	mov	r0, r6
  405c88:	f7ff fe2a 	bl	4058e0 <_sbrk_r>
  405c8c:	3001      	adds	r0, #1
  405c8e:	d00d      	beq.n	405cac <_malloc_trim_r+0x70>
  405c90:	4b10      	ldr	r3, [pc, #64]	; (405cd4 <_malloc_trim_r+0x98>)
  405c92:	68ba      	ldr	r2, [r7, #8]
  405c94:	6819      	ldr	r1, [r3, #0]
  405c96:	1b2d      	subs	r5, r5, r4
  405c98:	f045 0501 	orr.w	r5, r5, #1
  405c9c:	4630      	mov	r0, r6
  405c9e:	1b09      	subs	r1, r1, r4
  405ca0:	6055      	str	r5, [r2, #4]
  405ca2:	6019      	str	r1, [r3, #0]
  405ca4:	f7ff fb1c 	bl	4052e0 <__malloc_unlock>
  405ca8:	2001      	movs	r0, #1
  405caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405cac:	2100      	movs	r1, #0
  405cae:	4630      	mov	r0, r6
  405cb0:	f7ff fe16 	bl	4058e0 <_sbrk_r>
  405cb4:	68ba      	ldr	r2, [r7, #8]
  405cb6:	1a83      	subs	r3, r0, r2
  405cb8:	2b0f      	cmp	r3, #15
  405cba:	ddde      	ble.n	405c7a <_malloc_trim_r+0x3e>
  405cbc:	4c06      	ldr	r4, [pc, #24]	; (405cd8 <_malloc_trim_r+0x9c>)
  405cbe:	4905      	ldr	r1, [pc, #20]	; (405cd4 <_malloc_trim_r+0x98>)
  405cc0:	6824      	ldr	r4, [r4, #0]
  405cc2:	f043 0301 	orr.w	r3, r3, #1
  405cc6:	1b00      	subs	r0, r0, r4
  405cc8:	6053      	str	r3, [r2, #4]
  405cca:	6008      	str	r0, [r1, #0]
  405ccc:	e7d5      	b.n	405c7a <_malloc_trim_r+0x3e>
  405cce:	bf00      	nop
  405cd0:	2040045c 	.word	0x2040045c
  405cd4:	20400c90 	.word	0x20400c90
  405cd8:	20400864 	.word	0x20400864

00405cdc <_free_r>:
  405cdc:	2900      	cmp	r1, #0
  405cde:	d044      	beq.n	405d6a <_free_r+0x8e>
  405ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405ce4:	460d      	mov	r5, r1
  405ce6:	4680      	mov	r8, r0
  405ce8:	f7ff faf4 	bl	4052d4 <__malloc_lock>
  405cec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405cf0:	4969      	ldr	r1, [pc, #420]	; (405e98 <_free_r+0x1bc>)
  405cf2:	f027 0301 	bic.w	r3, r7, #1
  405cf6:	f1a5 0408 	sub.w	r4, r5, #8
  405cfa:	18e2      	adds	r2, r4, r3
  405cfc:	688e      	ldr	r6, [r1, #8]
  405cfe:	6850      	ldr	r0, [r2, #4]
  405d00:	42b2      	cmp	r2, r6
  405d02:	f020 0003 	bic.w	r0, r0, #3
  405d06:	d05e      	beq.n	405dc6 <_free_r+0xea>
  405d08:	07fe      	lsls	r6, r7, #31
  405d0a:	6050      	str	r0, [r2, #4]
  405d0c:	d40b      	bmi.n	405d26 <_free_r+0x4a>
  405d0e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405d12:	1be4      	subs	r4, r4, r7
  405d14:	f101 0e08 	add.w	lr, r1, #8
  405d18:	68a5      	ldr	r5, [r4, #8]
  405d1a:	4575      	cmp	r5, lr
  405d1c:	443b      	add	r3, r7
  405d1e:	d06d      	beq.n	405dfc <_free_r+0x120>
  405d20:	68e7      	ldr	r7, [r4, #12]
  405d22:	60ef      	str	r7, [r5, #12]
  405d24:	60bd      	str	r5, [r7, #8]
  405d26:	1815      	adds	r5, r2, r0
  405d28:	686d      	ldr	r5, [r5, #4]
  405d2a:	07ed      	lsls	r5, r5, #31
  405d2c:	d53e      	bpl.n	405dac <_free_r+0xd0>
  405d2e:	f043 0201 	orr.w	r2, r3, #1
  405d32:	6062      	str	r2, [r4, #4]
  405d34:	50e3      	str	r3, [r4, r3]
  405d36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405d3a:	d217      	bcs.n	405d6c <_free_r+0x90>
  405d3c:	08db      	lsrs	r3, r3, #3
  405d3e:	1c58      	adds	r0, r3, #1
  405d40:	109a      	asrs	r2, r3, #2
  405d42:	684d      	ldr	r5, [r1, #4]
  405d44:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405d48:	60a7      	str	r7, [r4, #8]
  405d4a:	2301      	movs	r3, #1
  405d4c:	4093      	lsls	r3, r2
  405d4e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405d52:	432b      	orrs	r3, r5
  405d54:	3a08      	subs	r2, #8
  405d56:	60e2      	str	r2, [r4, #12]
  405d58:	604b      	str	r3, [r1, #4]
  405d5a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405d5e:	60fc      	str	r4, [r7, #12]
  405d60:	4640      	mov	r0, r8
  405d62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405d66:	f7ff babb 	b.w	4052e0 <__malloc_unlock>
  405d6a:	4770      	bx	lr
  405d6c:	0a5a      	lsrs	r2, r3, #9
  405d6e:	2a04      	cmp	r2, #4
  405d70:	d852      	bhi.n	405e18 <_free_r+0x13c>
  405d72:	099a      	lsrs	r2, r3, #6
  405d74:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405d78:	00ff      	lsls	r7, r7, #3
  405d7a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405d7e:	19c8      	adds	r0, r1, r7
  405d80:	59ca      	ldr	r2, [r1, r7]
  405d82:	3808      	subs	r0, #8
  405d84:	4290      	cmp	r0, r2
  405d86:	d04f      	beq.n	405e28 <_free_r+0x14c>
  405d88:	6851      	ldr	r1, [r2, #4]
  405d8a:	f021 0103 	bic.w	r1, r1, #3
  405d8e:	428b      	cmp	r3, r1
  405d90:	d232      	bcs.n	405df8 <_free_r+0x11c>
  405d92:	6892      	ldr	r2, [r2, #8]
  405d94:	4290      	cmp	r0, r2
  405d96:	d1f7      	bne.n	405d88 <_free_r+0xac>
  405d98:	68c3      	ldr	r3, [r0, #12]
  405d9a:	60a0      	str	r0, [r4, #8]
  405d9c:	60e3      	str	r3, [r4, #12]
  405d9e:	609c      	str	r4, [r3, #8]
  405da0:	60c4      	str	r4, [r0, #12]
  405da2:	4640      	mov	r0, r8
  405da4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405da8:	f7ff ba9a 	b.w	4052e0 <__malloc_unlock>
  405dac:	6895      	ldr	r5, [r2, #8]
  405dae:	4f3b      	ldr	r7, [pc, #236]	; (405e9c <_free_r+0x1c0>)
  405db0:	42bd      	cmp	r5, r7
  405db2:	4403      	add	r3, r0
  405db4:	d040      	beq.n	405e38 <_free_r+0x15c>
  405db6:	68d0      	ldr	r0, [r2, #12]
  405db8:	60e8      	str	r0, [r5, #12]
  405dba:	f043 0201 	orr.w	r2, r3, #1
  405dbe:	6085      	str	r5, [r0, #8]
  405dc0:	6062      	str	r2, [r4, #4]
  405dc2:	50e3      	str	r3, [r4, r3]
  405dc4:	e7b7      	b.n	405d36 <_free_r+0x5a>
  405dc6:	07ff      	lsls	r7, r7, #31
  405dc8:	4403      	add	r3, r0
  405dca:	d407      	bmi.n	405ddc <_free_r+0x100>
  405dcc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405dd0:	1aa4      	subs	r4, r4, r2
  405dd2:	4413      	add	r3, r2
  405dd4:	68a0      	ldr	r0, [r4, #8]
  405dd6:	68e2      	ldr	r2, [r4, #12]
  405dd8:	60c2      	str	r2, [r0, #12]
  405dda:	6090      	str	r0, [r2, #8]
  405ddc:	4a30      	ldr	r2, [pc, #192]	; (405ea0 <_free_r+0x1c4>)
  405dde:	6812      	ldr	r2, [r2, #0]
  405de0:	f043 0001 	orr.w	r0, r3, #1
  405de4:	4293      	cmp	r3, r2
  405de6:	6060      	str	r0, [r4, #4]
  405de8:	608c      	str	r4, [r1, #8]
  405dea:	d3b9      	bcc.n	405d60 <_free_r+0x84>
  405dec:	4b2d      	ldr	r3, [pc, #180]	; (405ea4 <_free_r+0x1c8>)
  405dee:	4640      	mov	r0, r8
  405df0:	6819      	ldr	r1, [r3, #0]
  405df2:	f7ff ff23 	bl	405c3c <_malloc_trim_r>
  405df6:	e7b3      	b.n	405d60 <_free_r+0x84>
  405df8:	4610      	mov	r0, r2
  405dfa:	e7cd      	b.n	405d98 <_free_r+0xbc>
  405dfc:	1811      	adds	r1, r2, r0
  405dfe:	6849      	ldr	r1, [r1, #4]
  405e00:	07c9      	lsls	r1, r1, #31
  405e02:	d444      	bmi.n	405e8e <_free_r+0x1b2>
  405e04:	6891      	ldr	r1, [r2, #8]
  405e06:	68d2      	ldr	r2, [r2, #12]
  405e08:	60ca      	str	r2, [r1, #12]
  405e0a:	4403      	add	r3, r0
  405e0c:	f043 0001 	orr.w	r0, r3, #1
  405e10:	6091      	str	r1, [r2, #8]
  405e12:	6060      	str	r0, [r4, #4]
  405e14:	50e3      	str	r3, [r4, r3]
  405e16:	e7a3      	b.n	405d60 <_free_r+0x84>
  405e18:	2a14      	cmp	r2, #20
  405e1a:	d816      	bhi.n	405e4a <_free_r+0x16e>
  405e1c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405e20:	00ff      	lsls	r7, r7, #3
  405e22:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405e26:	e7aa      	b.n	405d7e <_free_r+0xa2>
  405e28:	10aa      	asrs	r2, r5, #2
  405e2a:	2301      	movs	r3, #1
  405e2c:	684d      	ldr	r5, [r1, #4]
  405e2e:	4093      	lsls	r3, r2
  405e30:	432b      	orrs	r3, r5
  405e32:	604b      	str	r3, [r1, #4]
  405e34:	4603      	mov	r3, r0
  405e36:	e7b0      	b.n	405d9a <_free_r+0xbe>
  405e38:	f043 0201 	orr.w	r2, r3, #1
  405e3c:	614c      	str	r4, [r1, #20]
  405e3e:	610c      	str	r4, [r1, #16]
  405e40:	60e5      	str	r5, [r4, #12]
  405e42:	60a5      	str	r5, [r4, #8]
  405e44:	6062      	str	r2, [r4, #4]
  405e46:	50e3      	str	r3, [r4, r3]
  405e48:	e78a      	b.n	405d60 <_free_r+0x84>
  405e4a:	2a54      	cmp	r2, #84	; 0x54
  405e4c:	d806      	bhi.n	405e5c <_free_r+0x180>
  405e4e:	0b1a      	lsrs	r2, r3, #12
  405e50:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405e54:	00ff      	lsls	r7, r7, #3
  405e56:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405e5a:	e790      	b.n	405d7e <_free_r+0xa2>
  405e5c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405e60:	d806      	bhi.n	405e70 <_free_r+0x194>
  405e62:	0bda      	lsrs	r2, r3, #15
  405e64:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405e68:	00ff      	lsls	r7, r7, #3
  405e6a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405e6e:	e786      	b.n	405d7e <_free_r+0xa2>
  405e70:	f240 5054 	movw	r0, #1364	; 0x554
  405e74:	4282      	cmp	r2, r0
  405e76:	d806      	bhi.n	405e86 <_free_r+0x1aa>
  405e78:	0c9a      	lsrs	r2, r3, #18
  405e7a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405e7e:	00ff      	lsls	r7, r7, #3
  405e80:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405e84:	e77b      	b.n	405d7e <_free_r+0xa2>
  405e86:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405e8a:	257e      	movs	r5, #126	; 0x7e
  405e8c:	e777      	b.n	405d7e <_free_r+0xa2>
  405e8e:	f043 0101 	orr.w	r1, r3, #1
  405e92:	6061      	str	r1, [r4, #4]
  405e94:	6013      	str	r3, [r2, #0]
  405e96:	e763      	b.n	405d60 <_free_r+0x84>
  405e98:	2040045c 	.word	0x2040045c
  405e9c:	20400464 	.word	0x20400464
  405ea0:	20400868 	.word	0x20400868
  405ea4:	20400cc0 	.word	0x20400cc0

00405ea8 <__ascii_mbtowc>:
  405ea8:	b082      	sub	sp, #8
  405eaa:	b149      	cbz	r1, 405ec0 <__ascii_mbtowc+0x18>
  405eac:	b15a      	cbz	r2, 405ec6 <__ascii_mbtowc+0x1e>
  405eae:	b16b      	cbz	r3, 405ecc <__ascii_mbtowc+0x24>
  405eb0:	7813      	ldrb	r3, [r2, #0]
  405eb2:	600b      	str	r3, [r1, #0]
  405eb4:	7812      	ldrb	r2, [r2, #0]
  405eb6:	1c10      	adds	r0, r2, #0
  405eb8:	bf18      	it	ne
  405eba:	2001      	movne	r0, #1
  405ebc:	b002      	add	sp, #8
  405ebe:	4770      	bx	lr
  405ec0:	a901      	add	r1, sp, #4
  405ec2:	2a00      	cmp	r2, #0
  405ec4:	d1f3      	bne.n	405eae <__ascii_mbtowc+0x6>
  405ec6:	4610      	mov	r0, r2
  405ec8:	b002      	add	sp, #8
  405eca:	4770      	bx	lr
  405ecc:	f06f 0001 	mvn.w	r0, #1
  405ed0:	e7f4      	b.n	405ebc <__ascii_mbtowc+0x14>
  405ed2:	bf00      	nop

00405ed4 <memmove>:
  405ed4:	4288      	cmp	r0, r1
  405ed6:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ed8:	d90d      	bls.n	405ef6 <memmove+0x22>
  405eda:	188b      	adds	r3, r1, r2
  405edc:	4298      	cmp	r0, r3
  405ede:	d20a      	bcs.n	405ef6 <memmove+0x22>
  405ee0:	1884      	adds	r4, r0, r2
  405ee2:	2a00      	cmp	r2, #0
  405ee4:	d051      	beq.n	405f8a <memmove+0xb6>
  405ee6:	4622      	mov	r2, r4
  405ee8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405eec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405ef0:	4299      	cmp	r1, r3
  405ef2:	d1f9      	bne.n	405ee8 <memmove+0x14>
  405ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405ef6:	2a0f      	cmp	r2, #15
  405ef8:	d948      	bls.n	405f8c <memmove+0xb8>
  405efa:	ea41 0300 	orr.w	r3, r1, r0
  405efe:	079b      	lsls	r3, r3, #30
  405f00:	d146      	bne.n	405f90 <memmove+0xbc>
  405f02:	f100 0410 	add.w	r4, r0, #16
  405f06:	f101 0310 	add.w	r3, r1, #16
  405f0a:	4615      	mov	r5, r2
  405f0c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405f10:	f844 6c10 	str.w	r6, [r4, #-16]
  405f14:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405f18:	f844 6c0c 	str.w	r6, [r4, #-12]
  405f1c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405f20:	f844 6c08 	str.w	r6, [r4, #-8]
  405f24:	3d10      	subs	r5, #16
  405f26:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405f2a:	f844 6c04 	str.w	r6, [r4, #-4]
  405f2e:	2d0f      	cmp	r5, #15
  405f30:	f103 0310 	add.w	r3, r3, #16
  405f34:	f104 0410 	add.w	r4, r4, #16
  405f38:	d8e8      	bhi.n	405f0c <memmove+0x38>
  405f3a:	f1a2 0310 	sub.w	r3, r2, #16
  405f3e:	f023 030f 	bic.w	r3, r3, #15
  405f42:	f002 0e0f 	and.w	lr, r2, #15
  405f46:	3310      	adds	r3, #16
  405f48:	f1be 0f03 	cmp.w	lr, #3
  405f4c:	4419      	add	r1, r3
  405f4e:	4403      	add	r3, r0
  405f50:	d921      	bls.n	405f96 <memmove+0xc2>
  405f52:	1f1e      	subs	r6, r3, #4
  405f54:	460d      	mov	r5, r1
  405f56:	4674      	mov	r4, lr
  405f58:	3c04      	subs	r4, #4
  405f5a:	f855 7b04 	ldr.w	r7, [r5], #4
  405f5e:	f846 7f04 	str.w	r7, [r6, #4]!
  405f62:	2c03      	cmp	r4, #3
  405f64:	d8f8      	bhi.n	405f58 <memmove+0x84>
  405f66:	f1ae 0404 	sub.w	r4, lr, #4
  405f6a:	f024 0403 	bic.w	r4, r4, #3
  405f6e:	3404      	adds	r4, #4
  405f70:	4421      	add	r1, r4
  405f72:	4423      	add	r3, r4
  405f74:	f002 0203 	and.w	r2, r2, #3
  405f78:	b162      	cbz	r2, 405f94 <memmove+0xc0>
  405f7a:	3b01      	subs	r3, #1
  405f7c:	440a      	add	r2, r1
  405f7e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405f82:	f803 4f01 	strb.w	r4, [r3, #1]!
  405f86:	428a      	cmp	r2, r1
  405f88:	d1f9      	bne.n	405f7e <memmove+0xaa>
  405f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f8c:	4603      	mov	r3, r0
  405f8e:	e7f3      	b.n	405f78 <memmove+0xa4>
  405f90:	4603      	mov	r3, r0
  405f92:	e7f2      	b.n	405f7a <memmove+0xa6>
  405f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f96:	4672      	mov	r2, lr
  405f98:	e7ee      	b.n	405f78 <memmove+0xa4>
  405f9a:	bf00      	nop

00405f9c <_realloc_r>:
  405f9c:	2900      	cmp	r1, #0
  405f9e:	f000 8095 	beq.w	4060cc <_realloc_r+0x130>
  405fa2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405fa6:	460d      	mov	r5, r1
  405fa8:	4616      	mov	r6, r2
  405faa:	b083      	sub	sp, #12
  405fac:	4680      	mov	r8, r0
  405fae:	f106 070b 	add.w	r7, r6, #11
  405fb2:	f7ff f98f 	bl	4052d4 <__malloc_lock>
  405fb6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405fba:	2f16      	cmp	r7, #22
  405fbc:	f02e 0403 	bic.w	r4, lr, #3
  405fc0:	f1a5 0908 	sub.w	r9, r5, #8
  405fc4:	d83c      	bhi.n	406040 <_realloc_r+0xa4>
  405fc6:	2210      	movs	r2, #16
  405fc8:	4617      	mov	r7, r2
  405fca:	42be      	cmp	r6, r7
  405fcc:	d83d      	bhi.n	40604a <_realloc_r+0xae>
  405fce:	4294      	cmp	r4, r2
  405fd0:	da43      	bge.n	40605a <_realloc_r+0xbe>
  405fd2:	4bc4      	ldr	r3, [pc, #784]	; (4062e4 <_realloc_r+0x348>)
  405fd4:	6899      	ldr	r1, [r3, #8]
  405fd6:	eb09 0004 	add.w	r0, r9, r4
  405fda:	4288      	cmp	r0, r1
  405fdc:	f000 80b4 	beq.w	406148 <_realloc_r+0x1ac>
  405fe0:	6843      	ldr	r3, [r0, #4]
  405fe2:	f023 0101 	bic.w	r1, r3, #1
  405fe6:	4401      	add	r1, r0
  405fe8:	6849      	ldr	r1, [r1, #4]
  405fea:	07c9      	lsls	r1, r1, #31
  405fec:	d54c      	bpl.n	406088 <_realloc_r+0xec>
  405fee:	f01e 0f01 	tst.w	lr, #1
  405ff2:	f000 809b 	beq.w	40612c <_realloc_r+0x190>
  405ff6:	4631      	mov	r1, r6
  405ff8:	4640      	mov	r0, r8
  405ffa:	f7fe fdcf 	bl	404b9c <_malloc_r>
  405ffe:	4606      	mov	r6, r0
  406000:	2800      	cmp	r0, #0
  406002:	d03a      	beq.n	40607a <_realloc_r+0xde>
  406004:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406008:	f023 0301 	bic.w	r3, r3, #1
  40600c:	444b      	add	r3, r9
  40600e:	f1a0 0208 	sub.w	r2, r0, #8
  406012:	429a      	cmp	r2, r3
  406014:	f000 8121 	beq.w	40625a <_realloc_r+0x2be>
  406018:	1f22      	subs	r2, r4, #4
  40601a:	2a24      	cmp	r2, #36	; 0x24
  40601c:	f200 8107 	bhi.w	40622e <_realloc_r+0x292>
  406020:	2a13      	cmp	r2, #19
  406022:	f200 80db 	bhi.w	4061dc <_realloc_r+0x240>
  406026:	4603      	mov	r3, r0
  406028:	462a      	mov	r2, r5
  40602a:	6811      	ldr	r1, [r2, #0]
  40602c:	6019      	str	r1, [r3, #0]
  40602e:	6851      	ldr	r1, [r2, #4]
  406030:	6059      	str	r1, [r3, #4]
  406032:	6892      	ldr	r2, [r2, #8]
  406034:	609a      	str	r2, [r3, #8]
  406036:	4629      	mov	r1, r5
  406038:	4640      	mov	r0, r8
  40603a:	f7ff fe4f 	bl	405cdc <_free_r>
  40603e:	e01c      	b.n	40607a <_realloc_r+0xde>
  406040:	f027 0707 	bic.w	r7, r7, #7
  406044:	2f00      	cmp	r7, #0
  406046:	463a      	mov	r2, r7
  406048:	dabf      	bge.n	405fca <_realloc_r+0x2e>
  40604a:	2600      	movs	r6, #0
  40604c:	230c      	movs	r3, #12
  40604e:	4630      	mov	r0, r6
  406050:	f8c8 3000 	str.w	r3, [r8]
  406054:	b003      	add	sp, #12
  406056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40605a:	462e      	mov	r6, r5
  40605c:	1be3      	subs	r3, r4, r7
  40605e:	2b0f      	cmp	r3, #15
  406060:	d81e      	bhi.n	4060a0 <_realloc_r+0x104>
  406062:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406066:	f003 0301 	and.w	r3, r3, #1
  40606a:	4323      	orrs	r3, r4
  40606c:	444c      	add	r4, r9
  40606e:	f8c9 3004 	str.w	r3, [r9, #4]
  406072:	6863      	ldr	r3, [r4, #4]
  406074:	f043 0301 	orr.w	r3, r3, #1
  406078:	6063      	str	r3, [r4, #4]
  40607a:	4640      	mov	r0, r8
  40607c:	f7ff f930 	bl	4052e0 <__malloc_unlock>
  406080:	4630      	mov	r0, r6
  406082:	b003      	add	sp, #12
  406084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406088:	f023 0303 	bic.w	r3, r3, #3
  40608c:	18e1      	adds	r1, r4, r3
  40608e:	4291      	cmp	r1, r2
  406090:	db1f      	blt.n	4060d2 <_realloc_r+0x136>
  406092:	68c3      	ldr	r3, [r0, #12]
  406094:	6882      	ldr	r2, [r0, #8]
  406096:	462e      	mov	r6, r5
  406098:	60d3      	str	r3, [r2, #12]
  40609a:	460c      	mov	r4, r1
  40609c:	609a      	str	r2, [r3, #8]
  40609e:	e7dd      	b.n	40605c <_realloc_r+0xc0>
  4060a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4060a4:	eb09 0107 	add.w	r1, r9, r7
  4060a8:	f002 0201 	and.w	r2, r2, #1
  4060ac:	444c      	add	r4, r9
  4060ae:	f043 0301 	orr.w	r3, r3, #1
  4060b2:	4317      	orrs	r7, r2
  4060b4:	f8c9 7004 	str.w	r7, [r9, #4]
  4060b8:	604b      	str	r3, [r1, #4]
  4060ba:	6863      	ldr	r3, [r4, #4]
  4060bc:	f043 0301 	orr.w	r3, r3, #1
  4060c0:	3108      	adds	r1, #8
  4060c2:	6063      	str	r3, [r4, #4]
  4060c4:	4640      	mov	r0, r8
  4060c6:	f7ff fe09 	bl	405cdc <_free_r>
  4060ca:	e7d6      	b.n	40607a <_realloc_r+0xde>
  4060cc:	4611      	mov	r1, r2
  4060ce:	f7fe bd65 	b.w	404b9c <_malloc_r>
  4060d2:	f01e 0f01 	tst.w	lr, #1
  4060d6:	d18e      	bne.n	405ff6 <_realloc_r+0x5a>
  4060d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4060dc:	eba9 0a01 	sub.w	sl, r9, r1
  4060e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4060e4:	f021 0103 	bic.w	r1, r1, #3
  4060e8:	440b      	add	r3, r1
  4060ea:	4423      	add	r3, r4
  4060ec:	4293      	cmp	r3, r2
  4060ee:	db25      	blt.n	40613c <_realloc_r+0x1a0>
  4060f0:	68c2      	ldr	r2, [r0, #12]
  4060f2:	6881      	ldr	r1, [r0, #8]
  4060f4:	4656      	mov	r6, sl
  4060f6:	60ca      	str	r2, [r1, #12]
  4060f8:	6091      	str	r1, [r2, #8]
  4060fa:	f8da 100c 	ldr.w	r1, [sl, #12]
  4060fe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406102:	1f22      	subs	r2, r4, #4
  406104:	2a24      	cmp	r2, #36	; 0x24
  406106:	60c1      	str	r1, [r0, #12]
  406108:	6088      	str	r0, [r1, #8]
  40610a:	f200 8094 	bhi.w	406236 <_realloc_r+0x29a>
  40610e:	2a13      	cmp	r2, #19
  406110:	d96f      	bls.n	4061f2 <_realloc_r+0x256>
  406112:	6829      	ldr	r1, [r5, #0]
  406114:	f8ca 1008 	str.w	r1, [sl, #8]
  406118:	6869      	ldr	r1, [r5, #4]
  40611a:	f8ca 100c 	str.w	r1, [sl, #12]
  40611e:	2a1b      	cmp	r2, #27
  406120:	f200 80a2 	bhi.w	406268 <_realloc_r+0x2cc>
  406124:	3508      	adds	r5, #8
  406126:	f10a 0210 	add.w	r2, sl, #16
  40612a:	e063      	b.n	4061f4 <_realloc_r+0x258>
  40612c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406130:	eba9 0a03 	sub.w	sl, r9, r3
  406134:	f8da 1004 	ldr.w	r1, [sl, #4]
  406138:	f021 0103 	bic.w	r1, r1, #3
  40613c:	1863      	adds	r3, r4, r1
  40613e:	4293      	cmp	r3, r2
  406140:	f6ff af59 	blt.w	405ff6 <_realloc_r+0x5a>
  406144:	4656      	mov	r6, sl
  406146:	e7d8      	b.n	4060fa <_realloc_r+0x15e>
  406148:	6841      	ldr	r1, [r0, #4]
  40614a:	f021 0b03 	bic.w	fp, r1, #3
  40614e:	44a3      	add	fp, r4
  406150:	f107 0010 	add.w	r0, r7, #16
  406154:	4583      	cmp	fp, r0
  406156:	da56      	bge.n	406206 <_realloc_r+0x26a>
  406158:	f01e 0f01 	tst.w	lr, #1
  40615c:	f47f af4b 	bne.w	405ff6 <_realloc_r+0x5a>
  406160:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406164:	eba9 0a01 	sub.w	sl, r9, r1
  406168:	f8da 1004 	ldr.w	r1, [sl, #4]
  40616c:	f021 0103 	bic.w	r1, r1, #3
  406170:	448b      	add	fp, r1
  406172:	4558      	cmp	r0, fp
  406174:	dce2      	bgt.n	40613c <_realloc_r+0x1a0>
  406176:	4656      	mov	r6, sl
  406178:	f8da 100c 	ldr.w	r1, [sl, #12]
  40617c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406180:	1f22      	subs	r2, r4, #4
  406182:	2a24      	cmp	r2, #36	; 0x24
  406184:	60c1      	str	r1, [r0, #12]
  406186:	6088      	str	r0, [r1, #8]
  406188:	f200 808f 	bhi.w	4062aa <_realloc_r+0x30e>
  40618c:	2a13      	cmp	r2, #19
  40618e:	f240 808a 	bls.w	4062a6 <_realloc_r+0x30a>
  406192:	6829      	ldr	r1, [r5, #0]
  406194:	f8ca 1008 	str.w	r1, [sl, #8]
  406198:	6869      	ldr	r1, [r5, #4]
  40619a:	f8ca 100c 	str.w	r1, [sl, #12]
  40619e:	2a1b      	cmp	r2, #27
  4061a0:	f200 808a 	bhi.w	4062b8 <_realloc_r+0x31c>
  4061a4:	3508      	adds	r5, #8
  4061a6:	f10a 0210 	add.w	r2, sl, #16
  4061aa:	6829      	ldr	r1, [r5, #0]
  4061ac:	6011      	str	r1, [r2, #0]
  4061ae:	6869      	ldr	r1, [r5, #4]
  4061b0:	6051      	str	r1, [r2, #4]
  4061b2:	68a9      	ldr	r1, [r5, #8]
  4061b4:	6091      	str	r1, [r2, #8]
  4061b6:	eb0a 0107 	add.w	r1, sl, r7
  4061ba:	ebab 0207 	sub.w	r2, fp, r7
  4061be:	f042 0201 	orr.w	r2, r2, #1
  4061c2:	6099      	str	r1, [r3, #8]
  4061c4:	604a      	str	r2, [r1, #4]
  4061c6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4061ca:	f003 0301 	and.w	r3, r3, #1
  4061ce:	431f      	orrs	r7, r3
  4061d0:	4640      	mov	r0, r8
  4061d2:	f8ca 7004 	str.w	r7, [sl, #4]
  4061d6:	f7ff f883 	bl	4052e0 <__malloc_unlock>
  4061da:	e751      	b.n	406080 <_realloc_r+0xe4>
  4061dc:	682b      	ldr	r3, [r5, #0]
  4061de:	6003      	str	r3, [r0, #0]
  4061e0:	686b      	ldr	r3, [r5, #4]
  4061e2:	6043      	str	r3, [r0, #4]
  4061e4:	2a1b      	cmp	r2, #27
  4061e6:	d82d      	bhi.n	406244 <_realloc_r+0x2a8>
  4061e8:	f100 0308 	add.w	r3, r0, #8
  4061ec:	f105 0208 	add.w	r2, r5, #8
  4061f0:	e71b      	b.n	40602a <_realloc_r+0x8e>
  4061f2:	4632      	mov	r2, r6
  4061f4:	6829      	ldr	r1, [r5, #0]
  4061f6:	6011      	str	r1, [r2, #0]
  4061f8:	6869      	ldr	r1, [r5, #4]
  4061fa:	6051      	str	r1, [r2, #4]
  4061fc:	68a9      	ldr	r1, [r5, #8]
  4061fe:	6091      	str	r1, [r2, #8]
  406200:	461c      	mov	r4, r3
  406202:	46d1      	mov	r9, sl
  406204:	e72a      	b.n	40605c <_realloc_r+0xc0>
  406206:	eb09 0107 	add.w	r1, r9, r7
  40620a:	ebab 0b07 	sub.w	fp, fp, r7
  40620e:	f04b 0201 	orr.w	r2, fp, #1
  406212:	6099      	str	r1, [r3, #8]
  406214:	604a      	str	r2, [r1, #4]
  406216:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40621a:	f003 0301 	and.w	r3, r3, #1
  40621e:	431f      	orrs	r7, r3
  406220:	4640      	mov	r0, r8
  406222:	f845 7c04 	str.w	r7, [r5, #-4]
  406226:	f7ff f85b 	bl	4052e0 <__malloc_unlock>
  40622a:	462e      	mov	r6, r5
  40622c:	e728      	b.n	406080 <_realloc_r+0xe4>
  40622e:	4629      	mov	r1, r5
  406230:	f7ff fe50 	bl	405ed4 <memmove>
  406234:	e6ff      	b.n	406036 <_realloc_r+0x9a>
  406236:	4629      	mov	r1, r5
  406238:	4630      	mov	r0, r6
  40623a:	461c      	mov	r4, r3
  40623c:	46d1      	mov	r9, sl
  40623e:	f7ff fe49 	bl	405ed4 <memmove>
  406242:	e70b      	b.n	40605c <_realloc_r+0xc0>
  406244:	68ab      	ldr	r3, [r5, #8]
  406246:	6083      	str	r3, [r0, #8]
  406248:	68eb      	ldr	r3, [r5, #12]
  40624a:	60c3      	str	r3, [r0, #12]
  40624c:	2a24      	cmp	r2, #36	; 0x24
  40624e:	d017      	beq.n	406280 <_realloc_r+0x2e4>
  406250:	f100 0310 	add.w	r3, r0, #16
  406254:	f105 0210 	add.w	r2, r5, #16
  406258:	e6e7      	b.n	40602a <_realloc_r+0x8e>
  40625a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40625e:	f023 0303 	bic.w	r3, r3, #3
  406262:	441c      	add	r4, r3
  406264:	462e      	mov	r6, r5
  406266:	e6f9      	b.n	40605c <_realloc_r+0xc0>
  406268:	68a9      	ldr	r1, [r5, #8]
  40626a:	f8ca 1010 	str.w	r1, [sl, #16]
  40626e:	68e9      	ldr	r1, [r5, #12]
  406270:	f8ca 1014 	str.w	r1, [sl, #20]
  406274:	2a24      	cmp	r2, #36	; 0x24
  406276:	d00c      	beq.n	406292 <_realloc_r+0x2f6>
  406278:	3510      	adds	r5, #16
  40627a:	f10a 0218 	add.w	r2, sl, #24
  40627e:	e7b9      	b.n	4061f4 <_realloc_r+0x258>
  406280:	692b      	ldr	r3, [r5, #16]
  406282:	6103      	str	r3, [r0, #16]
  406284:	696b      	ldr	r3, [r5, #20]
  406286:	6143      	str	r3, [r0, #20]
  406288:	f105 0218 	add.w	r2, r5, #24
  40628c:	f100 0318 	add.w	r3, r0, #24
  406290:	e6cb      	b.n	40602a <_realloc_r+0x8e>
  406292:	692a      	ldr	r2, [r5, #16]
  406294:	f8ca 2018 	str.w	r2, [sl, #24]
  406298:	696a      	ldr	r2, [r5, #20]
  40629a:	f8ca 201c 	str.w	r2, [sl, #28]
  40629e:	3518      	adds	r5, #24
  4062a0:	f10a 0220 	add.w	r2, sl, #32
  4062a4:	e7a6      	b.n	4061f4 <_realloc_r+0x258>
  4062a6:	4632      	mov	r2, r6
  4062a8:	e77f      	b.n	4061aa <_realloc_r+0x20e>
  4062aa:	4629      	mov	r1, r5
  4062ac:	4630      	mov	r0, r6
  4062ae:	9301      	str	r3, [sp, #4]
  4062b0:	f7ff fe10 	bl	405ed4 <memmove>
  4062b4:	9b01      	ldr	r3, [sp, #4]
  4062b6:	e77e      	b.n	4061b6 <_realloc_r+0x21a>
  4062b8:	68a9      	ldr	r1, [r5, #8]
  4062ba:	f8ca 1010 	str.w	r1, [sl, #16]
  4062be:	68e9      	ldr	r1, [r5, #12]
  4062c0:	f8ca 1014 	str.w	r1, [sl, #20]
  4062c4:	2a24      	cmp	r2, #36	; 0x24
  4062c6:	d003      	beq.n	4062d0 <_realloc_r+0x334>
  4062c8:	3510      	adds	r5, #16
  4062ca:	f10a 0218 	add.w	r2, sl, #24
  4062ce:	e76c      	b.n	4061aa <_realloc_r+0x20e>
  4062d0:	692a      	ldr	r2, [r5, #16]
  4062d2:	f8ca 2018 	str.w	r2, [sl, #24]
  4062d6:	696a      	ldr	r2, [r5, #20]
  4062d8:	f8ca 201c 	str.w	r2, [sl, #28]
  4062dc:	3518      	adds	r5, #24
  4062de:	f10a 0220 	add.w	r2, sl, #32
  4062e2:	e762      	b.n	4061aa <_realloc_r+0x20e>
  4062e4:	2040045c 	.word	0x2040045c

004062e8 <__ascii_wctomb>:
  4062e8:	b121      	cbz	r1, 4062f4 <__ascii_wctomb+0xc>
  4062ea:	2aff      	cmp	r2, #255	; 0xff
  4062ec:	d804      	bhi.n	4062f8 <__ascii_wctomb+0x10>
  4062ee:	700a      	strb	r2, [r1, #0]
  4062f0:	2001      	movs	r0, #1
  4062f2:	4770      	bx	lr
  4062f4:	4608      	mov	r0, r1
  4062f6:	4770      	bx	lr
  4062f8:	238a      	movs	r3, #138	; 0x8a
  4062fa:	6003      	str	r3, [r0, #0]
  4062fc:	f04f 30ff 	mov.w	r0, #4294967295
  406300:	4770      	bx	lr
  406302:	bf00      	nop

00406304 <__gedf2>:
  406304:	f04f 3cff 	mov.w	ip, #4294967295
  406308:	e006      	b.n	406318 <__cmpdf2+0x4>
  40630a:	bf00      	nop

0040630c <__ledf2>:
  40630c:	f04f 0c01 	mov.w	ip, #1
  406310:	e002      	b.n	406318 <__cmpdf2+0x4>
  406312:	bf00      	nop

00406314 <__cmpdf2>:
  406314:	f04f 0c01 	mov.w	ip, #1
  406318:	f84d cd04 	str.w	ip, [sp, #-4]!
  40631c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406320:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406324:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406328:	bf18      	it	ne
  40632a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40632e:	d01b      	beq.n	406368 <__cmpdf2+0x54>
  406330:	b001      	add	sp, #4
  406332:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406336:	bf0c      	ite	eq
  406338:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40633c:	ea91 0f03 	teqne	r1, r3
  406340:	bf02      	ittt	eq
  406342:	ea90 0f02 	teqeq	r0, r2
  406346:	2000      	moveq	r0, #0
  406348:	4770      	bxeq	lr
  40634a:	f110 0f00 	cmn.w	r0, #0
  40634e:	ea91 0f03 	teq	r1, r3
  406352:	bf58      	it	pl
  406354:	4299      	cmppl	r1, r3
  406356:	bf08      	it	eq
  406358:	4290      	cmpeq	r0, r2
  40635a:	bf2c      	ite	cs
  40635c:	17d8      	asrcs	r0, r3, #31
  40635e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406362:	f040 0001 	orr.w	r0, r0, #1
  406366:	4770      	bx	lr
  406368:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40636c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406370:	d102      	bne.n	406378 <__cmpdf2+0x64>
  406372:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406376:	d107      	bne.n	406388 <__cmpdf2+0x74>
  406378:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40637c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406380:	d1d6      	bne.n	406330 <__cmpdf2+0x1c>
  406382:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406386:	d0d3      	beq.n	406330 <__cmpdf2+0x1c>
  406388:	f85d 0b04 	ldr.w	r0, [sp], #4
  40638c:	4770      	bx	lr
  40638e:	bf00      	nop

00406390 <__aeabi_cdrcmple>:
  406390:	4684      	mov	ip, r0
  406392:	4610      	mov	r0, r2
  406394:	4662      	mov	r2, ip
  406396:	468c      	mov	ip, r1
  406398:	4619      	mov	r1, r3
  40639a:	4663      	mov	r3, ip
  40639c:	e000      	b.n	4063a0 <__aeabi_cdcmpeq>
  40639e:	bf00      	nop

004063a0 <__aeabi_cdcmpeq>:
  4063a0:	b501      	push	{r0, lr}
  4063a2:	f7ff ffb7 	bl	406314 <__cmpdf2>
  4063a6:	2800      	cmp	r0, #0
  4063a8:	bf48      	it	mi
  4063aa:	f110 0f00 	cmnmi.w	r0, #0
  4063ae:	bd01      	pop	{r0, pc}

004063b0 <__aeabi_dcmpeq>:
  4063b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4063b4:	f7ff fff4 	bl	4063a0 <__aeabi_cdcmpeq>
  4063b8:	bf0c      	ite	eq
  4063ba:	2001      	moveq	r0, #1
  4063bc:	2000      	movne	r0, #0
  4063be:	f85d fb08 	ldr.w	pc, [sp], #8
  4063c2:	bf00      	nop

004063c4 <__aeabi_dcmplt>:
  4063c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4063c8:	f7ff ffea 	bl	4063a0 <__aeabi_cdcmpeq>
  4063cc:	bf34      	ite	cc
  4063ce:	2001      	movcc	r0, #1
  4063d0:	2000      	movcs	r0, #0
  4063d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4063d6:	bf00      	nop

004063d8 <__aeabi_dcmple>:
  4063d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4063dc:	f7ff ffe0 	bl	4063a0 <__aeabi_cdcmpeq>
  4063e0:	bf94      	ite	ls
  4063e2:	2001      	movls	r0, #1
  4063e4:	2000      	movhi	r0, #0
  4063e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4063ea:	bf00      	nop

004063ec <__aeabi_dcmpge>:
  4063ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4063f0:	f7ff ffce 	bl	406390 <__aeabi_cdrcmple>
  4063f4:	bf94      	ite	ls
  4063f6:	2001      	movls	r0, #1
  4063f8:	2000      	movhi	r0, #0
  4063fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4063fe:	bf00      	nop

00406400 <__aeabi_dcmpgt>:
  406400:	f84d ed08 	str.w	lr, [sp, #-8]!
  406404:	f7ff ffc4 	bl	406390 <__aeabi_cdrcmple>
  406408:	bf34      	ite	cc
  40640a:	2001      	movcc	r0, #1
  40640c:	2000      	movcs	r0, #0
  40640e:	f85d fb08 	ldr.w	pc, [sp], #8
  406412:	bf00      	nop

00406414 <__aeabi_dcmpun>:
  406414:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406418:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40641c:	d102      	bne.n	406424 <__aeabi_dcmpun+0x10>
  40641e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406422:	d10a      	bne.n	40643a <__aeabi_dcmpun+0x26>
  406424:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406428:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40642c:	d102      	bne.n	406434 <__aeabi_dcmpun+0x20>
  40642e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406432:	d102      	bne.n	40643a <__aeabi_dcmpun+0x26>
  406434:	f04f 0000 	mov.w	r0, #0
  406438:	4770      	bx	lr
  40643a:	f04f 0001 	mov.w	r0, #1
  40643e:	4770      	bx	lr

00406440 <__aeabi_d2iz>:
  406440:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406444:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406448:	d215      	bcs.n	406476 <__aeabi_d2iz+0x36>
  40644a:	d511      	bpl.n	406470 <__aeabi_d2iz+0x30>
  40644c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406450:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406454:	d912      	bls.n	40647c <__aeabi_d2iz+0x3c>
  406456:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40645a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40645e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406462:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406466:	fa23 f002 	lsr.w	r0, r3, r2
  40646a:	bf18      	it	ne
  40646c:	4240      	negne	r0, r0
  40646e:	4770      	bx	lr
  406470:	f04f 0000 	mov.w	r0, #0
  406474:	4770      	bx	lr
  406476:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40647a:	d105      	bne.n	406488 <__aeabi_d2iz+0x48>
  40647c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406480:	bf08      	it	eq
  406482:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406486:	4770      	bx	lr
  406488:	f04f 0000 	mov.w	r0, #0
  40648c:	4770      	bx	lr
  40648e:	bf00      	nop

00406490 <__aeabi_uldivmod>:
  406490:	b953      	cbnz	r3, 4064a8 <__aeabi_uldivmod+0x18>
  406492:	b94a      	cbnz	r2, 4064a8 <__aeabi_uldivmod+0x18>
  406494:	2900      	cmp	r1, #0
  406496:	bf08      	it	eq
  406498:	2800      	cmpeq	r0, #0
  40649a:	bf1c      	itt	ne
  40649c:	f04f 31ff 	movne.w	r1, #4294967295
  4064a0:	f04f 30ff 	movne.w	r0, #4294967295
  4064a4:	f000 b97a 	b.w	40679c <__aeabi_idiv0>
  4064a8:	f1ad 0c08 	sub.w	ip, sp, #8
  4064ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4064b0:	f000 f806 	bl	4064c0 <__udivmoddi4>
  4064b4:	f8dd e004 	ldr.w	lr, [sp, #4]
  4064b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4064bc:	b004      	add	sp, #16
  4064be:	4770      	bx	lr

004064c0 <__udivmoddi4>:
  4064c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4064c4:	468c      	mov	ip, r1
  4064c6:	460d      	mov	r5, r1
  4064c8:	4604      	mov	r4, r0
  4064ca:	9e08      	ldr	r6, [sp, #32]
  4064cc:	2b00      	cmp	r3, #0
  4064ce:	d151      	bne.n	406574 <__udivmoddi4+0xb4>
  4064d0:	428a      	cmp	r2, r1
  4064d2:	4617      	mov	r7, r2
  4064d4:	d96d      	bls.n	4065b2 <__udivmoddi4+0xf2>
  4064d6:	fab2 fe82 	clz	lr, r2
  4064da:	f1be 0f00 	cmp.w	lr, #0
  4064de:	d00b      	beq.n	4064f8 <__udivmoddi4+0x38>
  4064e0:	f1ce 0c20 	rsb	ip, lr, #32
  4064e4:	fa01 f50e 	lsl.w	r5, r1, lr
  4064e8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4064ec:	fa02 f70e 	lsl.w	r7, r2, lr
  4064f0:	ea4c 0c05 	orr.w	ip, ip, r5
  4064f4:	fa00 f40e 	lsl.w	r4, r0, lr
  4064f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4064fc:	0c25      	lsrs	r5, r4, #16
  4064fe:	fbbc f8fa 	udiv	r8, ip, sl
  406502:	fa1f f987 	uxth.w	r9, r7
  406506:	fb0a cc18 	mls	ip, sl, r8, ip
  40650a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40650e:	fb08 f309 	mul.w	r3, r8, r9
  406512:	42ab      	cmp	r3, r5
  406514:	d90a      	bls.n	40652c <__udivmoddi4+0x6c>
  406516:	19ed      	adds	r5, r5, r7
  406518:	f108 32ff 	add.w	r2, r8, #4294967295
  40651c:	f080 8123 	bcs.w	406766 <__udivmoddi4+0x2a6>
  406520:	42ab      	cmp	r3, r5
  406522:	f240 8120 	bls.w	406766 <__udivmoddi4+0x2a6>
  406526:	f1a8 0802 	sub.w	r8, r8, #2
  40652a:	443d      	add	r5, r7
  40652c:	1aed      	subs	r5, r5, r3
  40652e:	b2a4      	uxth	r4, r4
  406530:	fbb5 f0fa 	udiv	r0, r5, sl
  406534:	fb0a 5510 	mls	r5, sl, r0, r5
  406538:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40653c:	fb00 f909 	mul.w	r9, r0, r9
  406540:	45a1      	cmp	r9, r4
  406542:	d909      	bls.n	406558 <__udivmoddi4+0x98>
  406544:	19e4      	adds	r4, r4, r7
  406546:	f100 33ff 	add.w	r3, r0, #4294967295
  40654a:	f080 810a 	bcs.w	406762 <__udivmoddi4+0x2a2>
  40654e:	45a1      	cmp	r9, r4
  406550:	f240 8107 	bls.w	406762 <__udivmoddi4+0x2a2>
  406554:	3802      	subs	r0, #2
  406556:	443c      	add	r4, r7
  406558:	eba4 0409 	sub.w	r4, r4, r9
  40655c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406560:	2100      	movs	r1, #0
  406562:	2e00      	cmp	r6, #0
  406564:	d061      	beq.n	40662a <__udivmoddi4+0x16a>
  406566:	fa24 f40e 	lsr.w	r4, r4, lr
  40656a:	2300      	movs	r3, #0
  40656c:	6034      	str	r4, [r6, #0]
  40656e:	6073      	str	r3, [r6, #4]
  406570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406574:	428b      	cmp	r3, r1
  406576:	d907      	bls.n	406588 <__udivmoddi4+0xc8>
  406578:	2e00      	cmp	r6, #0
  40657a:	d054      	beq.n	406626 <__udivmoddi4+0x166>
  40657c:	2100      	movs	r1, #0
  40657e:	e886 0021 	stmia.w	r6, {r0, r5}
  406582:	4608      	mov	r0, r1
  406584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406588:	fab3 f183 	clz	r1, r3
  40658c:	2900      	cmp	r1, #0
  40658e:	f040 808e 	bne.w	4066ae <__udivmoddi4+0x1ee>
  406592:	42ab      	cmp	r3, r5
  406594:	d302      	bcc.n	40659c <__udivmoddi4+0xdc>
  406596:	4282      	cmp	r2, r0
  406598:	f200 80fa 	bhi.w	406790 <__udivmoddi4+0x2d0>
  40659c:	1a84      	subs	r4, r0, r2
  40659e:	eb65 0503 	sbc.w	r5, r5, r3
  4065a2:	2001      	movs	r0, #1
  4065a4:	46ac      	mov	ip, r5
  4065a6:	2e00      	cmp	r6, #0
  4065a8:	d03f      	beq.n	40662a <__udivmoddi4+0x16a>
  4065aa:	e886 1010 	stmia.w	r6, {r4, ip}
  4065ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4065b2:	b912      	cbnz	r2, 4065ba <__udivmoddi4+0xfa>
  4065b4:	2701      	movs	r7, #1
  4065b6:	fbb7 f7f2 	udiv	r7, r7, r2
  4065ba:	fab7 fe87 	clz	lr, r7
  4065be:	f1be 0f00 	cmp.w	lr, #0
  4065c2:	d134      	bne.n	40662e <__udivmoddi4+0x16e>
  4065c4:	1beb      	subs	r3, r5, r7
  4065c6:	0c3a      	lsrs	r2, r7, #16
  4065c8:	fa1f fc87 	uxth.w	ip, r7
  4065cc:	2101      	movs	r1, #1
  4065ce:	fbb3 f8f2 	udiv	r8, r3, r2
  4065d2:	0c25      	lsrs	r5, r4, #16
  4065d4:	fb02 3318 	mls	r3, r2, r8, r3
  4065d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4065dc:	fb0c f308 	mul.w	r3, ip, r8
  4065e0:	42ab      	cmp	r3, r5
  4065e2:	d907      	bls.n	4065f4 <__udivmoddi4+0x134>
  4065e4:	19ed      	adds	r5, r5, r7
  4065e6:	f108 30ff 	add.w	r0, r8, #4294967295
  4065ea:	d202      	bcs.n	4065f2 <__udivmoddi4+0x132>
  4065ec:	42ab      	cmp	r3, r5
  4065ee:	f200 80d1 	bhi.w	406794 <__udivmoddi4+0x2d4>
  4065f2:	4680      	mov	r8, r0
  4065f4:	1aed      	subs	r5, r5, r3
  4065f6:	b2a3      	uxth	r3, r4
  4065f8:	fbb5 f0f2 	udiv	r0, r5, r2
  4065fc:	fb02 5510 	mls	r5, r2, r0, r5
  406600:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406604:	fb0c fc00 	mul.w	ip, ip, r0
  406608:	45a4      	cmp	ip, r4
  40660a:	d907      	bls.n	40661c <__udivmoddi4+0x15c>
  40660c:	19e4      	adds	r4, r4, r7
  40660e:	f100 33ff 	add.w	r3, r0, #4294967295
  406612:	d202      	bcs.n	40661a <__udivmoddi4+0x15a>
  406614:	45a4      	cmp	ip, r4
  406616:	f200 80b8 	bhi.w	40678a <__udivmoddi4+0x2ca>
  40661a:	4618      	mov	r0, r3
  40661c:	eba4 040c 	sub.w	r4, r4, ip
  406620:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406624:	e79d      	b.n	406562 <__udivmoddi4+0xa2>
  406626:	4631      	mov	r1, r6
  406628:	4630      	mov	r0, r6
  40662a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40662e:	f1ce 0420 	rsb	r4, lr, #32
  406632:	fa05 f30e 	lsl.w	r3, r5, lr
  406636:	fa07 f70e 	lsl.w	r7, r7, lr
  40663a:	fa20 f804 	lsr.w	r8, r0, r4
  40663e:	0c3a      	lsrs	r2, r7, #16
  406640:	fa25 f404 	lsr.w	r4, r5, r4
  406644:	ea48 0803 	orr.w	r8, r8, r3
  406648:	fbb4 f1f2 	udiv	r1, r4, r2
  40664c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406650:	fb02 4411 	mls	r4, r2, r1, r4
  406654:	fa1f fc87 	uxth.w	ip, r7
  406658:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40665c:	fb01 f30c 	mul.w	r3, r1, ip
  406660:	42ab      	cmp	r3, r5
  406662:	fa00 f40e 	lsl.w	r4, r0, lr
  406666:	d909      	bls.n	40667c <__udivmoddi4+0x1bc>
  406668:	19ed      	adds	r5, r5, r7
  40666a:	f101 30ff 	add.w	r0, r1, #4294967295
  40666e:	f080 808a 	bcs.w	406786 <__udivmoddi4+0x2c6>
  406672:	42ab      	cmp	r3, r5
  406674:	f240 8087 	bls.w	406786 <__udivmoddi4+0x2c6>
  406678:	3902      	subs	r1, #2
  40667a:	443d      	add	r5, r7
  40667c:	1aeb      	subs	r3, r5, r3
  40667e:	fa1f f588 	uxth.w	r5, r8
  406682:	fbb3 f0f2 	udiv	r0, r3, r2
  406686:	fb02 3310 	mls	r3, r2, r0, r3
  40668a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40668e:	fb00 f30c 	mul.w	r3, r0, ip
  406692:	42ab      	cmp	r3, r5
  406694:	d907      	bls.n	4066a6 <__udivmoddi4+0x1e6>
  406696:	19ed      	adds	r5, r5, r7
  406698:	f100 38ff 	add.w	r8, r0, #4294967295
  40669c:	d26f      	bcs.n	40677e <__udivmoddi4+0x2be>
  40669e:	42ab      	cmp	r3, r5
  4066a0:	d96d      	bls.n	40677e <__udivmoddi4+0x2be>
  4066a2:	3802      	subs	r0, #2
  4066a4:	443d      	add	r5, r7
  4066a6:	1aeb      	subs	r3, r5, r3
  4066a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4066ac:	e78f      	b.n	4065ce <__udivmoddi4+0x10e>
  4066ae:	f1c1 0720 	rsb	r7, r1, #32
  4066b2:	fa22 f807 	lsr.w	r8, r2, r7
  4066b6:	408b      	lsls	r3, r1
  4066b8:	fa05 f401 	lsl.w	r4, r5, r1
  4066bc:	ea48 0303 	orr.w	r3, r8, r3
  4066c0:	fa20 fe07 	lsr.w	lr, r0, r7
  4066c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4066c8:	40fd      	lsrs	r5, r7
  4066ca:	ea4e 0e04 	orr.w	lr, lr, r4
  4066ce:	fbb5 f9fc 	udiv	r9, r5, ip
  4066d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4066d6:	fb0c 5519 	mls	r5, ip, r9, r5
  4066da:	fa1f f883 	uxth.w	r8, r3
  4066de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4066e2:	fb09 f408 	mul.w	r4, r9, r8
  4066e6:	42ac      	cmp	r4, r5
  4066e8:	fa02 f201 	lsl.w	r2, r2, r1
  4066ec:	fa00 fa01 	lsl.w	sl, r0, r1
  4066f0:	d908      	bls.n	406704 <__udivmoddi4+0x244>
  4066f2:	18ed      	adds	r5, r5, r3
  4066f4:	f109 30ff 	add.w	r0, r9, #4294967295
  4066f8:	d243      	bcs.n	406782 <__udivmoddi4+0x2c2>
  4066fa:	42ac      	cmp	r4, r5
  4066fc:	d941      	bls.n	406782 <__udivmoddi4+0x2c2>
  4066fe:	f1a9 0902 	sub.w	r9, r9, #2
  406702:	441d      	add	r5, r3
  406704:	1b2d      	subs	r5, r5, r4
  406706:	fa1f fe8e 	uxth.w	lr, lr
  40670a:	fbb5 f0fc 	udiv	r0, r5, ip
  40670e:	fb0c 5510 	mls	r5, ip, r0, r5
  406712:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406716:	fb00 f808 	mul.w	r8, r0, r8
  40671a:	45a0      	cmp	r8, r4
  40671c:	d907      	bls.n	40672e <__udivmoddi4+0x26e>
  40671e:	18e4      	adds	r4, r4, r3
  406720:	f100 35ff 	add.w	r5, r0, #4294967295
  406724:	d229      	bcs.n	40677a <__udivmoddi4+0x2ba>
  406726:	45a0      	cmp	r8, r4
  406728:	d927      	bls.n	40677a <__udivmoddi4+0x2ba>
  40672a:	3802      	subs	r0, #2
  40672c:	441c      	add	r4, r3
  40672e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406732:	eba4 0408 	sub.w	r4, r4, r8
  406736:	fba0 8902 	umull	r8, r9, r0, r2
  40673a:	454c      	cmp	r4, r9
  40673c:	46c6      	mov	lr, r8
  40673e:	464d      	mov	r5, r9
  406740:	d315      	bcc.n	40676e <__udivmoddi4+0x2ae>
  406742:	d012      	beq.n	40676a <__udivmoddi4+0x2aa>
  406744:	b156      	cbz	r6, 40675c <__udivmoddi4+0x29c>
  406746:	ebba 030e 	subs.w	r3, sl, lr
  40674a:	eb64 0405 	sbc.w	r4, r4, r5
  40674e:	fa04 f707 	lsl.w	r7, r4, r7
  406752:	40cb      	lsrs	r3, r1
  406754:	431f      	orrs	r7, r3
  406756:	40cc      	lsrs	r4, r1
  406758:	6037      	str	r7, [r6, #0]
  40675a:	6074      	str	r4, [r6, #4]
  40675c:	2100      	movs	r1, #0
  40675e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406762:	4618      	mov	r0, r3
  406764:	e6f8      	b.n	406558 <__udivmoddi4+0x98>
  406766:	4690      	mov	r8, r2
  406768:	e6e0      	b.n	40652c <__udivmoddi4+0x6c>
  40676a:	45c2      	cmp	sl, r8
  40676c:	d2ea      	bcs.n	406744 <__udivmoddi4+0x284>
  40676e:	ebb8 0e02 	subs.w	lr, r8, r2
  406772:	eb69 0503 	sbc.w	r5, r9, r3
  406776:	3801      	subs	r0, #1
  406778:	e7e4      	b.n	406744 <__udivmoddi4+0x284>
  40677a:	4628      	mov	r0, r5
  40677c:	e7d7      	b.n	40672e <__udivmoddi4+0x26e>
  40677e:	4640      	mov	r0, r8
  406780:	e791      	b.n	4066a6 <__udivmoddi4+0x1e6>
  406782:	4681      	mov	r9, r0
  406784:	e7be      	b.n	406704 <__udivmoddi4+0x244>
  406786:	4601      	mov	r1, r0
  406788:	e778      	b.n	40667c <__udivmoddi4+0x1bc>
  40678a:	3802      	subs	r0, #2
  40678c:	443c      	add	r4, r7
  40678e:	e745      	b.n	40661c <__udivmoddi4+0x15c>
  406790:	4608      	mov	r0, r1
  406792:	e708      	b.n	4065a6 <__udivmoddi4+0xe6>
  406794:	f1a8 0802 	sub.w	r8, r8, #2
  406798:	443d      	add	r5, r7
  40679a:	e72b      	b.n	4065f4 <__udivmoddi4+0x134>

0040679c <__aeabi_idiv0>:
  40679c:	4770      	bx	lr
  40679e:	bf00      	nop

004067a0 <sysfont_glyphs>:
	...
  4067c0:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  4067d0:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4067e0:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4067f8:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  406808:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  406818:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406830:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406840:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406850:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  406868:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406884:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406894:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  4068a4:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  4068b4:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4068dc:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  406904:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406914:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  406938:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406948:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406958:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  406968:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406980:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406990:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  4069a0:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4069b8:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  4069c8:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  4069d8:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4069f0:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406a00:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406a10:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406a28:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406a38:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406a48:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406a60:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406a70:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406a80:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  406a9c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  406aac:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  406abc:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406ad8:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406af0:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406b08:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406b18:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406b28:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406b40:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406b50:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406b60:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406b78:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406b88:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406b98:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406bb0:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406bc0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406bd0:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406be8:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406bf8:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406c08:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406c20:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406c30:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406c40:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406c58:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406c68:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406c78:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406c90:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406ca0:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406cb0:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406cc8:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406cd8:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406ce8:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406d00:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406d10:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406d20:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406d38:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406d48:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406d58:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406d70:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406d80:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406d90:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406da8:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406db8:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406dc8:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406de0:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406df0:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406e00:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406e18:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406e28:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406e38:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406e50:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406e60:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406e70:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406e98:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406ea8:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406ec4:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406edc:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406eec:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406efc:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406f14:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406f24:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406f34:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406f4c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406f5c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406f6c:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406f7c:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406f8c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406f9c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406fac:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406fbc:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406fcc:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406fdc:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406ff4:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  407004:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  407014:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  407030:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  40704c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  407068:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  407078:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  407088:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  4070a0:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  4070bc:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  4070d8:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  4070f4:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  407110:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  40712c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  407148:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  407164:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  407174:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  407184:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  407194:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  4071a4:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  4071b4:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  4071c4:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  4071d4:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  4071e4:	0000 0000 7245 6f72 0021 0000 3225 312e     ....Erro!...%2.1
  4071f4:	0066 0000                                   f...

004071f8 <_global_impure_ptr>:
  4071f8:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  407208:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  407218:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  407228:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  407238:	296c 0000 0030 0000                         l)..0...

00407240 <blanks.7223>:
  407240:	2020 2020 2020 2020 2020 2020 2020 2020                     

00407250 <zeroes.7224>:
  407250:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  407260:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00407270 <__mprec_bigtens>:
  407270:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407280:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407290:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407298 <__mprec_tens>:
  407298:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4072a8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4072b8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4072c8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4072d8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4072e8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4072f8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407308:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407318:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407328:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407338:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407348:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407358:	9db4 79d9 7843 44ea                         ...yCx.D

00407360 <p05.6055>:
  407360:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  407370:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040737c <_ctype_>:
  40737c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40738c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40739c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4073ac:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4073bc:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4073cc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4073dc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4073ec:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4073fc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407480 <_init>:
  407480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407482:	bf00      	nop
  407484:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407486:	bc08      	pop	{r3}
  407488:	469e      	mov	lr, r3
  40748a:	4770      	bx	lr

0040748c <__init_array_start>:
  40748c:	00403ba9 	.word	0x00403ba9

00407490 <__frame_dummy_init_array_entry>:
  407490:	00400165                                e.@.

00407494 <_fini>:
  407494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407496:	bf00      	nop
  407498:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40749a:	bc08      	pop	{r3}
  40749c:	469e      	mov	lr, r3
  40749e:	4770      	bx	lr

004074a0 <__fini_array_start>:
  4074a0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 67a0 0040 0e0a 7d20               .....g@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	b2c2 4606                                   ...F

20400024 <j>:
20400024:	001a 0000                                   ....

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	0cc4 2040                                   ..@ 

2040045c <__malloc_av_>:
	...
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 

20400864 <__malloc_sbrk_base>:
20400864:	ffff ffff                                   ....

20400868 <__malloc_trim_threshold>:
20400868:	0000 0002                                   ....

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	62e9 0040 5ea9 0040 0000 0000 737c 0040     .b@..^@.....|s@.
2040095c:	7378 0040 721c 0040 721c 0040 721c 0040     xs@..r@..r@..r@.
2040096c:	721c 0040 721c 0040 721c 0040 721c 0040     .r@..r@..r@..r@.
2040097c:	721c 0040 721c 0040 ffff ffff ffff ffff     .r@..r@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
