v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
B 2 2620 -900 3420 -500 {flags=graph
y1=0
y2=2
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=10e-6
divx=5
subdivx=1
node="x1.pu_mux_op_int.t4
x1.pu_int.t9
x1.pd_mux_op_int.t4
x1.pu_test.n0
x1.pd_int.t11
x1.vco_op_bar.t6
x1.vco_op.t39
x1.vdiv_fb_mux_int.n33
x1.clk_fb_in_int.t101
x1.pfd_vref_in_int.t3
x1.pfd_vdiv_in_int.t4"
color="4 4 4 4 4 4 4 4 4 4 4"
dataset=-1
unitx=1
logx=0
logy=0
}
N 820 -570 840 -570 {
lab=Output1}
N 815 -590 835 -590 {
lab=Output2}
N 820 -530 840 -530 {
lab=Output_test}
N 570 -380 570 -360 {
lab=LP_op_test}
N 840 -570 1160 -570 {
lab=Output1}
N 835 -590 1115 -590 {
lab=Output2}
N 840 -530 1060 -530 {
lab=Output_test}
N 1060 -470 1060 -450 {
lab=VSS}
N 1120 -490 1120 -450 {
lab=VSS}
N 1160 -510 1160 -450 {
lab=VSS}
N 570 -360 570 -200 {
lab=LP_op_test}
N 1395 -562 1395 -532 {
lab=VSS}
N 1395 -532 1465 -532 {
lab=VSS}
N 1395 -692 1395 -622 {
lab=LP_ext}
N 1395 -692 1465 -692 {
lab=LP_ext}
N 1465 -692 1465 -682 {
lab=LP_ext}
N 1465 -622 1465 -602 {
lab=#net1}
N 1465 -542 1465 -532 {
lab=VSS}
N 1480 -692 1500 -692 {
lab=LP_ext}
N 1465 -692 1480 -692 {
lab=LP_ext}
N 2435 -175 2435 -165 {
lab=VSS}
N 2435 -255 2435 -235 {
lab=P1}
N 2255 -305 2255 -295 {
lab=VSS}
N 2255 -385 2255 -365 {
lab=P0}
N 1235 -920 1235 -900 {
lab=VSS}
N 1035 -940 1035 -930 {
lab=VSS}
N 1235 -1010 1255 -1010 {
lab=Vref}
N 1875 -465 1875 -455 {
lab=VSS}
N 1875 -545 1875 -525 {
lab=VDD}
N 1955 -545 1955 -525 {
lab=VSS}
N 1955 -465 1955 -445 {
lab=GND}
N 825 -940 825 -930 {
lab=VSS}
N 825 -1020 825 -1000 {
lab=RST_DIV}
N 1035 -1010 1035 -1000 {
lab=VDD_VCO}
N 1035 -1010 1055 -1010 {
lab=VDD_VCO}
N 2265 -175 2265 -165 {
lab=VSS}
N 2265 -255 2265 -235 {
lab=F1}
N 2175 -175 2175 -165 {
lab=VSS}
N 2175 -255 2175 -235 {
lab=F0}
N 2365 -175 2365 -165 {
lab=VSS}
N 2365 -255 2365 -235 {
lab=F2}
N 1885 -315 1885 -305 {
lab=VSS}
N 1885 -395 1885 -375 {
lab=OPA0}
N 1985 -315 1985 -305 {
lab=VSS}
N 1985 -395 1985 -375 {
lab=OPA1}
N 2065 -315 2065 -305 {
lab=VSS}
N 2065 -395 2065 -375 {
lab=OPB0}
N 2165 -315 2165 -305 {
lab=VSS}
N 2165 -395 2165 -375 {
lab=OPB1}
N 2125 -475 2125 -455 {
lab=Iref}
N 2125 -555 2125 -535 {
lab=VDD}
N 1985 -175 1985 -165 {
lab=VSS}
N 1985 -255 1985 -235 {
lab=S1}
N 1235 -1010 1235 -980 {
lab=Vref}
N 1895 -175 1895 -165 {
lab=VSS}
N 1895 -255 1895 -235 {
lab=S0}
N 2075 -175 2075 -165 {
lab=VSS}
N 2075 -255 2075 -235 {
lab=S2}
N 2345 -305 2345 -295 {
lab=VSS}
N 2345 -385 2345 -365 {
lab=T1}
N 2445 -305 2445 -295 {
lab=VSS}
N 2445 -385 2445 -365 {
lab=T0}
N 165 -875 165 -865 {
lab=VSS}
N 165 -955 165 -935 {
lab=vcntl_test}
N 170 -1070 170 -1060 {
lab=VSS}
N 170 -1150 170 -1130 {
lab=Vo_test}
N 395 -875 395 -865 {
lab=VSS}
N 395 -955 395 -935 {
lab=Vdiv_test}
N 390 -1060 390 -1050 {
lab=VSS}
N 390 -1140 390 -1120 {
lab=PU_test}
N 645 -1050 645 -1040 {
lab=VSS}
N 645 -1130 645 -1110 {
lab=PD_test}
N 1120 -590 1120 -550 {
lab=Output2}
N 1115 -590 1120 -590 {
lab=Output2}
N 570 -140 570 -130 {
lab=VSS}
N 1060 -450 1160 -450 {
lab=VSS}
N 820 -610 850 -610 {
lab=VDD_BUFF}
N 820 -610 850 -610 {
lab=VDD_BUFF}
N 820 -630 850 -630 {
lab=T1}
N 820 -630 850 -630 {
lab=T1}
N 820 -650 850 -650 {
lab=T0}
N 820 -650 850 -650 {
lab=T0}
N 820 -670 850 -670 {
lab=F0}
N 820 -670 850 -670 {
lab=F0}
N 820 -690 850 -690 {
lab=F1}
N 820 -690 850 -690 {
lab=F1}
N 820 -710 850 -710 {
lab=F2}
N 670 -860 670 -840 {
lab=VDD}
N 750 -380 750 -360 {
lab=OPB1}
N 730 -380 730 -360 {
lab=OPB0}
N 710 -380 710 -360 {
lab=OPA1}
N 690 -380 690 -360 {
lab=OPA0}
N 670 -380 670 -360 {
lab=RST_DIV}
N 650 -380 650 -360 {
lab=Vo_test}
N 630 -380 630 -360 {
lab=VDD_VCO}
N 610 -380 610 -360 {
lab=vcntl_test}
N 590 -380 590 -360 {
lab=LP_ext}
N 550 -380 550 -360 {
lab=PU_test}
N 530 -380 530 -360 {
lab=PD_test}
N 510 -380 510 -360 {
lab=S2}
N 490 -380 490 -360 {
lab=S1}
N 470 -380 470 -360 {
lab=S0}
N 450 -380 450 -360 {
lab=Vdiv_test}
N 430 -380 430 -360 {
lab=Vref}
N 410 -380 410 -360 {
lab=P0}
N 390 -380 390 -360 {
lab=P1}
N 370 -380 370 -360 {
lab=VSS}
N 820 -550 825 -550 {
lab=Iref}
N 825 -550 850 -550 {
lab=Iref}
N 2265 -460 2265 -450 {
lab=VSS}
N 2265 -540 2265 -520 {
lab=VDD_BUFF}
C {devices/lab_wire.sym} 570 -350 3 0 {name=p62 sig_type=std_logic lab=LP_op_test}
C {devices/lab_wire.sym} 850 -530 2 0 {name=p63 sig_type=std_logic lab=Output_test}
C {devices/lab_wire.sym} 850 -570 2 0 {name=p64 sig_type=std_logic lab=Output1}
C {devices/lab_wire.sym} 845 -590 2 0 {name=p66 sig_type=std_logic lab=Output2}
C {devices/code_shown.sym} 2000 -795 0 1 {name=NGSPICE1 only_toplevel=true
value="
.include "pex_pll_13_mag.spice"
.control
save F2
+ F1
+ LP_op_test
+ Vref
+ Output1
+ Output2
+ RST_DIV
+ x1.pu_mux_op_int.t4
+ x1.pu_int.t9
+ x1.pu_test.n0
+ x1.pd_int.t11
+ x1.vco_op_bar.t6
+ x1.vco_op.t39
+ x1.vdiv_fb_mux_int.n33
+ x1.vdiv_fb_mux_int.n33
+ x1.pfd_vref_in_int.t3
+ x1.pfd_vdiv_in_int.t4

tran 20n 45u 
plot v(Output_test) v(LP_op_test)+4
plot v(Output1) v(Output1B)+4 v(Output2)+8
plot v(Vref)
write pex_PLL_13_TB.raw
.endc

"}
C {devices/capa.sym} 1160 -540 0 0 {name=C1
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1120 -520 0 0 {name=C2
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1060 -500 0 0 {name=C3
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 570 -170 0 0 {name=C5
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/code_shown.sym} 865 -355 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {devices/lab_wire.sym} 1100 -450 3 0 {name=p3 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1395 -692 0 0 {name=p32 sig_type=std_logic lab=LP_ext
}
C {devices/capa.sym} 1465 -572 0 0 {name=C4
m=1
value=80.14p
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1395 -592 0 0 {name=C6
m=1
value=3.77p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 1465 -652 0 0 {name=R2
value=48.84k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 1395 -532 2 1 {name=p116 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 2435 -205 0 0 {name=V1 value=0}
C {devices/lab_wire.sym} 2435 -165 0 0 {name=p44 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2435 -255 0 0 {name=p65 sig_type=std_logic lab=P1}
C {devices/vsource.sym} 2255 -335 0 0 {name=V14 value=0}
C {devices/lab_wire.sym} 2255 -295 0 0 {name=p71 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2255 -385 0 0 {name=p77 sig_type=std_logic lab=P0}
C {devices/vsource.sym} 1235 -950 0 0 {name=VCNTL value="pulse(3.3 0 0 100p 100p 250n 500n)"}
C {devices/vsource.sym} 1035 -970 0 0 {name=V23 value=" PWL( 0 0 100n 0 100.001n 3.3)"}
C {devices/vsource.sym} 1875 -495 0 0 {name=V27 value=3.3}
C {devices/vsource.sym} 1955 -495 0 0 {name=V28 value=0}
C {devices/lab_wire.sym} 1955 -545 0 0 {name=p83 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1875 -455 0 0 {name=p84 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1875 -545 0 0 {name=p85 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 1955 -445 0 0 {name=l1 lab=GND}
C {devices/lab_pin.sym} 1055 -1010 2 0 {name=p86 sig_type=std_logic lab=VDD_VCO}
C {devices/lab_pin.sym} 1245 -1010 2 0 {name=p87 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 825 -930 0 0 {name=p88 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 825 -970 0 0 {name=V29 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/vsource.sym} 2265 -205 0 0 {name=V30 value=3.3}
C {devices/lab_wire.sym} 2265 -165 0 0 {name=p89 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2265 -255 0 0 {name=p90 sig_type=std_logic lab=F1}
C {devices/vsource.sym} 2175 -205 0 0 {name=V31 value=3.3}
C {devices/lab_wire.sym} 2175 -165 0 0 {name=p91 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2175 -255 0 0 {name=p92 sig_type=std_logic lab=F0}
C {devices/vsource.sym} 2365 -205 0 0 {name=V32 value=3.3}
C {devices/lab_wire.sym} 2365 -165 0 0 {name=p93 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2365 -255 0 0 {name=p94 sig_type=std_logic lab=F2}
C {devices/vsource.sym} 1885 -345 0 0 {name=V33 value=3.3}
C {devices/lab_wire.sym} 1885 -305 0 0 {name=p95 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1885 -395 0 0 {name=p96 sig_type=std_logic lab=OPA0}
C {devices/vsource.sym} 1985 -345 0 0 {name=V34 value=3.3}
C {devices/lab_wire.sym} 1985 -305 0 0 {name=p97 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1985 -395 0 0 {name=p98 sig_type=std_logic lab=OPA1}
C {devices/vsource.sym} 2065 -345 0 0 {name=V35 value=3.3}
C {devices/lab_wire.sym} 2065 -305 0 0 {name=p99 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2065 -395 0 0 {name=p100 sig_type=std_logic lab=OPB0
}
C {devices/vsource.sym} 2165 -345 0 0 {name=V36 value=0}
C {devices/lab_wire.sym} 2165 -305 0 0 {name=p105 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2165 -395 0 0 {name=p106 sig_type=std_logic lab=OPB1}
C {devices/lab_pin.sym} 825 -1010 2 0 {name=p107 sig_type=std_logic lab=RST_DIV}
C {devices/isource.sym} 2125 -505 0 0 {name=I3 value=100u}
C {devices/lab_wire.sym} 2125 -455 2 0 {name=p109 sig_type=std_logic lab=Iref}
C {devices/lab_wire.sym} 2125 -555 2 0 {name=p111 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1035 -930 2 0 {name=p112 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1235 -900 2 0 {name=p113 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 1985 -205 0 0 {name=V37 value=3.3}
C {devices/lab_wire.sym} 1985 -165 0 0 {name=p114 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1985 -255 0 0 {name=p115 sig_type=std_logic lab=S1}
C {devices/vsource.sym} 1895 -205 0 0 {name=V38 value=3.3}
C {devices/lab_wire.sym} 1895 -165 0 0 {name=p117 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1895 -255 0 0 {name=p118 sig_type=std_logic lab=S0}
C {devices/vsource.sym} 2075 -205 0 0 {name=V39 value=0}
C {devices/lab_wire.sym} 2075 -165 0 0 {name=p119 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2075 -255 0 0 {name=p120 sig_type=std_logic lab=S2}
C {devices/vsource.sym} 2345 -335 0 0 {name=V40 value=0}
C {devices/lab_wire.sym} 2345 -295 0 0 {name=p121 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2345 -385 0 0 {name=p122 sig_type=std_logic lab=T1}
C {devices/vsource.sym} 2445 -335 0 0 {name=V41 value=0}
C {devices/lab_wire.sym} 2445 -295 0 0 {name=p123 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2445 -385 0 0 {name=p124 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 165 -865 0 0 {name=p125 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 165 -905 0 0 {name=V42 value=1.08}
C {devices/lab_pin.sym} 165 -945 2 0 {name=p126 sig_type=std_logic lab=vcntl_test}
C {devices/lab_wire.sym} 170 -1060 0 0 {name=p127 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 170 -1100 0 0 {name=V43 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/lab_pin.sym} 170 -1140 2 0 {name=p128 sig_type=std_logic lab=Vo_test}
C {devices/vsource.sym} 395 -905 0 0 {name=V44 value="pulse(3.3 0 20n 100p 100p 50n 100n)"}
C {devices/lab_wire.sym} 395 -955 0 0 {name=p129 sig_type=std_logic lab=Vdiv_test}
C {devices/lab_wire.sym} 395 -865 0 0 {name=p130 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 390 -1090 0 0 {name=V45 value="pulse(3.3 0 50n 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 390 -1140 0 0 {name=p131 sig_type=std_logic lab=PU_test}
C {devices/lab_wire.sym} 390 -1050 0 0 {name=p132 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 645 -1080 0 0 {name=V46 value="pulse(3.3 0 0 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 645 -1130 0 0 {name=p133 sig_type=std_logic lab=PD_test}
C {devices/lab_wire.sym} 645 -1040 0 0 {name=p134 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1100 -450 3 0 {name=p1 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1100 -450 3 0 {name=p11 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 570 -130 3 0 {name=p13 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 390 -360 3 0 {name=p14 sig_type=std_logic lab=P1}
C {devices/lab_wire.sym} 2255 -385 0 0 {name=p15 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 2255 -385 0 0 {name=p16 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 410 -360 3 0 {name=p17 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 390 -360 3 0 {name=p18 sig_type=std_logic lab=P1}
C {devices/lab_wire.sym} 370 -360 3 0 {name=p19 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 1245 -1010 2 0 {name=p20 sig_type=std_logic lab=Vref
}
C {devices/lab_pin.sym} 430 -360 3 0 {name=p21 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 1895 -255 0 0 {name=p22 sig_type=std_logic lab=S0}
C {devices/lab_wire.sym} 1895 -255 0 0 {name=p23 sig_type=std_logic lab=S0}
C {devices/lab_wire.sym} 1985 -255 0 0 {name=p25 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} 850 -630 0 1 {name=p30 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 850 -650 0 1 {name=p52 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 850 -670 0 1 {name=p53 sig_type=std_logic lab=F0}
C {devices/lab_wire.sym} 850 -690 0 1 {name=p54 sig_type=std_logic lab=F1}
C {devices/lab_wire.sym} 850 -710 0 1 {name=p55 sig_type=std_logic lab=F2}
C {devices/lab_wire.sym} 850 -630 0 1 {name=p51 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 850 -610 0 1 {name=p56 sig_type=std_logic lab=VDD_BUFF}
C {devices/lab_wire.sym} 850 -570 2 0 {name=p57 sig_type=std_logic lab=Output1}
C {devices/lab_wire.sym} 850 -550 2 0 {name=p67 sig_type=std_logic lab=Iref}
C {devices/lab_wire.sym} 850 -610 0 1 {name=p68 sig_type=std_logic lab=VDD_BUFF}
C {devices/lab_wire.sym} 670 -860 0 1 {name=p69 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 450 -360 3 0 {name=p81 sig_type=std_logic lab=Vdiv_test
}
C {devices/lab_pin.sym} 470 -360 3 0 {name=p24 sig_type=std_logic lab=S0
}
C {devices/lab_pin.sym} 490 -360 3 0 {name=p26 sig_type=std_logic lab=S1
}
C {devices/lab_pin.sym} 510 -360 3 0 {name=p27 sig_type=std_logic lab=S2
}
C {devices/lab_pin.sym} 530 -360 3 0 {name=p28 sig_type=std_logic lab=PD_test
}
C {devices/lab_pin.sym} 550 -360 3 0 {name=p29 sig_type=std_logic lab=PU_test
}
C {devices/lab_pin.sym} 590 -360 3 0 {name=p33 sig_type=std_logic lab=LP_ext
}
C {devices/lab_pin.sym} 610 -360 3 0 {name=p34 sig_type=std_logic lab=vcntl_test
}
C {devices/lab_pin.sym} 630 -360 3 0 {name=p50 sig_type=std_logic lab=VDD_VCO
}
C {devices/lab_pin.sym} 650 -360 3 0 {name=p72 sig_type=std_logic lab=Vo_test

}
C {devices/lab_pin.sym} 670 -360 3 0 {name=p73 sig_type=std_logic lab=RST_DIV
}
C {devices/lab_pin.sym} 690 -360 3 0 {name=p74 sig_type=std_logic lab=OPA0
}
C {devices/lab_pin.sym} 710 -360 3 0 {name=p76 sig_type=std_logic lab=OPA1
}
C {devices/lab_pin.sym} 730 -360 3 0 {name=p78 sig_type=std_logic lab=OPB0
}
C {devices/lab_pin.sym} 750 -360 3 0 {name=p79 sig_type=std_logic lab=OPB1
}
C {devices/vsource.sym} 2265 -490 0 0 {name=V2 value=3.3}
C {devices/lab_wire.sym} 2265 -450 0 0 {name=p2 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 2265 -540 0 0 {name=p4 sig_type=std_logic lab=VDD_BUFF}
C {pex_pll_13_mag.sym} 670 -610 0 0 {name=x1}
