ARM GAS  /tmp/ccofEw9n.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccofEw9n.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 69 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 69 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 69 3 view .LVU3
  46 0008 0C4B     		ldr	r3, .L3
ARM GAS  /tmp/ccofEw9n.s 			page 3


  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 69 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 69 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 70 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 70 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 70 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 70 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 70 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 72 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 79 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_UART_MspInit
  94              		.syntax unified
ARM GAS  /tmp/ccofEw9n.s 			page 4


  95              		.thumb
  96              		.thumb_func
  98              	HAL_UART_MspInit:
  99              	.LVL1:
 100              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 88 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 48
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		.loc 1 88 1 is_stmt 0 view .LVU16
 106 0000 00B5     		push	{lr}
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 4
 109              		.cfi_offset 14, -4
 110 0002 8DB0     		sub	sp, sp, #52
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 56
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 113              		.loc 1 89 3 is_stmt 1 view .LVU17
 114              		.loc 1 89 20 is_stmt 0 view .LVU18
 115 0004 0023     		movs	r3, #0
 116 0006 0793     		str	r3, [sp, #28]
 117 0008 0893     		str	r3, [sp, #32]
 118 000a 0993     		str	r3, [sp, #36]
 119 000c 0A93     		str	r3, [sp, #40]
 120 000e 0B93     		str	r3, [sp, #44]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 121              		.loc 1 90 3 is_stmt 1 view .LVU19
 122              		.loc 1 90 11 is_stmt 0 view .LVU20
 123 0010 0368     		ldr	r3, [r0]
 124              		.loc 1 90 5 view .LVU21
 125 0012 3B4A     		ldr	r2, .L13
 126 0014 9342     		cmp	r3, r2
 127 0016 08D0     		beq	.L10
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 100:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccofEw9n.s 			page 5


 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 128              		.loc 1 114 8 is_stmt 1 view .LVU22
 129              		.loc 1 114 10 is_stmt 0 view .LVU23
 130 0018 3A4A     		ldr	r2, .L13+4
 131 001a 9342     		cmp	r3, r2
 132 001c 29D0     		beq	.L11
 115:Core/Src/stm32f4xx_hal_msp.c ****   {
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 119:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 120:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 123:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 124:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 125:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 126:Core/Src/stm32f4xx_hal_msp.c ****     */
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 137:Core/Src/stm32f4xx_hal_msp.c ****   }
 138:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 133              		.loc 1 138 8 is_stmt 1 view .LVU24
 134              		.loc 1 138 10 is_stmt 0 view .LVU25
 135 001e 3A4A     		ldr	r2, .L13+8
 136 0020 9342     		cmp	r3, r2
 137 0022 49D0     		beq	.L12
 138              	.LVL2:
 139              	.L5:
 139:Core/Src/stm32f4xx_hal_msp.c ****   {
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 144:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 147:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 148:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 149:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
ARM GAS  /tmp/ccofEw9n.s 			page 6


 150:Core/Src/stm32f4xx_hal_msp.c ****     */
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c ****   }
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c **** }
 140              		.loc 1 163 1 view .LVU26
 141 0024 0DB0     		add	sp, sp, #52
 142              	.LCFI5:
 143              		.cfi_remember_state
 144              		.cfi_def_cfa_offset 4
 145              		@ sp needed
 146 0026 5DF804FB 		ldr	pc, [sp], #4
 147              	.LVL3:
 148              	.L10:
 149              	.LCFI6:
 150              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 151              		.loc 1 96 5 is_stmt 1 view .LVU27
 152              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 96 5 view .LVU28
 154 002a 0021     		movs	r1, #0
 155 002c 0191     		str	r1, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 96 5 view .LVU29
 157 002e 374B     		ldr	r3, .L13+12
 158 0030 5A6C     		ldr	r2, [r3, #68]
 159 0032 42F01002 		orr	r2, r2, #16
 160 0036 5A64     		str	r2, [r3, #68]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 161              		.loc 1 96 5 view .LVU30
 162 0038 5A6C     		ldr	r2, [r3, #68]
 163 003a 02F01002 		and	r2, r2, #16
 164 003e 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 165              		.loc 1 96 5 view .LVU31
 166 0040 019A     		ldr	r2, [sp, #4]
 167              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 168              		.loc 1 96 5 view .LVU32
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 169              		.loc 1 98 5 view .LVU33
 170              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 171              		.loc 1 98 5 view .LVU34
 172 0042 0291     		str	r1, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 173              		.loc 1 98 5 view .LVU35
ARM GAS  /tmp/ccofEw9n.s 			page 7


 174 0044 1A6B     		ldr	r2, [r3, #48]
 175 0046 42F00102 		orr	r2, r2, #1
 176 004a 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 177              		.loc 1 98 5 view .LVU36
 178 004c 1B6B     		ldr	r3, [r3, #48]
 179 004e 03F00103 		and	r3, r3, #1
 180 0052 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 181              		.loc 1 98 5 view .LVU37
 182 0054 029B     		ldr	r3, [sp, #8]
 183              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 184              		.loc 1 98 5 view .LVU38
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 103 5 view .LVU39
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 103 25 is_stmt 0 view .LVU40
 187 0056 4FF4C063 		mov	r3, #1536
 188 005a 0793     		str	r3, [sp, #28]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 104 5 is_stmt 1 view .LVU41
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 104 26 is_stmt 0 view .LVU42
 191 005c 0223     		movs	r3, #2
 192 005e 0893     		str	r3, [sp, #32]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 193              		.loc 1 105 5 is_stmt 1 view .LVU43
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 194              		.loc 1 106 5 view .LVU44
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 195              		.loc 1 106 27 is_stmt 0 view .LVU45
 196 0060 0323     		movs	r3, #3
 197 0062 0A93     		str	r3, [sp, #40]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 198              		.loc 1 107 5 is_stmt 1 view .LVU46
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199              		.loc 1 107 31 is_stmt 0 view .LVU47
 200 0064 0723     		movs	r3, #7
 201 0066 0B93     		str	r3, [sp, #44]
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 202              		.loc 1 108 5 is_stmt 1 view .LVU48
 203 0068 07A9     		add	r1, sp, #28
 204 006a 2948     		ldr	r0, .L13+16
 205              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 206              		.loc 1 108 5 is_stmt 0 view .LVU49
 207 006c FFF7FEFF 		bl	HAL_GPIO_Init
 208              	.LVL5:
 209 0070 D8E7     		b	.L5
 210              	.LVL6:
 211              	.L11:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 212              		.loc 1 120 5 is_stmt 1 view .LVU50
 213              	.LBB6:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 214              		.loc 1 120 5 view .LVU51
ARM GAS  /tmp/ccofEw9n.s 			page 8


 215 0072 0021     		movs	r1, #0
 216 0074 0391     		str	r1, [sp, #12]
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 217              		.loc 1 120 5 view .LVU52
 218 0076 254B     		ldr	r3, .L13+12
 219 0078 1A6C     		ldr	r2, [r3, #64]
 220 007a 42F40032 		orr	r2, r2, #131072
 221 007e 1A64     		str	r2, [r3, #64]
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 222              		.loc 1 120 5 view .LVU53
 223 0080 1A6C     		ldr	r2, [r3, #64]
 224 0082 02F40032 		and	r2, r2, #131072
 225 0086 0392     		str	r2, [sp, #12]
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 226              		.loc 1 120 5 view .LVU54
 227 0088 039A     		ldr	r2, [sp, #12]
 228              	.LBE6:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 229              		.loc 1 120 5 view .LVU55
 122:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 230              		.loc 1 122 5 view .LVU56
 231              	.LBB7:
 122:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 232              		.loc 1 122 5 view .LVU57
 233 008a 0491     		str	r1, [sp, #16]
 122:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 234              		.loc 1 122 5 view .LVU58
 235 008c 1A6B     		ldr	r2, [r3, #48]
 236 008e 42F00102 		orr	r2, r2, #1
 237 0092 1A63     		str	r2, [r3, #48]
 122:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 238              		.loc 1 122 5 view .LVU59
 239 0094 1B6B     		ldr	r3, [r3, #48]
 240 0096 03F00103 		and	r3, r3, #1
 241 009a 0493     		str	r3, [sp, #16]
 122:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 242              		.loc 1 122 5 view .LVU60
 243 009c 049B     		ldr	r3, [sp, #16]
 244              	.LBE7:
 122:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 245              		.loc 1 122 5 view .LVU61
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 127 5 view .LVU62
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247              		.loc 1 127 25 is_stmt 0 view .LVU63
 248 009e 0C23     		movs	r3, #12
 249 00a0 0793     		str	r3, [sp, #28]
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 128 5 is_stmt 1 view .LVU64
 128:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 128 26 is_stmt 0 view .LVU65
 252 00a2 0223     		movs	r3, #2
 253 00a4 0893     		str	r3, [sp, #32]
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 254              		.loc 1 129 5 is_stmt 1 view .LVU66
 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 255              		.loc 1 130 5 view .LVU67
ARM GAS  /tmp/ccofEw9n.s 			page 9


 130:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 256              		.loc 1 130 27 is_stmt 0 view .LVU68
 257 00a6 0323     		movs	r3, #3
 258 00a8 0A93     		str	r3, [sp, #40]
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259              		.loc 1 131 5 is_stmt 1 view .LVU69
 131:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 260              		.loc 1 131 31 is_stmt 0 view .LVU70
 261 00aa 0723     		movs	r3, #7
 262 00ac 0B93     		str	r3, [sp, #44]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 263              		.loc 1 132 5 is_stmt 1 view .LVU71
 264 00ae 07A9     		add	r1, sp, #28
 265 00b0 1748     		ldr	r0, .L13+16
 266              	.LVL7:
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 267              		.loc 1 132 5 is_stmt 0 view .LVU72
 268 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 269              	.LVL8:
 270 00b6 B5E7     		b	.L5
 271              	.LVL9:
 272              	.L12:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 273              		.loc 1 144 5 is_stmt 1 view .LVU73
 274              	.LBB8:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 275              		.loc 1 144 5 view .LVU74
 276 00b8 0021     		movs	r1, #0
 277 00ba 0591     		str	r1, [sp, #20]
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 278              		.loc 1 144 5 view .LVU75
 279 00bc 134B     		ldr	r3, .L13+12
 280 00be 5A6C     		ldr	r2, [r3, #68]
 281 00c0 42F02002 		orr	r2, r2, #32
 282 00c4 5A64     		str	r2, [r3, #68]
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 283              		.loc 1 144 5 view .LVU76
 284 00c6 5A6C     		ldr	r2, [r3, #68]
 285 00c8 02F02002 		and	r2, r2, #32
 286 00cc 0592     		str	r2, [sp, #20]
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 287              		.loc 1 144 5 view .LVU77
 288 00ce 059A     		ldr	r2, [sp, #20]
 289              	.LBE8:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 290              		.loc 1 144 5 view .LVU78
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 291              		.loc 1 146 5 view .LVU79
 292              	.LBB9:
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 293              		.loc 1 146 5 view .LVU80
 294 00d0 0691     		str	r1, [sp, #24]
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 295              		.loc 1 146 5 view .LVU81
 296 00d2 1A6B     		ldr	r2, [r3, #48]
 297 00d4 42F00402 		orr	r2, r2, #4
 298 00d8 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccofEw9n.s 			page 10


 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 299              		.loc 1 146 5 view .LVU82
 300 00da 1B6B     		ldr	r3, [r3, #48]
 301 00dc 03F00403 		and	r3, r3, #4
 302 00e0 0693     		str	r3, [sp, #24]
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 303              		.loc 1 146 5 view .LVU83
 304 00e2 069B     		ldr	r3, [sp, #24]
 305              	.LBE9:
 146:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 306              		.loc 1 146 5 view .LVU84
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307              		.loc 1 151 5 view .LVU85
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 308              		.loc 1 151 25 is_stmt 0 view .LVU86
 309 00e4 C023     		movs	r3, #192
 310 00e6 0793     		str	r3, [sp, #28]
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311              		.loc 1 152 5 is_stmt 1 view .LVU87
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 152 26 is_stmt 0 view .LVU88
 313 00e8 0223     		movs	r3, #2
 314 00ea 0893     		str	r3, [sp, #32]
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 315              		.loc 1 153 5 is_stmt 1 view .LVU89
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 316              		.loc 1 154 5 view .LVU90
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 317              		.loc 1 154 27 is_stmt 0 view .LVU91
 318 00ec 0323     		movs	r3, #3
 319 00ee 0A93     		str	r3, [sp, #40]
 155:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 320              		.loc 1 155 5 is_stmt 1 view .LVU92
 155:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 321              		.loc 1 155 31 is_stmt 0 view .LVU93
 322 00f0 0823     		movs	r3, #8
 323 00f2 0B93     		str	r3, [sp, #44]
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 324              		.loc 1 156 5 is_stmt 1 view .LVU94
 325 00f4 07A9     		add	r1, sp, #28
 326 00f6 0748     		ldr	r0, .L13+20
 327              	.LVL10:
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 328              		.loc 1 156 5 is_stmt 0 view .LVU95
 329 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 330              	.LVL11:
 331              		.loc 1 163 1 view .LVU96
 332 00fc 92E7     		b	.L5
 333              	.L14:
 334 00fe 00BF     		.align	2
 335              	.L13:
 336 0100 00100140 		.word	1073811456
 337 0104 00440040 		.word	1073759232
 338 0108 00140140 		.word	1073812480
 339 010c 00380240 		.word	1073887232
 340 0110 00000240 		.word	1073872896
 341 0114 00080240 		.word	1073874944
ARM GAS  /tmp/ccofEw9n.s 			page 11


 342              		.cfi_endproc
 343              	.LFE131:
 345              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 346              		.align	1
 347              		.global	HAL_UART_MspDeInit
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	HAL_UART_MspDeInit:
 353              	.LVL12:
 354              	.LFB132:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c **** /**
 166:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 167:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 168:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 169:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 170:Core/Src/stm32f4xx_hal_msp.c **** */
 171:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 172:Core/Src/stm32f4xx_hal_msp.c **** {
 355              		.loc 1 172 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		.loc 1 172 1 is_stmt 0 view .LVU98
 360 0000 08B5     		push	{r3, lr}
 361              	.LCFI7:
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 3, -8
 364              		.cfi_offset 14, -4
 173:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 365              		.loc 1 173 3 is_stmt 1 view .LVU99
 366              		.loc 1 173 11 is_stmt 0 view .LVU100
 367 0002 0368     		ldr	r3, [r0]
 368              		.loc 1 173 5 view .LVU101
 369 0004 154A     		ldr	r2, .L23
 370 0006 9342     		cmp	r3, r2
 371 0008 06D0     		beq	.L20
 174:Core/Src/stm32f4xx_hal_msp.c ****   {
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 178:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 182:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 183:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 184:Core/Src/stm32f4xx_hal_msp.c ****     */
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 190:Core/Src/stm32f4xx_hal_msp.c ****   }
 191:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 372              		.loc 1 191 8 is_stmt 1 view .LVU102
ARM GAS  /tmp/ccofEw9n.s 			page 12


 373              		.loc 1 191 10 is_stmt 0 view .LVU103
 374 000a 154A     		ldr	r2, .L23+4
 375 000c 9342     		cmp	r3, r2
 376 000e 0FD0     		beq	.L21
 192:Core/Src/stm32f4xx_hal_msp.c ****   {
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 196:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 200:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 201:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 202:Core/Src/stm32f4xx_hal_msp.c ****     */
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 208:Core/Src/stm32f4xx_hal_msp.c ****   }
 209:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 377              		.loc 1 209 8 is_stmt 1 view .LVU104
 378              		.loc 1 209 10 is_stmt 0 view .LVU105
 379 0010 144A     		ldr	r2, .L23+8
 380 0012 9342     		cmp	r3, r2
 381 0014 17D0     		beq	.L22
 382              	.LVL13:
 383              	.L15:
 210:Core/Src/stm32f4xx_hal_msp.c ****   {
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
 214:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 215:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 218:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 219:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 220:Core/Src/stm32f4xx_hal_msp.c ****     */
 221:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
 226:Core/Src/stm32f4xx_hal_msp.c ****   }
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c **** }
 384              		.loc 1 228 1 view .LVU106
 385 0016 08BD     		pop	{r3, pc}
 386              	.LVL14:
 387              	.L20:
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 388              		.loc 1 179 5 is_stmt 1 view .LVU107
 389 0018 02F59432 		add	r2, r2, #75776
 390 001c 536C     		ldr	r3, [r2, #68]
 391 001e 23F01003 		bic	r3, r3, #16
ARM GAS  /tmp/ccofEw9n.s 			page 13


 392 0022 5364     		str	r3, [r2, #68]
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 393              		.loc 1 185 5 view .LVU108
 394 0024 4FF4C061 		mov	r1, #1536
 395 0028 0F48     		ldr	r0, .L23+12
 396              	.LVL15:
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 397              		.loc 1 185 5 is_stmt 0 view .LVU109
 398 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 399              	.LVL16:
 400 002e F2E7     		b	.L15
 401              	.LVL17:
 402              	.L21:
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 403              		.loc 1 197 5 is_stmt 1 view .LVU110
 404 0030 02F5FA32 		add	r2, r2, #128000
 405 0034 136C     		ldr	r3, [r2, #64]
 406 0036 23F40033 		bic	r3, r3, #131072
 407 003a 1364     		str	r3, [r2, #64]
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 408              		.loc 1 203 5 view .LVU111
 409 003c 0C21     		movs	r1, #12
 410 003e 0A48     		ldr	r0, .L23+12
 411              	.LVL18:
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 412              		.loc 1 203 5 is_stmt 0 view .LVU112
 413 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 414              	.LVL19:
 415 0044 E7E7     		b	.L15
 416              	.LVL20:
 417              	.L22:
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 418              		.loc 1 215 5 is_stmt 1 view .LVU113
 419 0046 02F59232 		add	r2, r2, #74752
 420 004a 536C     		ldr	r3, [r2, #68]
 421 004c 23F02003 		bic	r3, r3, #32
 422 0050 5364     		str	r3, [r2, #68]
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 423              		.loc 1 221 5 view .LVU114
 424 0052 C021     		movs	r1, #192
 425 0054 0548     		ldr	r0, .L23+16
 426              	.LVL21:
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 427              		.loc 1 221 5 is_stmt 0 view .LVU115
 428 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 429              	.LVL22:
 430              		.loc 1 228 1 view .LVU116
 431 005a DCE7     		b	.L15
 432              	.L24:
 433              		.align	2
 434              	.L23:
 435 005c 00100140 		.word	1073811456
 436 0060 00440040 		.word	1073759232
 437 0064 00140140 		.word	1073812480
 438 0068 00000240 		.word	1073872896
 439 006c 00080240 		.word	1073874944
 440              		.cfi_endproc
ARM GAS  /tmp/ccofEw9n.s 			page 14


 441              	.LFE132:
 443              		.text
 444              	.Letext0:
 445              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 446              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 447              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f410rx.h"
 448              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 449              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 450              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 451              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 452              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccofEw9n.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccofEw9n.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccofEw9n.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccofEw9n.s:87     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccofEw9n.s:92     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccofEw9n.s:98     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccofEw9n.s:336    .text.HAL_UART_MspInit:0000000000000100 $d
     /tmp/ccofEw9n.s:346    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccofEw9n.s:352    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccofEw9n.s:435    .text.HAL_UART_MspDeInit:000000000000005c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
