#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000154c6dcb2b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000154c6dcb440 .scope module, "askhsh5_test" "askhsh5_test" 3 2;
 .timescale -9 -12;
v00000154c6ca26c0_0 .var "clk", 0 0;
v00000154c6ca2760_0 .var "rst", 0 0;
v00000154c6ca2800_0 .net "slow_cnt", 2 0, v00000154c6dcb670_0;  1 drivers
v00000154c6ca28a0_0 .net "tick", 0 0, v00000154c6ca2620_0;  1 drivers
E_00000154c6dca200 .event negedge, v00000154c6ca2ce0_0;
S_00000154c6ca2490 .scope module, "dut" "askhsh5" 3 6, 4 1 0, S_00000154c6dcb440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tick";
    .port_info 3 /OUTPUT 3 "slow_cnt";
v00000154c6ca2ce0_0 .net "clk", 0 0, v00000154c6ca26c0_0;  1 drivers
v00000154c6cc8140_0 .var "cnt_cycle", 1 0;
v00000154c6dcb5d0_0 .net "rst", 0 0, v00000154c6ca2760_0;  1 drivers
v00000154c6dcb670_0 .var "slow_cnt", 2 0;
v00000154c6ca2620_0 .var "tick", 0 0;
E_00000154c6dca240 .event posedge, v00000154c6ca2ce0_0;
    .scope S_00000154c6ca2490;
T_0 ;
    %wait E_00000154c6dca240;
    %load/vec4 v00000154c6dcb5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000154c6cc8140_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000154c6cc8140_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000154c6cc8140_0, 0;
    %load/vec4 v00000154c6cc8140_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000154c6cc8140_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000154c6ca2490;
T_1 ;
    %wait E_00000154c6dca240;
    %load/vec4 v00000154c6dcb5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000154c6ca2620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000154c6dcb670_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000154c6cc8140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000154c6ca2620_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000154c6ca2620_0, 0;
T_1.3 ;
    %load/vec4 v00000154c6cc8140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v00000154c6dcb670_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000154c6dcb670_0, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000154c6dcb440;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000154c6ca26c0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v00000154c6ca26c0_0;
    %inv;
    %store/vec4 v00000154c6ca26c0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000154c6dcb440;
T_3 ;
    %vpi_call/w 3 14 "$dumpfile", "dump5.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %wait E_00000154c6dca200;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000154c6ca2760_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000154c6ca2760_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 23 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "askhsh5_test.sv";
    "askhsh5.sv";
