Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.10-p007_1, built Thu Aug 03 2017
Options: 
Date:    Fri May 06 21:29:35 2022
Host:    LABSSPC03 (x86_64 w/Linux 2.6.32-754.14.2.el6.x86_64) (4cores*4cpus*1physical cpu*Intel(R) Core(TM) i5-2500 CPU @ 3.30GHz 6144KB) (3807784KB)
OS:      CentOS release 6.10 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (13 seconds elapsed).

WARNING: This version of the tool is 1737 days old.
genus@root:> source synth-genus.tcl
Sourcing './synth-genus.tcl' (Fri May 06 21:30:02 BRT 2022)...

  Message Summary for Library tcb018gbwp7ttc.lib:
  ***********************************************
  Could not find an attribute in the library. [LBR-436]: 633
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'tcb018gbwp7ttc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib
  Setting attribute of root '/': 'information_level' = 9
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
              Reading VHDL predefined package '/opt/cadence/genus/tools.lnx86/lib/vhdl/std/standard.vhdl'
            Reading VHDL file './rtl/ALU.vhd'
              Reading VHDL predefined package '/opt/cadence/genus/tools.lnx86/lib/vhdl/ieee/std_logic_1164.vhdl'
              Reading VHDL predefined package '/opt/cadence/genus/tools.lnx86/lib/vhdl/cadence/attributes.vhdl'
              Reading VHDL predefined package '/opt/cadence/genus/tools.lnx86/lib/vhdl/ieee/numeric_std.vhdl'
            Reading VHDL file './rtl/bloco_controle.vhd'
            Reading VHDL file './rtl/bloco_operacional.vhd'
            Reading VHDL file './rtl/flag0.vhd'
            Reading VHDL file './rtl/InstructionRegister.vhd'
            Reading VHDL file './rtl/MUX3x1.vhd'
            Reading VHDL file './rtl/pc.vhd'
              Reading VHDL predefined package '/opt/cadence/genus/tools.lnx86/lib/vhdl/ieee/std_logic_unsigned.vhdl'
              Reading VHDL predefined package '/opt/cadence/genus/tools.lnx86/lib/vhdl/ieee/std_logic_arith.vhdl'
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file './rtl/pc.vhd' on line 17.
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation.
            Reading VHDL file './rtl/memD.vhd'
            Reading VHDL file './rtl/processador_6_instrucoes.vhd'
            Reading VHDL file './rtl/RegisterFile.vhd'
            Reading VHDL file './rtl/somador.vhd'
            Reading VHDL file './rtl/unidade_de_controle.vhd'
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0BWP7T'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D0BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D1BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D1BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D2BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D2BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D4BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D4BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D0BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D0BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D0BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D1BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D1BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D1BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D2BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D2BWP7T'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D2BWP7T'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCND1BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'QN' in libcell 'LHCND1BWP7T' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCND2BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'QN' in libcell 'LHCND2BWP7T' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCNQD1BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LHCNQD2BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SDN' and 'Q' in libcell 'LHSND1BWP7T' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SDN' and 'QN' in libcell 'LHSND1BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SDN' and 'Q' in libcell 'LHSND2BWP7T' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SDN' and 'QN' in libcell 'LHSND2BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SDN' and 'Q' in libcell 'LHSNQD1BWP7T' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SDN' and 'Q' in libcell 'LHSNQD2BWP7T' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LNCND1BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'QN' in libcell 'LNCND1BWP7T' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LNCND2BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'QN' in libcell 'LNCND2BWP7T' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LNCNQD1BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CDN' and 'Q' in libcell 'LNCNQD2BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SDN' and 'Q' in libcell 'LNSND1BWP7T' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SDN' and 'QN' in libcell 'LNSND1BWP7T' is 'pos_unate', but unateness determined from function is 'non_unate'.
  Library has 344 usable logic and 147 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'tcb018gbwp7ttc.lib', Total cells: 560, Unusable cells: 57.
	List of unusable cells: 'ANTENNABWP7T BHDBWP7T DCAP16BWP7T DCAP32BWP7T DCAP4BWP7T DCAP64BWP7T DCAP8BWP7T DCAPBWP7T GAN2D1BWP7T GAN2D2BWP7T GAOI21D1BWP7T GAOI21D2BWP7T GAOI22D1BWP7T GBUFFD1BWP7T GBUFFD2BWP7T GBUFFD3BWP7T GBUFFD8BWP7T GDCAP10BWP7T GDCAP2BWP7T GDCAP3BWP7T GDCAP4BWP7T GDCAPBWP7T GDFCNQD1BWP7T GDFQD1BWP7T GFILL10BWP7T GFILL2BWP7T GFILL3BWP7T GFILL4BWP7T GFILLBWP7T GINVD1BWP7T GINVD2BWP7T GINVD3BWP7T GINVD8BWP7T GMUX2D1BWP7T GMUX2D2BWP7T GMUX2ND1BWP7T GMUX2ND2BWP7T GND2D1BWP7T GND2D2BWP7T GND2D3BWP7T GND3D1BWP7T GND3D2BWP7T GNR2D1BWP7T GNR2D2BWP7T GNR3D1BWP7T GNR3D2BWP7T GOAI21D1BWP7T GOAI21D2BWP7T GOR2D1BWP7T GOR2D2BWP7T GSDFCNQD1BWP7T GTIEHBWP7T GTIELBWP7T GXNR2D1BWP7T GXNR2D2BWP7T GXOR2D1BWP7T GXOR2D2BWP7T .'
        : For more information, refer to 'Cells Identified as Unusable' in the 'User Guide'. The reason why a cell is considered unusable is stored in the 'unusable_reason' libcell attribute.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'processador_6_instrucoes' from file './rtl/processador_6_instrucoes.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'Behavioral' for entity 'processador_6_instrucoes'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'unidade_de_controle' from file './rtl/unidade_de_controle.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'UC' for entity 'unidade_de_controle'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'bloco_controle' from file './rtl/bloco_controle.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'synth' for entity 'bloco_controle'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'bloco_controle' in file './rtl/bloco_controle.vhd' on line 100.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'ra' in module 'bloco_controle' in file './rtl/bloco_controle.vhd' on line 48.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'RF_Rp_zero' in module 'bloco_controle' in file './rtl/bloco_controle.vhd' on line 48.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'd' in module 'bloco_controle' in file './rtl/bloco_controle.vhd' on line 48.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rb' in module 'bloco_controle' in file './rtl/bloco_controle.vhd' on line 48.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rc' in module 'bloco_controle' in file './rtl/bloco_controle.vhd' on line 48.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'c' in module 'bloco_controle' in file './rtl/bloco_controle.vhd' on line 48.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 42 in the file './rtl/bloco_controle.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 42 in the file './rtl/bloco_controle.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'D_rd' in file './rtl/bloco_controle.vhd' on line 48, column 5.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'D_wr' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'RF_s1' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'RF_s0' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'D_addr' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'RF_W_data' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'PC_id' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'PC_clr' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'PC_inc' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'I_rd' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'IR_id' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'RF_W_wr' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'RF_Rp_rd' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'RF_Rq_rd' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'alu_s1' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'alu_s0' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'RF_W_addr' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'RF_Rp_addr' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'RF_Rq_addr' in file './rtl/bloco_controle.vhd' on line 48, column 5.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'programCounter' from file './rtl/pc.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavorial' for entity 'programCounter'.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'programCounter_std_logic_unsigned_maximum_L_16_16_R_16_16_L_00000010_R_00000010_std_logic_unsigned' in file '/opt/cadence/genus/tools.lnx86/lib/vhdl/ieee/std_logic_unsigned.vhdl' on line 96.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'programCounter_std_logic_arith_max_L_16_16_R_16_16_L_00000010_R_00000010_std_logic_arith' in file '/opt/cadence/genus/tools.lnx86/lib/vhdl/ieee/std_logic_arith.vhdl' on line 202.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 25 in the file './rtl/pc.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 25 in the file './rtl/pc.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 29 in the file './rtl/pc.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 29 in the file './rtl/pc.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 32 in the file './rtl/pc.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 32 in the file './rtl/pc.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=1 Z=16) at line 33 in the file './rtl/pc.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=1 Z=16) at line 33 in the file './rtl/pc.vhd' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'InstructionRegister' from file './rtl/InstructionRegister.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavorial' for entity 'InstructionRegister'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 21 in the file './rtl/InstructionRegister.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 21 in the file './rtl/InstructionRegister.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'somador' from file './rtl/somador.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'asynth' for entity 'somador'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=16 B=8 Z=16) at line 15 in the file './rtl/somador.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=16 B=8 Z=16) at line 15 in the file './rtl/somador.vhd' will be considered in the following order: {'hdl_implementation:GB/add_signed/very_fast' (priority 1), 'hdl_implementation:GB/add_signed/medium' (priority 1), 'hdl_implementation:GB/add_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=2 Z=16) at line 17 in the file './rtl/somador.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=2 Z=16) at line 17 in the file './rtl/somador.vhd' will be considered in the following order: {'hdl_implementation:GB/sub_signed/very_fast' (priority 1), 'hdl_implementation:GB/sub_signed/medium' (priority 1), 'hdl_implementation:GB/sub_signed/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'bloco_operacional' from file './rtl/bloco_operacional.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'Behavioral' for entity 'bloco_operacional'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'MUX3x1' from file './rtl/MUX3x1.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'Behavioral' for entity 'MUX3x1'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'RegisterFile' from file './rtl/RegisterFile.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavorial' for entity 'RegisterFile'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'RF' in module 'RegisterFile' in file './rtl/RegisterFile.vhd' on line 21.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 30 in the file './rtl/RegisterFile.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 30 in the file './rtl/RegisterFile.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU' from file './rtl/ALU.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'Behavioral' for entity 'ALU'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=16 B=16 Z=16) at line 20 in the file './rtl/ALU.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=16 B=16 Z=16) at line 20 in the file './rtl/ALU.vhd' will be considered in the following order: {'hdl_implementation:GB/add_signed/very_fast' (priority 1), 'hdl_implementation:GB/add_signed/medium' (priority 1), 'hdl_implementation:GB/add_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=16 Z=16) at line 21 in the file './rtl/ALU.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=16 Z=16) at line 21 in the file './rtl/ALU.vhd' will be considered in the following order: {'hdl_implementation:GB/sub_signed/very_fast' (priority 1), 'hdl_implementation:GB/sub_signed/medium' (priority 1), 'hdl_implementation:GB/sub_signed/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'flag0' from file './rtl/flag0.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'synth' for entity 'flag0'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'memD' from file './rtl/memD.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavorial' for entity 'memD'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'memory' in module 'memD' in file './rtl/memD.vhd' on line 49.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 57 in the file './rtl/memD.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 57 in the file './rtl/memD.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'processador_6_instrucoes'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            12             33                                      elaborate
            Reading file '/home/alunos/Desktop/projeto_final_teste/synth/constraints/proc_constr.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      5 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'bloco_controle/U0/mux_state_42_13', 'bloco_controle/U1/mux_PC_val_25_23'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'processador_6_instrucoes' to generic gates using 'medium' effort.
  Setting attribute of design 'processador_6_instrucoes': 'is_excp_dupcln' = false
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'IR_id_reg' and 'I_rd_reg' in 'bloco_controle' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'IR_id_reg' and 'PC_inc_reg' in 'bloco_controle' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'bloco_controle/U0/I_rd_reg', 'bloco_controle/U0/PC_inc_reg'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'processador_6_instrucoes'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'U1' in module 'unidade_de_controle' would be automatically ungrouped based on datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'U3' in module 'unidade_de_controle' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'MUX_3x1' in module 'bloco_operacional' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'myalu' in module 'bloco_operacional' would be automatically ungrouped based on datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'processador_6_instrucoes'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_144'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_144'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_145'
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
      Timing increment_unsigned_25...
      Timing csa_tree...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/add_signed_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_signed_carry/medium' (priority 1), 'hdl_implementation:GB/add_signed_carry/slow' (priority 1)}
      Timing add_signed_carry...
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/add_signed_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_signed_carry/medium' (priority 1), 'hdl_implementation:GB/add_signed_carry/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/add_signed_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_signed_carry/medium' (priority 1), 'hdl_implementation:GB/add_signed_carry/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed_carry/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_CI_OP' (pin widths: A=16 B=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/add_signed_carry/very_fast' (priority 1), 'hdl_implementation:GB/add_signed_carry/medium' (priority 1), 'hdl_implementation:GB/add_signed_carry/slow' (priority 1)}
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_145'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_143'
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_signed/very_fast' (priority 1), 'hdl_implementation:GB/addsub_signed/medium' (priority 1), 'hdl_implementation:GB/addsub_signed/slow' (priority 1)}
      Timing addsub_signed_163...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_143_c1 in bloco_operacional':
	  (myalu_sub_21_39, myalu_add_20_39)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_signed/very_fast' (priority 1), 'hdl_implementation:GB/addsub_signed/medium' (priority 1), 'hdl_implementation:GB/addsub_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_signed/very_fast' (priority 1), 'hdl_implementation:GB/addsub_signed/medium' (priority 1), 'hdl_implementation:GB/addsub_signed/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_143_c2 in bloco_operacional':
	  (myalu_sub_21_39, myalu_add_20_39)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_signed/very_fast' (priority 1), 'hdl_implementation:GB/addsub_signed/medium' (priority 1), 'hdl_implementation:GB/addsub_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_signed/very_fast' (priority 1), 'hdl_implementation:GB/addsub_signed/medium' (priority 1), 'hdl_implementation:GB/addsub_signed/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_143_c3 in bloco_operacional':
	  (myalu_sub_21_39, myalu_add_20_39)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_signed/very_fast' (priority 1), 'hdl_implementation:GB/addsub_signed/medium' (priority 1), 'hdl_implementation:GB/addsub_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_signed/very_fast' (priority 1), 'hdl_implementation:GB/addsub_signed/medium' (priority 1), 'hdl_implementation:GB/addsub_signed/slow' (priority 1)}
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_143_c4 in bloco_operacional':
	  (myalu_sub_21_39, myalu_add_20_39)

Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/addsub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADDSUB_TC_OP' (pin widths: A=16 B=16 AS=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/addsub_signed/very_fast' (priority 1), 'hdl_implementation:GB/addsub_signed/medium' (priority 1), 'hdl_implementation:GB/addsub_signed/slow' (priority 1)}
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_143'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'processador_6_instrucoes'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'D_rd_reg' and 'RF_s0_reg' in 'bloco_controle' have been merged.
      Removing temporary intermediate hierarchies under processador_6_instrucoes
              Optimizing muxes in design 'bloco_operacional'.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
              Optimizing muxes in design 'memD'.
              Optimizing muxes in design 'RegisterFile'.
              Optimizing muxes in design 'bloco_controle'.
              Optimizing muxes in design 'unidade_de_controle'.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
      Mapping 'processador_6_instrucoes'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_U1_add_33_38' of datapath component 'increment_unsigned_25'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'myalu_g3' of datapath component 'decoder_141'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'U2' in module 'unidade_de_controle' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'zerp_flag' in module 'bloco_operacional' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'RF' in module 'bloco_operacional' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bloco_controle' in module 'processador_6_instrucoes' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'bloco_controle_U0' in module 'processador_6_instrucoes' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) processador_6_instrucoes...
          Done structuring (delay-based) processador_6_instrucoes
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) logic partition in processador_6_instrucoes...
            Starting partial collapsing  mrg_mux_ctl
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in processador_6_instrucoes
        Mapping logic partition in processador_6_instrucoes...
          Structuring (delay-based) logic partition in processador_6_instrucoes...
            Starting partial collapsing  cb_part_193
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in processador_6_instrucoes
        Mapping logic partition in processador_6_instrucoes...
          Structuring (delay-based) cb_part_189...
            Starting partial collapsing  cb_part_189
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_189
        Mapping component cb_part_189...
          Structuring (delay-based) csa_tree_U3_sub_17_28_group_2...
            Starting partial collapsing (xors only) csa_tree_U3_sub_17_28_group_2
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_U3_sub_17_28_group_2
            Finished partial collapsing.
          Done structuring (delay-based) csa_tree_U3_sub_17_28_group_2
        Mapping component csa_tree_U3_sub_17_28_group_2...
          Structuring (delay-based) logic partition in memD...
            Starting partial collapsing  cb_part_195
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in memD
        Mapping logic partition in memD...
          Structuring (delay-based) addsub_signed_163...
            Starting partial collapsing (xors only) addsub_signed_163
            Finished partial collapsing.
            Starting partial collapsing  addsub_signed_163
            Finished partial collapsing.
          Done structuring (delay-based) addsub_signed_163
        Mapping component addsub_signed_163...
          Structuring (delay-based) cb_part_190...
            Starting partial collapsing  cb_part_190
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_190
        Mapping component cb_part_190...
          Structuring (delay-based) cb_seq_184...
          Done structuring (delay-based) cb_seq_184
        Mapping component cb_seq_184...
          Structuring (delay-based) cb_part_194...
            Starting partial collapsing  cb_part_194
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_194
        Mapping component cb_part_194...
          Structuring (delay-based) logic partition in memD...
            Starting partial collapsing  cb_part_196
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in memD
        Mapping logic partition in memD...
          Structuring (delay-based) logic partition in processador_6_instrucoes...
          Done structuring (delay-based) logic partition in processador_6_instrucoes
        Mapping logic partition in processador_6_instrucoes...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   297 ps
Target path end-point (Pin: my_bloco_operacional/RF_RF_reg[15][15]/d)

          Pin                       Type          Fanout  Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)               <<<  launch                                0 R 
my_bloco_operacional
  cb_seqi
    RF_RF_reg[10][0]/clk                                                 
    RF_RF_reg[10][0]/q    (u)  unmapped_d_flop         2  16.8           
  cb_seqi/RF_g4_data1 
  cb_parti/cb_seqi_RF_g4_data1 
    g8962/in_1                                                           
    g8962/z               (u)  unmapped_complex2       1   8.6           
    g8769/in_1                                                           
    g8769/z               (u)  unmapped_nand2          1   8.4           
    g8422/in_1                                                           
    g8422/z               (u)  unmapped_or2            1   8.4           
    g8377/in_1                                                           
    g8377/z               (u)  unmapped_complex2       1   8.6           
    g8276/in_1                                                           
    g8276/z               (u)  unmapped_nand2          1   8.4           
    g8210/in_0                                                           
    g8210/z               (u)  unmapped_or2            1   8.4           
    g8171/in_0                                                           
    g8171/z               (u)  unmapped_or2            1   8.4           
    RF_g307/in_0                                                         
    RF_g307/z             (u)  unmapped_bufif1         2  16.8           
  cb_parti/myalu_sub_21_39_Y_myalu_add_20_39_B[0] 
  myalu_sub_21_39_Y_myalu_add_20_39/B[0] 
    g846/in_1                                                            
    g846/z                (u)  unmapped_complex2       1   8.6           
    g847/in_1                                                            
    g847/z                (u)  unmapped_nand2          3  25.2           
    g801/in_1                                                            
    g801/z                (u)  unmapped_nand2          1   8.6           
    g775/in_0                                                            
    g775/z                (u)  unmapped_nand2          3  25.2           
    g767/in_1                                                            
    g767/z                (u)  unmapped_nand2          1   8.6           
    g766/in_0                                                            
    g766/z                (u)  unmapped_nand2          3  25.2           
    g765/in_1                                                            
    g765/z                (u)  unmapped_nand2          1   8.6           
    g761/in_0                                                            
    g761/z                (u)  unmapped_nand2          3  25.2           
    g757/in_1                                                            
    g757/z                (u)  unmapped_nand2          1   8.6           
    g756/in_0                                                            
    g756/z                (u)  unmapped_nand2          3  25.2           
    g755/in_1                                                            
    g755/z                (u)  unmapped_nand2          2  17.2           
    g750/in_0                                                            
    g750/z                (u)  unmapped_complex2       1   8.4           
    g745/in_0                                                            
    g745/z                (u)  unmapped_complex2       1   8.4           
    g744/in_0                                                            
    g744/z                (u)  unmapped_nand2          1   8.6           
    g743/in_1                                                            
    g743/z                (u)  unmapped_nand2          3  25.2           
    g742/in_1                                                            
    g742/z                (u)  unmapped_nand2          1   8.6           
    g738/in_0                                                            
    g738/z                (u)  unmapped_nand2          3  25.2           
    g734/in_1                                                            
    g734/z                (u)  unmapped_nand2          1   8.6           
    g733/in_0                                                            
    g733/z                (u)  unmapped_nand2          4  33.6           
    g729/in_0                                                            
    g729/z                (u)  unmapped_complex2       1   8.6           
    g726/in_1                                                            
    g726/z                (u)  unmapped_complex2       3  25.2           
    g719/in_1                                                            
    g719/z                (u)  unmapped_nand2          1   8.6           
    g718/in_1                                                            
    g718/z                (u)  unmapped_nand2          3  25.2           
    g717/in_0                                                            
    g717/z                (u)  unmapped_nand2          1   8.6           
    g713/in_1                                                            
    g713/z                (u)  unmapped_nand2          3  25.2           
    g709/in_1                                                            
    g709/z                (u)  unmapped_nand2          1   8.6           
    g708/in_1                                                            
    g708/z                (u)  unmapped_nand2          3  25.2           
    g704/in_0                                                            
    g704/z                (u)  unmapped_nand2          1   8.6           
    g703/in_1                                                            
    g703/z                (u)  unmapped_nand2          3  25.2           
    g699/in_1                                                            
    g699/z                (u)  unmapped_nand2          1   8.6           
    g698/in_1                                                            
    g698/z                (u)  unmapped_nand2          2  16.8           
    g696/in_0                                                            
    g696/z                (u)  unmapped_or2            1   8.4           
    g697/in_1                                                            
    g697/z                (u)  unmapped_nand2          1   8.6           
  myalu_sub_21_39_Y_myalu_add_20_39/Z[15] 
  cb_parti1038/myalu_sub_21_39_Y_myalu_add_20_39_Z[15] 
    g1568/in_1                                                           
    g1568/z               (u)  unmapped_complex2       1   8.4           
    g1514/in_0                                                           
    g1514/z               (u)  unmapped_nand2          1   8.6           
    g1501/in_1                                                           
    g1501/z               (u)  unmapped_complex2       1   8.6           
    g1484/in_0                                                           
    g1484/z               (u)  unmapped_complex2      16 137.6           
  cb_parti1038/cb_seqi_MUX_3x1_mux_mux3x1_out_32_10_g85_z 
  cb_seqi/MUX_3x1_mux_mux3x1_out_32_10_g85_z 
    g1038/data1                                                          
    g1038/z               (u)  unmapped_bmux3          1   8.6           
    RF_RF_reg[15][15]/d   <<<  unmapped_d_flop                           
    RF_RF_reg[15][15]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                           10000 R 
-------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : my_bloco_operacional/cb_seqi/RF_RF_reg[10][0]/clk
End-point    : my_bloco_operacional/cb_seqi/RF_RF_reg[15][15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7038ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'my_bloco_operacional' in module 'processador_6_instrucoes' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.
        Applying wireload models.
        Computing net loads.
##>======== Cadence Confidential (Generic-Logical) ========
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>G:Initial                0      1993     78391       262
##>G:Setup                  0         -         -         -
##>G:Launch ST              0         -         -         -
##>G:Partition              0         -         -         -
##>G:Init Power             0         -         -         -
##>G:Budgeting              0         -         -         -
##>G:Derenv-DB              0         -         -         -
##>G:ST loading             0         -         -         -
##>G:Distributed            0         -         -         -
##>G:Assembly               0         -         -         -
##>G:Const Prop             0      3454     79464       303
##>G:Cleanup                0         -         -         -
##>G:Misc                  10
##>--------------------------------------------------------
##>Total Elapsed           10
##>========================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'processador_6_instrucoes' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            13             10                                      syn_generic
Info    : Mapping. [SYNTH-4]
        : Mapping 'processador_6_instrucoes' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
      Mapping 'processador_6_instrucoes'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) processador_6_instrucoes...
          Done structuring (delay-based) processador_6_instrucoes
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) cb_oseq_198...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_198
        Mapping component cb_oseq_198...
          Structuring (delay-based) csa_tree_U3_sub_17_28_group_2...
          Done structuring (delay-based) csa_tree_U3_sub_17_28_group_2
        Mapping component csa_tree_U3_sub_17_28_group_2...
          Structuring (delay-based) cb_oseq...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) addsub_signed_163...
          Done structuring (delay-based) addsub_signed_163
        Mapping component addsub_signed_163...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
          Structuring (delay-based) cb_seq_197...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_197
        Mapping component cb_seq_197...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   297 ps
Target path end-point (Pin: my_bloco_operacional_RF_RF_reg[15][15]/d)

                    Pin                                Type          Fanout  Load Arrival   
                                                                             (fF)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                                  <<<  launch                                0 R 
cb_seqi
  my_bloco_operacional_RF_RF_reg[10][0]/clk                                                 
  my_bloco_operacional_RF_RF_reg[10][0]/q    (u)  unmapped_d_flop         2  16.8           
cb_seqi/my_bloco_operacional_g8641_in_1 
cb_oseqi/cb_seqi_my_bloco_operacional_g8641_in_1 
  g15261/in_1                                                                               
  g15261/z                                   (u)  unmapped_complex2       1   8.6           
  g15059/in_1                                                                               
  g15059/z                                   (u)  unmapped_nand2          1   8.4           
  g14804/in_1                                                                               
  g14804/z                                   (u)  unmapped_or2            1   8.4           
  g14757/in_1                                                                               
  g14757/z                                   (u)  unmapped_or2            1   8.4           
  g14721/in_1                                                                               
  g14721/z                                   (u)  unmapped_or2            1   8.4           
  g14674/in_0                                                                               
  g14674/z                                   (u)  unmapped_complex2       1   8.4           
  g14650/in_1                                                                               
  g14650/z                                   (u)  unmapped_complex2       1   8.4           
  g14627/in_0                                                                               
  g14627/z                                   (u)  unmapped_or2            1   8.4           
  my_bloco_operacional_RF_g307/in_0                                                         
  my_bloco_operacional_RF_g307/z             (u)  unmapped_bufif1         2  16.8           
cb_oseqi/my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39_B[0] 
my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39/B[0] 
  g846/in_0                                                                                 
  g846/z                                     (u)  unmapped_complex2       1   8.6           
  g847/in_1                                                                                 
  g847/z                                     (u)  unmapped_nand2          3  25.2           
  g801/in_1                                                                                 
  g801/z                                     (u)  unmapped_nand2          1   8.6           
  g775/in_0                                                                                 
  g775/z                                     (u)  unmapped_nand2          3  25.2           
  g767/in_1                                                                                 
  g767/z                                     (u)  unmapped_nand2          1   8.6           
  g766/in_0                                                                                 
  g766/z                                     (u)  unmapped_nand2          3  25.2           
  g765/in_1                                                                                 
  g765/z                                     (u)  unmapped_nand2          1   8.6           
  g761/in_0                                                                                 
  g761/z                                     (u)  unmapped_nand2          3  25.2           
  g757/in_1                                                                                 
  g757/z                                     (u)  unmapped_nand2          1   8.6           
  g756/in_0                                                                                 
  g756/z                                     (u)  unmapped_nand2          3  25.2           
  g755/in_1                                                                                 
  g755/z                                     (u)  unmapped_nand2          2  17.2           
  g750/in_0                                                                                 
  g750/z                                     (u)  unmapped_complex2       1   8.4           
  g745/in_1                                                                                 
  g745/z                                     (u)  unmapped_complex2       1   8.4           
  g744/in_0                                                                                 
  g744/z                                     (u)  unmapped_nand2          1   8.6           
  g743/in_1                                                                                 
  g743/z                                     (u)  unmapped_nand2          3  25.2           
  g742/in_1                                                                                 
  g742/z                                     (u)  unmapped_nand2          1   8.6           
  g738/in_0                                                                                 
  g738/z                                     (u)  unmapped_nand2          3  25.2           
  g734/in_1                                                                                 
  g734/z                                     (u)  unmapped_nand2          1   8.6           
  g733/in_0                                                                                 
  g733/z                                     (u)  unmapped_nand2          3  25.2           
  g728/in_1                                                                                 
  g728/z                                     (u)  unmapped_nand2          2  17.2           
  g879/in_0                                                                                 
  g879/z                                     (u)  unmapped_complex2       1   8.6           
  g880/in_1                                                                                 
  g880/z                                     (u)  unmapped_complex2       3  25.2           
  g719/in_1                                                                                 
  g719/z                                     (u)  unmapped_nand2          1   8.6           
  g718/in_1                                                                                 
  g718/z                                     (u)  unmapped_nand2          3  25.2           
  g717/in_0                                                                                 
  g717/z                                     (u)  unmapped_nand2          1   8.6           
  g713/in_1                                                                                 
  g713/z                                     (u)  unmapped_nand2          3  25.2           
  g709/in_1                                                                                 
  g709/z                                     (u)  unmapped_nand2          1   8.6           
  g708/in_1                                                                                 
  g708/z                                     (u)  unmapped_nand2          3  25.2           
  g704/in_0                                                                                 
  g704/z                                     (u)  unmapped_nand2          1   8.6           
  g703/in_1                                                                                 
  g703/z                                     (u)  unmapped_nand2          3  25.2           
  g699/in_1                                                                                 
  g699/z                                     (u)  unmapped_nand2          1   8.6           
  g698/in_1                                                                                 
  g698/z                                     (u)  unmapped_nand2          2  16.8           
  g696/in_0                                                                                 
  g696/z                                     (u)  unmapped_or2            1   8.4           
  g697/in_1                                                                                 
  g697/z                                     (u)  unmapped_nand2          1   8.6           
my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39/Z[15] 
cb_seqi/my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39_Z[15] 
  g10343/in_1                                                                               
  g10343/z                                   (u)  unmapped_complex2       1   8.4           
  g10274/in_1                                                                               
  g10274/z                                   (u)  unmapped_nand2          1   8.6           
  g10258/in_1                                                                               
  g10258/z                                   (u)  unmapped_complex2       1   8.6           
  g10234/in_0                                                                               
  g10234/z                                   (u)  unmapped_complex2      16 137.6           
  g10481/data1                                                                              
  g10481/z                                   (u)  unmapped_bmux3          1   8.6           
  my_bloco_operacional_RF_RF_reg[15][15]/d   <<<  unmapped_d_flop                           
  my_bloco_operacional_RF_RF_reg[15][15]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                       capture                           10000 R 
--------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_seqi/my_bloco_operacional_RF_RF_reg[10][0]/clk
End-point    : cb_seqi/my_bloco_operacional_RF_RF_reg[15][15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6930ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) cb_seq_197...
          Done restructuring (delay-based) cb_seq_197
        Optimizing component cb_seq_197...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
          Restructuring (delay-based) addsub_signed_163...
          Done restructuring (delay-based) addsub_signed_163
        Optimizing component addsub_signed_163...
        Early Area Reclamation for addsub_signed_163 'very_fast' (slack=4767, area=1043)...
                  			o_slack=4767,  bc_slack=0
          Restructuring (delay-based) addsub_signed...
          Done restructuring (delay-based) addsub_signed
        Optimizing component addsub_signed...
          Restructuring (delay-based) addsub_signed...
          Done restructuring (delay-based) addsub_signed
        Optimizing component addsub_signed...
          Restructuring (delay-based) cb_oseq_198...
          Done restructuring (delay-based) cb_oseq_198
        Optimizing component cb_oseq_198...
          Restructuring (delay-based) csa_tree_U3_sub_17_28_group_2...
          Done restructuring (delay-based) csa_tree_U3_sub_17_28_group_2
        Optimizing component csa_tree_U3_sub_17_28_group_2...
        Early Area Reclamation for csa_tree_U3_sub_17_28_group_2 'very_fast' (slack=6100, area=1005)...
                  			o_slack=6100,  bc_slack=0
          Restructuring (delay-based) csa_tree_U3_sub_17_28_group...
          Done restructuring (delay-based) csa_tree_U3_sub_17_28_group
        Optimizing component csa_tree_U3_sub_17_28_group...
        Pre-mapped Exploration for csa_tree_U3_sub_17_28_group_2 'slow' (slack=6065, area=961)...
                  			o_slack=6065,  bc_slack=0
          Restructuring (delay-based) csa_tree_U3_sub_17_28_group...
          Done restructuring (delay-based) csa_tree_U3_sub_17_28_group
        Optimizing component csa_tree_U3_sub_17_28_group...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                   Pin                             Type        Fanout Load Slew Delay Arrival   
                                                                      (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------
(clock clk)                                     launch                                      0 R 
cb_seqi
  my_bloco_operacional_RF_RF_reg[4][0]/CP                                     0             0 R 
  my_bloco_operacional_RF_RF_reg[4][0]/Q        SDFQD0BWP7T         3 10.2   76  +275     275 F 
cb_seqi/my_bloco_operacional_g8869_in_1 
cb_oseqi/cb_seqi_my_bloco_operacional_g8869_in_1 
  g20551/B1                                                                        +0     275   
  g20551/ZN                                     AOI22D0BWP7T        1  2.8  188  +154     429 R 
  g20484/A2                                                                        +0     429   
  g20484/ZN                                     ND2D0BWP7T          1  2.8   70   +52     481 F 
  g20402/C                                                                         +0     481   
  g20402/ZN                                     AOI221D0BWP7T       1  2.6  336  +305     787 R 
  g20330/A1                                                                        +0     787   
  g20330/ZN                                     ND4D0BWP7T          1  2.9  134  +107     894 F 
  g20298/C                                                                         +0     894   
  g20298/Z                                      AO221D0BWP7T        1  2.9   86  +361    1254 F 
  g20277/C                                                                         +0    1254   
  g20277/Z                                      AO221D0BWP7T        1  6.3  106  +374    1629 F 
  my_bloco_operacional_RF_g307/I                                                   +0    1629   
  my_bloco_operacional_RF_g307/Z                BUFTD1BWP7T         2  9.0   48  +107    1736 F 
cb_oseqi/my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39_B[0] 
my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39/B[0] 
  g1380/B1                                                                         +0    1736   
  g1380/ZN                                      MOAI22D0BWP7T       1  4.2   97  +123    1859 F 
  g1371/CI                                                                         +0    1859   
  g1371/CO                                      FA1D0BWP7T          1  4.2   78  +188    2047 F 
  g1370/CI                                                                         +0    2047   
  g1370/CO                                      FA1D0BWP7T          1  4.2   78  +183    2230 F 
  g1369/CI                                                                         +0    2230   
  g1369/CO                                      FA1D0BWP7T          1  4.2   78  +183    2413 F 
  g1368/CI                                                                         +0    2413   
  g1368/CO                                      FA1D0BWP7T          1  4.2   78  +183    2596 F 
  g1367/CI                                                                         +0    2596   
  g1367/CO                                      FA1D0BWP7T          1  4.2   78  +183    2778 F 
  g1366/CI                                                                         +0    2778   
  g1366/CO                                      FA1D0BWP7T          1  4.2   78  +183    2961 F 
  g1365/CI                                                                         +0    2961   
  g1365/CO                                      FA1D0BWP7T          1  4.2   78  +183    3144 F 
  g1364/CI                                                                         +0    3144   
  g1364/CO                                      FA1D0BWP7T          1  4.2   78  +183    3327 F 
  g1363/CI                                                                         +0    3327   
  g1363/CO                                      FA1D0BWP7T          1  4.2   78  +183    3510 F 
  g1362/CI                                                                         +0    3510   
  g1362/CO                                      FA1D0BWP7T          1  4.2   78  +183    3693 F 
  g1361/CI                                                                         +0    3693   
  g1361/CO                                      FA1D0BWP7T          1  4.2   78  +183    3876 F 
  g1360/CI                                                                         +0    3876   
  g1360/CO                                      FA1D0BWP7T          1  4.2   78  +183    4059 F 
  g1359/CI                                                                         +0    4059   
  g1359/CO                                      FA1D0BWP7T          1  4.2   78  +183    4242 F 
  g1358/CI                                                                         +0    4242   
  g1358/CO                                      FA1D0BWP7T          1  4.2   78  +183    4424 F 
  g1357/CI                                                                         +0    4424   
  g1357/CO                                      FA1D0BWP7T          2  5.3   83  +189    4614 F 
  g1356/B1                                                                         +0    4614   
  g1356/ZN                                      MOAI22D0BWP7T       1  2.6   79  +124    4738 F 
my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39/Z[15] 
cb_seqi/my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39_Z[15] 
  g11991/A1                                                                        +0    4738   
  g11991/ZN                                     AOI222D0BWP7T       1  4.4  431  +229    4967 R 
  g11973/A1                                                                        +0    4967   
  g11973/ZN                                     ND2D1BWP7T         16 50.8  256  +210    5177 F 
  my_bloco_operacional_RF_RF_reg[0][15]/SI <<<  SDFQD0BWP7T                        +0    5177   
  my_bloco_operacional_RF_RF_reg[0][15]/CP      setup                         0  +404    5581 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                     capture                                 10000 R 
------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4419ps 
Start-point  : cb_seqi/my_bloco_operacional_RF_RF_reg[4][0]/CP
End-point    : cb_seqi/my_bloco_operacional_RF_RF_reg[0][15]/SI

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                53073        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               297     4419             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   192 ps
Target path end-point (Pin: my_bloco_operacional_RF_RF_reg[15][15]/SI (SDFQD0BWP7T/SI))

                   Pin                              Type        Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                                 <<<  launch                           0 R 
cb_seqi
  my_bloco_operacional_RF_RF_reg[4][0]/CP                                             
  my_bloco_operacional_RF_RF_reg[4][0]/Q         SDFQD0BWP7T         3 10.2           
cb_seqi/my_bloco_operacional_g8869_in_1 
cb_oseqi/cb_seqi_my_bloco_operacional_g8869_in_1 
  g20551/B1                                                                           
  g20551/ZN                                      AOI22D0BWP7T        1  2.8           
  g20484/A2                                                                           
  g20484/ZN                                      ND2D0BWP7T          1  2.8           
  g20402/C                                                                            
  g20402/ZN                                      AOI221D0BWP7T       1  2.6           
  g20330/A1                                                                           
  g20330/ZN                                      ND4D0BWP7T          1  2.9           
  g20298/C                                                                            
  g20298/Z                                       AO221D0BWP7T        1  2.9           
  g20277/C                                                                            
  g20277/Z                                       AO221D0BWP7T        1  6.3           
  my_bloco_operacional_RF_g307/I                                                      
  my_bloco_operacional_RF_g307/Z                 BUFTD1BWP7T         2  9.0           
cb_oseqi/my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39_B[0] 
my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39/B[0] 
  g1380/B1                                                                            
  g1380/ZN                                       MOAI22D0BWP7T       1  4.2           
  g1371/CI                                                                            
  g1371/CO                                       FA1D0BWP7T          1  4.2           
  g1370/CI                                                                            
  g1370/CO                                       FA1D0BWP7T          1  4.2           
  g1369/CI                                                                            
  g1369/CO                                       FA1D0BWP7T          1  4.2           
  g1368/CI                                                                            
  g1368/CO                                       FA1D0BWP7T          1  4.2           
  g1367/CI                                                                            
  g1367/CO                                       FA1D0BWP7T          1  4.2           
  g1366/CI                                                                            
  g1366/CO                                       FA1D0BWP7T          1  4.2           
  g1365/CI                                                                            
  g1365/CO                                       FA1D0BWP7T          1  4.2           
  g1364/CI                                                                            
  g1364/CO                                       FA1D0BWP7T          1  4.2           
  g1363/CI                                                                            
  g1363/CO                                       FA1D0BWP7T          1  4.2           
  g1362/CI                                                                            
  g1362/CO                                       FA1D0BWP7T          1  4.2           
  g1361/CI                                                                            
  g1361/CO                                       FA1D0BWP7T          1  4.2           
  g1360/CI                                                                            
  g1360/CO                                       FA1D0BWP7T          1  4.2           
  g1359/CI                                                                            
  g1359/CO                                       FA1D0BWP7T          1  4.2           
  g1358/CI                                                                            
  g1358/CO                                       FA1D0BWP7T          1  4.2           
  g1357/CI                                                                            
  g1357/CO                                       FA1D0BWP7T          2  5.3           
  g1356/B1                                                                            
  g1356/ZN                                       MOAI22D0BWP7T       1  2.6           
my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39/Z[15] 
cb_seqi/my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39_Z[15] 
  g11991/A1                                                                           
  g11991/ZN                                      AOI222D0BWP7T       1  4.4           
  g11973/A1                                                                           
  g11973/ZN                                      ND2D1BWP7T         16 50.8           
  my_bloco_operacional_RF_RF_reg[15][15]/SI <<<  SDFQD0BWP7T                          
  my_bloco_operacional_RF_RF_reg[15][15]/CP      setup                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                      10000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : cb_seqi/my_bloco_operacional_RF_RF_reg[4][0]/CP
End-point    : cb_seqi/my_bloco_operacional_RF_RF_reg[15][15]/SI

The global mapper estimates a slack for this path of 4026ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                   Pin                             Type        Fanout Load Slew Delay Arrival   
                                                                      (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------
(clock clk)                                     launch                                      0 R 
cb_seqi
  my_bloco_operacional_RF_RF_reg[2][1]/CP                                     0             0 R 
  my_bloco_operacional_RF_RF_reg[2][1]/Q        SDFQD0BWP7T         3  8.4   68  +268     268 F 
cb_seqi/my_bloco_operacional_g8974_in_1 
cb_oseqi/cb_seqi_my_bloco_operacional_g8974_in_1 
  g20418/B1                                                                        +0     268   
  g20418/ZN                                     AOI22D0BWP7T        1  2.8  193  +153     422 R 
  g20344/A2                                                                        +0     422   
  g20344/ZN                                     ND2D0BWP7T          1  2.8   70   +52     474 F 
  g20327/C                                                                         +0     474   
  g20327/ZN                                     AOI221D0BWP7T       1  2.6  336  +305     779 R 
  g20284/A1                                                                        +0     779   
  g20284/ZN                                     ND4D0BWP7T          1  2.9  134  +107     886 F 
  g20259/C                                                                         +0     886   
  g20259/Z                                      AO221D0BWP7T        1  2.9   86  +361    1247 F 
  g20249/C                                                                         +0    1247   
  g20249/Z                                      AO221D0BWP7T        1  6.3  106  +374    1621 F 
  my_bloco_operacional_RF_g290/I                                                   +0    1621   
  my_bloco_operacional_RF_g290/Z                BUFTD1BWP7T        28 81.1  287  +267    1888 F 
cb_oseqi/memoria_D_W_data[1] 
my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39/A[1] 
  g1370/B                                                                          +0    1888   
  g1370/CO                                      FA1D0BWP7T          1  4.2   78  +364    2252 F 
  g1369/CI                                                                         +0    2252   
  g1369/CO                                      FA1D0BWP7T          1  4.2   78  +183    2434 F 
  g1368/CI                                                                         +0    2434   
  g1368/CO                                      FA1D0BWP7T          1  4.2   78  +183    2617 F 
  g1367/CI                                                                         +0    2617   
  g1367/CO                                      FA1D0BWP7T          1  4.2   78  +183    2800 F 
  g1366/CI                                                                         +0    2800   
  g1366/CO                                      FA1D0BWP7T          1  4.2   78  +183    2983 F 
  g1365/CI                                                                         +0    2983   
  g1365/CO                                      FA1D0BWP7T          1  4.2   78  +183    3166 F 
  g1364/CI                                                                         +0    3166   
  g1364/CO                                      FA1D0BWP7T          1  4.2   78  +183    3349 F 
  g1363/CI                                                                         +0    3349   
  g1363/CO                                      FA1D0BWP7T          1  4.2   78  +183    3532 F 
  g1362/CI                                                                         +0    3532   
  g1362/CO                                      FA1D0BWP7T          1  4.2   78  +183    3715 F 
  g1361/CI                                                                         +0    3715   
  g1361/CO                                      FA1D0BWP7T          1  4.2   78  +183    3898 F 
  g1360/CI                                                                         +0    3898   
  g1360/CO                                      FA1D0BWP7T          1  4.2   78  +183    4080 F 
  g1359/CI                                                                         +0    4080   
  g1359/CO                                      FA1D0BWP7T          1  4.2   78  +183    4263 F 
  g1358/CI                                                                         +0    4263   
  g1358/CO                                      FA1D0BWP7T          1  4.2   78  +183    4446 F 
  g1357/CI                                                                         +0    4446   
  g1357/CO                                      FA1D0BWP7T          2  5.3   83  +189    4636 F 
  g1356/B1                                                                         +0    4636   
  g1356/ZN                                      MOAI22D0BWP7T       1  2.6   79  +124    4760 F 
my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39/Z[15] 
cb_seqi/my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39_Z[15] 
  g11991/A1                                                                        +0    4760   
  g11991/ZN                                     AOI222D0BWP7T       1  4.4  431  +229    4989 R 
  g11973/A1                                                                        +0    4989   
  g11973/ZN                                     ND2D1BWP7T         16 50.8  256  +210    5199 F 
  my_bloco_operacional_RF_RF_reg[0][15]/SI <<<  SDFQD0BWP7T                        +0    5199   
  my_bloco_operacional_RF_RF_reg[0][15]/CP      setup                         0  +404    5603 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                     capture                                 10000 R 
------------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4397ps 
Start-point  : cb_seqi/my_bloco_operacional_RF_RF_reg[2][1]/CP
End-point    : cb_seqi/my_bloco_operacional_RF_RF_reg[0][15]/SI

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               52654        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               192     4397             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'my_bloco_operacional_myalu_sub_21_39_Y_myalu_add_20_39' in module 'processador_6_instrucoes' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'memoria_D' in module 'processador_6_instrucoes' would be automatically ungrouped.
          There are 2 hierarchical instances automatically ungrouped.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/processador_6_instrucoes/fv_map.fv.json' for netlist 'fv/processador_6_instrucoes/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/processador_6_instrucoes/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
 Doing ConstProp on design:processador_6_instrucoes ... 

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                52654        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                  52654        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

##>======== Cadence Confidential (Mapping-Logical) ========
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>M:Initial                0      3454     79464       303
##>M:Setup                  0         -         -         -
##>M:Launch ST              0         -         -         -
##>M:Partition              0         -         -         -
##>M:Init Power             0         -         -         -
##>M:Budgeting              0         -         -         -
##>M:Derenv-DB              0         -         -         -
##>M:ST loading             0         -         -         -
##>M:Distributed            0         -         -         -
##>M:Assembly               0         -         -         -
##>M:Const Prop             0      1795     52654       310
##>M:Cleanup                0      1795     52654       310
##>M:MBCI                   0      1795     52654       310
##>M:Misc                  17
##>--------------------------------------------------------
##>Total Elapsed           17
##>========================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'processador_6_instrucoes'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            31             17            0.0 ps         4397.3 ps  syn_map
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'processador_6_instrucoes'.
        : Use 'report timing -lint' for more information.
Info    : Time taken to report power. [RPT-7]
        : 0.00 cpu seconds
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Normal exit.
