BDEPEND=>=dev-vcs/git-1.8.2.1[curl]
DEFINED_PHASES=compile configure install prepare unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
INHERIT=git-r3
LICENSE=ISC
PROPERTIES=live
SLOT=0
SRC_URI=https://github.com/YosysHQ/abc/archive/2c1c83f75b8078ced51f92c697da3e712feb3ac3.tar.gz -> abc-2c1c83f75b8078ced51f92c697da3e712feb3ac3.tar.gz
_eclasses_=git-r3	27e13c09a4c7e4c78ac812f74727e676
_md5_=5d57372dfce280e8b0d085758410a521
