<!-- set: ai sw=1 ts=1 sta et -->
<!-- A diagram for the iCE40 PLB "Logic Cell" is shown in;
      http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf
      Architecture iCE40 LP/HX Family Data Sheet
       * Figure 2-2. PLB Block Diagram

     It is 8 x (SB_CARRY + SB_LUT4 + FF)
  -->
<pb_type name="PLB_CELLS" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- SB_LUT4 inputs -->
 <input  name="I0"     num_pins="4"/>
 <input  name="I1"     num_pins="4"/>
 <input  name="I2"     num_pins="4"/>
 <input  name="I3"     num_pins="4"/>
 <input  name="I4"     num_pins="4"/>
 <input  name="I5"     num_pins="4"/>
 <input  name="I6"     num_pins="4"/>
 <input  name="I7"     num_pins="4"/>

 <!-- D flip-flop outputs -->
 <output name="O0"     num_pins="1"/>
 <output name="O1"     num_pins="1"/>
 <output name="O2"     num_pins="1"/>
 <output name="O3"     num_pins="1"/>
 <output name="O4"     num_pins="1"/>
 <output name="O5"     num_pins="1"/>
 <output name="O6"     num_pins="1"/>
 <output name="O7"     num_pins="1"/>

 <!-- D flip-flop controls -->
 <clock  name="CLK"    num_pins="1"/>
 <input  name="EN"     num_pins="1"/>
 <input  name="SR"     num_pins="1"/>

 <!-- Fast Carry chain -->
 <input  name="FCIN"   num_pins="1"/>
 <output name="FCOUT"  num_pins="1"/>

 <pb_type name="MODE_CLK" num_pb="1">
  <input  name="I" num_pins="1"/>

  <output name="PCLK"        num_pins="1"/>
  <output name="PCLK+CEN"    num_pins="1"/>
  <output name="PCLK+SR"     num_pins="1"/>
  <output name="PCLK+CEN+SR" num_pins="1"/>

  <output name="NCLK"        num_pins="1"/>
  <output name="NCLK+CEN"    num_pins="1"/>
  <output name="NCLK+SR"     num_pins="1"/>
  <output name="NCLK+CEN+SR" num_pins="1"/>

  <mode name="PCLK">
   <pb_type name="BUF" num_pb="1">
    <input  name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <interconnect><direct><port type="input" name="I" /><port type="output" name="O"/></direct></interconnect>
   </pb_type>
   <interconnect>
    <direct><port type="input" name="I" /><port type="output" name="I" from="BUF"/></direct>
    <direct><port type="input" name="O" from="BUF"/><port type="output" name="PCLK"/></direct>
   </interconnect>
  </mode>
  <mode name="PCLK+CEN">
   <pb_type name="BUF" num_pb="1">
    <input  name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <interconnect><direct><port type="input" name="I" /><port type="output" name="O"/></direct></interconnect>
   </pb_type>
   <interconnect>
    <direct><port type="input" name="I" /><port type="output" name="I" from="BUF"/></direct>
    <direct><port type="input" name="O" from="BUF"/><port type="output" name="PCLK+CEN"/></direct>
   </interconnect>
  </mode>
  <mode name="PCLK+SR">
   <pb_type name="BUF" num_pb="1">
    <input  name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <interconnect><direct><port type="input" name="I" /><port type="output" name="O"/></direct></interconnect>
   </pb_type>
   <interconnect>
    <direct><port type="input" name="I" /><port type="output" name="I" from="BUF"/></direct>
    <direct><port type="input" name="O" from="BUF"/><port type="output" name="PCLK+SR"/></direct>
   </interconnect>
  </mode>
  <mode name="PCLK+CEN+SR">
   <pb_type name="BUF" num_pb="1">
    <input  name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <interconnect><direct><port type="input" name="I" /><port type="output" name="O"/></direct></interconnect>
   </pb_type>
   <interconnect>
    <direct><port type="input" name="I" /><port type="output" name="I" from="BUF"/></direct>
    <direct><port type="input" name="O" from="BUF"/><port type="output" name="PCLK+CEN+SR"/></direct>
   </interconnect>
  </mode>
  <mode name="NCLK">
   <pb_type name="BUF" num_pb="1">
    <input  name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <metadata>
      <meta name="fasm_features">NegClk</meta>
    </metadata>
    <interconnect><direct><port type="input" name="I" /><port type="output" name="O"/></direct></interconnect>
   </pb_type>
   <interconnect>
    <direct><port type="input" name="I" /><port type="output" name="I" from="BUF"/></direct>
    <direct><port type="input" name="O" from="BUF"/><port type="output" name="NCLK"/></direct>
   </interconnect>
  </mode>
  <mode name="NCLK+CEN">
   <pb_type name="BUF" num_pb="1">
    <input  name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <metadata>
     <meta name="fasm_features">NegClk</meta>
    </metadata>
    <interconnect><direct><port type="input" name="I" /><port type="output" name="O"/></direct></interconnect>
   </pb_type>
   <interconnect>
    <direct><port type="input" name="I" /><port type="output" name="I" from="BUF"/></direct>
    <direct><port type="input" name="O" from="BUF"/><port type="output" name="NCLK+CEN"/></direct>
   </interconnect>
  </mode>
  <mode name="NCLK+SR">
   <pb_type name="BUF" num_pb="1">
    <input  name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <metadata>
     <meta name="fasm_features">NegClk</meta>
    </metadata>
    <interconnect><direct><port type="input" name="I" /><port type="output" name="O"/></direct></interconnect>
   </pb_type>
   <interconnect>
    <direct><port type="input" name="I" /><port type="output" name="I" from="BUF"/></direct>
    <direct><port type="input" name="O" from="BUF"/><port type="output" name="NCLK+SR"/></direct>
   </interconnect>
  </mode>
  <mode name="NCLK+CEN+SR">
   <pb_type name="BUF" num_pb="1">
    <input  name="I" num_pins="1"/>
    <output name="O" num_pins="1"/>
    <metadata>
     <meta name="fasm_features">NegClk</meta>
    </metadata>
    <interconnect><direct><port type="input" name="I" /><port type="output" name="O"/></direct></interconnect>
   </pb_type>
   <interconnect>
    <direct><port type="input" name="I" /><port type="output" name="I" from="BUF"/></direct>
    <direct><port type="input" name="O" from="BUF"/><port type="output" name="NCLK+CEN+SR"/></direct>
   </interconnect>
  </mode>
 </pb_type>

 <pb_type name="LUTFF" num_pb="8">
   <xi:include href="../lutff/lutff.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
   <metadata>
     <meta name="fasm_prefix">LC_0 LC_1 LC_2 LC_3 LC_4 LC_5 LC_6 LC_7</meta>
     <meta name="fasm_type">LUT</meta>
     <meta name="fasm_lut">
       INIT[15:0] = LUT
     </meta>
     <meta name="type">block</meta>
     <meta name="subtype">ignore</meta>
   </metadata>
 </pb_type>

 <pb_type name="LC0" num_pb="1">
  <input  name="I" num_pins="1"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <direct name="I" input="LC0.I" output="LC0.O">
    <metadata>
     <meta name="fasm_mux">LC0.I = buffer.lutff_0_lout.lutff_1_in_2</meta>
    </metadata>
   </direct>
  </interconnect>
 </pb_type>

 <pb_type name="LC1" num_pb="1">
  <input  name="I" num_pins="1"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <direct name="I" input="LC1.I" output="LC1.O">
    <metadata>
     <meta name="fasm_mux">LC1.I = buffer.lutff_1_lout.lutff_2_in_2</meta>
    </metadata>
   </direct>
  </interconnect>
 </pb_type>

 <pb_type name="LC2" num_pb="1">
  <input  name="I" num_pins="1"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <direct name="I" input="LC2.I" output="LC2.O">
    <metadata>
     <meta name="fasm_mux">LC2.I = buffer.lutff_2_lout.lutff_3_in_2</meta>
    </metadata>
   </direct>
  </interconnect>
 </pb_type>

 <pb_type name="LC3" num_pb="1">
  <input  name="I" num_pins="1"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <direct name="I" input="LC3.I" output="LC3.O">
    <metadata>
     <meta name="fasm_mux">LC3.I = buffer.lutff_3_lout.lutff_4_in_2</meta>
    </metadata>
   </direct>
  </interconnect>
 </pb_type>

 <pb_type name="LC4" num_pb="1">
  <input  name="I" num_pins="1"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <direct name="I" input="LC4.I" output="LC4.O">
    <metadata>
     <meta name="fasm_mux">LC4.I = buffer.lutff_4_lout.lutff_5_in_2</meta>
    </metadata>
   </direct>
  </interconnect>
 </pb_type>

 <pb_type name="LC5" num_pb="1">
  <input  name="I" num_pins="1"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <direct name="I" input="LC5.I" output="LC5.O">
    <metadata>
     <meta name="fasm_mux">LC5.I = buffer.lutff_5_lout.lutff_6_in_2</meta>
    </metadata>
   </direct>
  </interconnect>
 </pb_type>

 <pb_type name="LC6" num_pb="1">
  <input  name="I" num_pins="1"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <direct name="I" input="LC6.I" output="LC6.O">
    <metadata>
     <meta name="fasm_mux">LC6.I = buffer.lutff_6_lout.lutff_7_in_2</meta>
    </metadata>
   </direct>
  </interconnect>
 </pb_type>

 <interconnect>
  <direct name="CLK"   input="PLB_CELLS.CLK"        output="MODE_CLK.I"    />

  <!-- Cell 0 -->
  <direct name="I0[0]" input="PLB_CELLS.I0[0]"      output="LUTFF[0].I[0]" />
  <direct name="I0[1]" input="PLB_CELLS.I0[1]"      output="LUTFF[0].I[1]" />
  <direct name="I0[2]" input="PLB_CELLS.I0[2]"      output="LUTFF[0].I[2]" />
  <direct name="I0[3]" input="PLB_CELLS.I0[3]"      output="LUTFF[0].I[3]" />
  <direct name="PC0"   input="MODE_CLK.PCLK"        output="LUTFF[0].PCLK"        />
  <direct name="NC0"   input="MODE_CLK.NCLK"        output="LUTFF[0].NCLK"        />
  <direct name="PCE0"  input="MODE_CLK.PCLK+CEN"    output="LUTFF[0].PCLK+CEN"    />
  <direct name="NCE0"  input="MODE_CLK.NCLK+CEN"    output="LUTFF[0].NCLK+CEN"    />
  <direct name="PCS0"  input="MODE_CLK.PCLK+SR"     output="LUTFF[0].PCLK+SR"     />
  <direct name="NCS0"  input="MODE_CLK.NCLK+SR"     output="LUTFF[0].NCLK+SR"     />
  <direct name="PCES0" input="MODE_CLK.PCLK+CEN+SR" output="LUTFF[0].PCLK+CEN+SR" />
  <direct name="NCES0" input="MODE_CLK.NCLK+CEN+SR" output="LUTFF[0].NCLK+CEN+SR" />
  <direct name="E0"    input="PLB_CELLS.EN"         output="LUTFF[0].EN"   />
  <direct name="S0"    input="PLB_CELLS.SR"         output="LUTFF[0].SR"   />
  <direct name="O0"    input="LUTFF[0].O"           output="PLB_CELLS.O0"  />

  <!-- Cell 1 -->
  <direct name="I1[0]" input="PLB_CELLS.I1[0]"      output="LUTFF[1].I[0]" />
  <direct name="I1[1]" input="PLB_CELLS.I1[1]"      output="LUTFF[1].I[1]" />
  <direct name="I1[2]" input="PLB_CELLS.I1[2]"      output="LUTFF[1].I[2]" />
  <direct name="I1[3]" input="PLB_CELLS.I1[3]"      output="LUTFF[1].I[3]" />
  <direct name="PC1"   input="MODE_CLK.PCLK"        output="LUTFF[1].PCLK"        />
  <direct name="NC1"   input="MODE_CLK.NCLK"        output="LUTFF[1].NCLK"        />
  <direct name="PCE1"  input="MODE_CLK.PCLK+CEN"    output="LUTFF[1].PCLK+CEN"    />
  <direct name="NCE1"  input="MODE_CLK.NCLK+CEN"    output="LUTFF[1].NCLK+CEN"    />
  <direct name="PCS1"  input="MODE_CLK.PCLK+SR"     output="LUTFF[1].PCLK+SR"     />
  <direct name="NCS1"  input="MODE_CLK.NCLK+SR"     output="LUTFF[1].NCLK+SR"     />
  <direct name="PCES1" input="MODE_CLK.PCLK+CEN+SR" output="LUTFF[1].PCLK+CEN+SR" />
  <direct name="NCES1" input="MODE_CLK.NCLK+CEN+SR" output="LUTFF[1].NCLK+CEN+SR" />
  <direct name="E1"    input="PLB_CELLS.EN"         output="LUTFF[1].EN"   />
  <direct name="S1"    input="PLB_CELLS.SR"         output="LUTFF[1].SR"   />
  <direct name="O1"    input="LUTFF[1].O"           output="PLB_CELLS.O1"  />

  <!-- Cell 2 -->
  <direct name="I2[0]" input="PLB_CELLS.I2[0]"      output="LUTFF[2].I[0]" />
  <direct name="I2[1]" input="PLB_CELLS.I2[1]"      output="LUTFF[2].I[1]" />
  <direct name="I2[2]" input="PLB_CELLS.I2[2]"      output="LUTFF[2].I[2]" />
  <direct name="I2[3]" input="PLB_CELLS.I2[3]"      output="LUTFF[2].I[3]" />
  <direct name="PC2"   input="MODE_CLK.PCLK"        output="LUTFF[2].PCLK"        />
  <direct name="NC2"   input="MODE_CLK.NCLK"        output="LUTFF[2].NCLK"        />
  <direct name="PCE2"  input="MODE_CLK.PCLK+CEN"    output="LUTFF[2].PCLK+CEN"    />
  <direct name="NCE2"  input="MODE_CLK.NCLK+CEN"    output="LUTFF[2].NCLK+CEN"    />
  <direct name="PCS2"  input="MODE_CLK.PCLK+SR"     output="LUTFF[2].PCLK+SR"     />
  <direct name="NCS2"  input="MODE_CLK.NCLK+SR"     output="LUTFF[2].NCLK+SR"     />
  <direct name="PCES2" input="MODE_CLK.PCLK+CEN+SR" output="LUTFF[2].PCLK+CEN+SR" />
  <direct name="NCES2" input="MODE_CLK.NCLK+CEN+SR" output="LUTFF[2].NCLK+CEN+SR" />
  <direct name="E2"    input="PLB_CELLS.EN"         output="LUTFF[2].EN"   />
  <direct name="S2"    input="PLB_CELLS.SR"         output="LUTFF[2].SR"   />
  <direct name="O2"    input="LUTFF[2].O"           output="PLB_CELLS.O2"  />

  <!-- Cell 3 -->
  <direct name="I3[0]" input="PLB_CELLS.I3[0]"      output="LUTFF[3].I[0]" />
  <direct name="I3[1]" input="PLB_CELLS.I3[1]"      output="LUTFF[3].I[1]" />
  <direct name="I3[2]" input="PLB_CELLS.I3[2]"      output="LUTFF[3].I[2]" />
  <direct name="I3[3]" input="PLB_CELLS.I3[3]"      output="LUTFF[3].I[3]" />
  <direct name="PC3"   input="MODE_CLK.PCLK"        output="LUTFF[3].PCLK"        />
  <direct name="NC3"   input="MODE_CLK.NCLK"        output="LUTFF[3].NCLK"        />
  <direct name="PCE3"  input="MODE_CLK.PCLK+CEN"    output="LUTFF[3].PCLK+CEN"    />
  <direct name="NCE3"  input="MODE_CLK.NCLK+CEN"    output="LUTFF[3].NCLK+CEN"    />
  <direct name="PCS3"  input="MODE_CLK.PCLK+SR"     output="LUTFF[3].PCLK+SR"     />
  <direct name="NCS3"  input="MODE_CLK.NCLK+SR"     output="LUTFF[3].NCLK+SR"     />
  <direct name="PCES3" input="MODE_CLK.PCLK+CEN+SR" output="LUTFF[3].PCLK+CEN+SR" />
  <direct name="NCES3" input="MODE_CLK.NCLK+CEN+SR" output="LUTFF[3].NCLK+CEN+SR" />
  <direct name="E3"    input="PLB_CELLS.EN"         output="LUTFF[3].EN"   />
  <direct name="S3"    input="PLB_CELLS.SR"         output="LUTFF[3].SR"   />
  <direct name="O3"    input="LUTFF[3].O"           output="PLB_CELLS.O3"  />

  <!-- Cell 4 -->
  <direct name="I4[0]" input="PLB_CELLS.I4[0]"      output="LUTFF[4].I[0]" />
  <direct name="I4[1]" input="PLB_CELLS.I4[1]"      output="LUTFF[4].I[1]" />
  <direct name="I4[2]" input="PLB_CELLS.I4[2]"      output="LUTFF[4].I[2]" />
  <direct name="I4[3]" input="PLB_CELLS.I4[3]"      output="LUTFF[4].I[3]" />
  <direct name="PC4"   input="MODE_CLK.PCLK"        output="LUTFF[4].PCLK"        />
  <direct name="NC4"   input="MODE_CLK.NCLK"        output="LUTFF[4].NCLK"        />
  <direct name="PCE4"  input="MODE_CLK.PCLK+CEN"    output="LUTFF[4].PCLK+CEN"    />
  <direct name="NCE4"  input="MODE_CLK.NCLK+CEN"    output="LUTFF[4].NCLK+CEN"    />
  <direct name="PCS4"  input="MODE_CLK.PCLK+SR"     output="LUTFF[4].PCLK+SR"     />
  <direct name="NCS4"  input="MODE_CLK.NCLK+SR"     output="LUTFF[4].NCLK+SR"     />
  <direct name="PCES4" input="MODE_CLK.PCLK+CEN+SR" output="LUTFF[4].PCLK+CEN+SR" />
  <direct name="NCES4" input="MODE_CLK.NCLK+CEN+SR" output="LUTFF[4].NCLK+CEN+SR" />
  <direct name="E4"    input="PLB_CELLS.EN"         output="LUTFF[4].EN"   />
  <direct name="S4"    input="PLB_CELLS.SR"         output="LUTFF[4].SR"   />
  <direct name="O4"    input="LUTFF[4].O"           output="PLB_CELLS.O4"  />

  <!-- Cell 5 -->
  <direct name="I5[0]" input="PLB_CELLS.I5[0]"      output="LUTFF[5].I[0]" />
  <direct name="I5[1]" input="PLB_CELLS.I5[1]"      output="LUTFF[5].I[1]" />
  <direct name="I5[2]" input="PLB_CELLS.I5[2]"      output="LUTFF[5].I[2]" />
  <direct name="I5[3]" input="PLB_CELLS.I5[3]"      output="LUTFF[5].I[3]" />
  <direct name="PC5"   input="MODE_CLK.PCLK"        output="LUTFF[5].PCLK"        />
  <direct name="NC5"   input="MODE_CLK.NCLK"        output="LUTFF[5].NCLK"        />
  <direct name="PCE5"  input="MODE_CLK.PCLK+CEN"    output="LUTFF[5].PCLK+CEN"    />
  <direct name="NCE5"  input="MODE_CLK.NCLK+CEN"    output="LUTFF[5].NCLK+CEN"    />
  <direct name="PCS5"  input="MODE_CLK.PCLK+SR"     output="LUTFF[5].PCLK+SR"     />
  <direct name="NCS5"  input="MODE_CLK.NCLK+SR"     output="LUTFF[5].NCLK+SR"     />
  <direct name="PCES5" input="MODE_CLK.PCLK+CEN+SR" output="LUTFF[5].PCLK+CEN+SR" />
  <direct name="NCES5" input="MODE_CLK.NCLK+CEN+SR" output="LUTFF[5].NCLK+CEN+SR" />
  <direct name="E5"    input="PLB_CELLS.EN"         output="LUTFF[5].EN"   />
  <direct name="S5"    input="PLB_CELLS.SR"         output="LUTFF[5].SR"   />
  <direct name="O5"    input="LUTFF[5].O"           output="PLB_CELLS.O5"  />

  <!-- Cell 6 -->
  <direct name="I6[0]" input="PLB_CELLS.I6[0]"      output="LUTFF[6].I[0]" />
  <direct name="I6[1]" input="PLB_CELLS.I6[1]"      output="LUTFF[6].I[1]" />
  <direct name="I6[2]" input="PLB_CELLS.I6[2]"      output="LUTFF[6].I[2]" />
  <direct name="I6[3]" input="PLB_CELLS.I6[3]"      output="LUTFF[6].I[3]" />
  <direct name="PC6"   input="MODE_CLK.PCLK"        output="LUTFF[6].PCLK"        />
  <direct name="NC6"   input="MODE_CLK.NCLK"        output="LUTFF[6].NCLK"        />
  <direct name="PCE6"  input="MODE_CLK.PCLK+CEN"    output="LUTFF[6].PCLK+CEN"    />
  <direct name="NCE6"  input="MODE_CLK.NCLK+CEN"    output="LUTFF[6].NCLK+CEN"    />
  <direct name="PCS6"  input="MODE_CLK.PCLK+SR"     output="LUTFF[6].PCLK+SR"     />
  <direct name="NCS6"  input="MODE_CLK.NCLK+SR"     output="LUTFF[6].NCLK+SR"     />
  <direct name="PCES6" input="MODE_CLK.PCLK+CEN+SR" output="LUTFF[6].PCLK+CEN+SR" />
  <direct name="NCES6" input="MODE_CLK.NCLK+CEN+SR" output="LUTFF[6].NCLK+CEN+SR" />
  <direct name="E6"    input="PLB_CELLS.EN"         output="LUTFF[6].EN"   />
  <direct name="S6"    input="PLB_CELLS.SR"         output="LUTFF[6].SR"   />
  <direct name="O6"    input="LUTFF[6].O"           output="PLB_CELLS.O6"  />

  <!-- Cell 7 -->
  <direct name="I7[0]" input="PLB_CELLS.I7[0]"      output="LUTFF[7].I[0]" />
  <direct name="I7[1]" input="PLB_CELLS.I7[1]"      output="LUTFF[7].I[1]" />
  <direct name="I7[2]" input="PLB_CELLS.I7[2]"      output="LUTFF[7].I[2]" />
  <direct name="I7[3]" input="PLB_CELLS.I7[3]"      output="LUTFF[7].I[3]" />
  <direct name="PC7"   input="MODE_CLK.PCLK"        output="LUTFF[7].PCLK"        />
  <direct name="NC7"   input="MODE_CLK.NCLK"        output="LUTFF[7].NCLK"        />
  <direct name="PCE7"  input="MODE_CLK.PCLK+CEN"    output="LUTFF[7].PCLK+CEN"    />
  <direct name="NCE7"  input="MODE_CLK.NCLK+CEN"    output="LUTFF[7].NCLK+CEN"    />
  <direct name="PCS7"  input="MODE_CLK.PCLK+SR"     output="LUTFF[7].PCLK+SR"     />
  <direct name="NCS7"  input="MODE_CLK.NCLK+SR"     output="LUTFF[7].NCLK+SR"     />
  <direct name="PCES7" input="MODE_CLK.PCLK+CEN+SR" output="LUTFF[7].PCLK+CEN+SR" />
  <direct name="NCES7" input="MODE_CLK.NCLK+CEN+SR" output="LUTFF[7].NCLK+CEN+SR" />
  <direct name="E7"    input="PLB_CELLS.EN"         output="LUTFF[7].EN"   />
  <direct name="S7"    input="PLB_CELLS.SR"         output="LUTFF[7].SR"   />
  <direct name="O7"    input="LUTFF[7].O"           output="PLB_CELLS.O7"  />

  <!-- LUT carry chain -->
  <!--
  <direct name="LCIN"  input="PLB_CELLS.LCIN"    output="LUTFF[0].LCIN" />
    -->
  <direct name="LCCI0" input="LUTFF[0].LCOUT" output="LC0.I" />
  <direct name="LCCI1" input="LUTFF[1].LCOUT" output="LC1.I" />
  <direct name="LCCI2" input="LUTFF[2].LCOUT" output="LC2.I" />
  <direct name="LCCI3" input="LUTFF[3].LCOUT" output="LC3.I" />
  <direct name="LCCI4" input="LUTFF[4].LCOUT" output="LC4.I" />
  <direct name="LCCI5" input="LUTFF[5].LCOUT" output="LC5.I" />
  <direct name="LCCI6" input="LUTFF[6].LCOUT" output="LC6.I" />
  <direct name="LCCO0" input="LC0.O"          output="LUTFF[1].LCIN" />
  <direct name="LCCO1" input="LC1.O"          output="LUTFF[2].LCIN" />
  <direct name="LCCO2" input="LC2.O"          output="LUTFF[3].LCIN" />
  <direct name="LCCO3" input="LC3.O"          output="LUTFF[4].LCIN" />
  <direct name="LCCO4" input="LC4.O"          output="LUTFF[5].LCIN" />
  <direct name="LCCO5" input="LC5.O"          output="LUTFF[6].LCIN" />
  <direct name="LCCO6" input="LC6.O"          output="LUTFF[7].LCIN" />
  <!--
  <direct name="LCOUT" input="LUTFF[7].LCOUT" output="PLB_CELLS.LCOUT"  />
    -->

  <direct name="FCIN"  input="PLB_CELLS.FCIN" output="LUTFF[0].FCIN">
  </direct>
  <direct name="FCC0"  input="LUTFF[0].FCOUT" output="LUTFF[1].FCIN">
  </direct>
  <direct name="FCC1"  input="LUTFF[1].FCOUT" output="LUTFF[2].FCIN">
  </direct>
  <direct name="FCC2"  input="LUTFF[2].FCOUT" output="LUTFF[3].FCIN">
  </direct>
  <direct name="FCC3"  input="LUTFF[3].FCOUT" output="LUTFF[4].FCIN">
  </direct>
  <direct name="FCC4"  input="LUTFF[4].FCOUT" output="LUTFF[5].FCIN">
  </direct>
  <direct name="FCC5"  input="LUTFF[5].FCOUT" output="LUTFF[6].FCIN">
  </direct>
  <direct name="FCC6"  input="LUTFF[6].FCOUT" output="LUTFF[7].FCIN">
  </direct>
  <direct name="FCOUT" input="LUTFF[7].FCOUT" output="PLB_CELLS.FCOUT">
  </direct>
  <!-- Fast carry chain
  <direct name="FCIN" input="PLB_CELLS.FCIN" output="LUTFF[0].FCIN" />
  <direct name="FCC0" input="LUTFF[0].FCOUT" output="LUTFF[1].FCIN" />
  <direct name="FCC1" input="LUTFF[1].FCOUT" output="LUTFF[2].FCIN" />
  <direct name="FCC2" input="LUTFF[2].FCOUT" output="LUTFF[3].FCIN" />
  <direct name="FCC3" input="LUTFF[3].FCOUT" output="LUTFF[4].FCIN" />
  <direct name="FCC4" input="LUTFF[4].FCOUT" output="LUTFF[5].FCIN" />
  <direct name="FCC5" input="LUTFF[5].FCOUT" output="LUTFF[6].FCIN" />
  <direct name="FCC6" input="LUTFF[6].FCOUT" output="LUTFF[7].FCIN" />
  <direct name="FCOUT" input="LUTFF[7].FCOUT" output="PLB_CELLS.FCOUT" />
       -->

 </interconnect>
 <metadata>
  <meta name="type">block</meta>
  <meta name="subtype">tile</meta>
 </metadata>
</pb_type>
