# Shift Registers (SISO, SIPO, PISO, PIPO) in Verilog

This repository contains the Verilog implementations and testbenches for **4 types of shift registers**:  

‚úÖ Serial-In Serial-Out (SISO)  
‚úÖ Serial-In Parallel-Out (SIPO)  
‚úÖ Parallel-In Serial-Out (PISO)  
‚úÖ Parallel-In Parallel-Out (PIPO)

---

## Project Structure

| File Name                     | Description                                  |
|-------------------------------|----------------------------------------------|
| `siso_shift_register.v`       | Serial-In Serial-Out shift register module    |
| `sipo_shift_register.v`       | Serial-In Parallel-Out shift register module  |
| `piso_shift_register.v`       | Parallel-In Serial-Out shift register module  |
| `pipo_shift_register.v`       | Parallel-In Parallel-Out shift register module|
| `tb_siso_shift_register.v`    | Testbench for SISO                           |
| `tb_sipo_shift_register.v`    | Testbench for SIPO                           |
| `tb_piso_shift_register.v`    | Testbench for PISO                           |
| `tb_pipo_shift_register.v`    | Testbench for PIPO                           |

---

## How to Run

1Ô∏è‚É£ Use **Vivado**, **ModelSim**, or any Verilog simulator.  
2Ô∏è‚É£ Compile the design files and run the respective testbenches.  
3Ô∏è‚É£ Observe waveforms or console outputs to verify correct shifting behavior.

---

## Author

‚ú® Harish Nathan  
üîó [GitHub Profile](https://github.com/Harish-Nathan)

---

If you find this project useful, feel free to ‚≠ê star this repository!
