// Seed: 3299083675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (-1 | id_8),
        .id_9 (1),
        .id_10(1),
        .id_11(""),
        .id_12(-1'b0 <-> 1'b0),
        .id_13(1),
        .id_14(1'b0),
        .id_15(1),
        .id_16(1),
        .id_17(-1),
        .id_18(-1),
        .id_19(1),
        .id_20(1)
    ),
    id_21,
    id_22
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [-1 : 1] id_23;
  ;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input tri id_3,
    output tri id_4,
    output supply0 id_5,
    input wor id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    output tri id_12,
    input supply0 id_13,
    output tri0 id_14,
    input wor id_15,
    input wor id_16,
    output supply0 id_17,
    output wor id_18,
    input uwire id_19,
    output uwire id_20,
    input tri id_21,
    input supply1 id_22
);
  wire id_24;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
  assign id_4 = 1 ^ (-1);
endmodule
