INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/seq_core_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_testbench
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/seq_core_testbench.v:191]
