<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1499619238">
  <File Type="VDS-TIMING-PB" Name="design_for_gpio_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_for_gpio_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="design_for_gpio_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="design_for_gpio_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="design_for_gpio_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="design_for_gpio_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="design_for_gpio_wrapper.vds"/>
  <File Type="PA-TCL" Name="design_for_gpio_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_for_gpio/design_for_gpio.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_for_gpio/hdl/design_for_gpio_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_for_gpio_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_2">
    <File Path="$PSRCDIR/constrs_2/new/pad_lcoation.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_2/new/pad_lcoation.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Strategy_1" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design">
      <Option Id="CascadeDsp">2</Option>
      <Option Id="Assert">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_for_gpio_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_for_gpio_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_for_gpio_axi_gpio_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_for_gpio_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_for_gpio_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_for_gpio_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_for_gpio_processing_system7_0_0"/>
</GenRun>
