--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml solver.twx solver.ncd -o solver.twr solver.pcf

Design file:              solver.ncd
Physical constraint file: solver.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cb/dcm_sp_inst/CLKIN
  Logical resource: cb/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: cb/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cb/dcm_sp_inst/CLKIN
  Logical resource: cb/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: cb/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: cb/dcm_sp_inst/CLKIN
  Logical resource: cb/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: cb/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cb_clkfx = PERIOD TIMEGRP "cb_clkfx" TS_sys_clk_pin * 
0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24002259 paths analyzed, 314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  36.276ns.
--------------------------------------------------------------------------------

Paths for end point v_cont/green_2 (SLICE_X19Y29.C6), 3355200 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[145].main_nodes.NX/counter_4 (FF)
  Destination:          v_cont/green_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.183ns (1.640 - 1.823)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.695ns

  Clock Uncertainty:          0.695ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[145].main_nodes.NX/counter_4 to v_cont/green_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.AQ        Tcko                  0.447   nm/node_matrix_full[145].main_nodes.NX/counter<7>
                                                       nm/node_matrix_full[145].main_nodes.NX/counter_4
    SLICE_X6Y13.D1       net (fanout=4)        1.668   nm/node_matrix_full[145].main_nodes.NX/counter<4>
    SLICE_X6Y13.BMUX     Topdb                 0.393   nm/Mmux_weight_out_10_f825
                                                       nm/Mmux_weight_out_1461
                                                       nm/Mmux_weight_out_12_f7_40
                                                       nm/Mmux_weight_out_10_f8_24
    SLICE_X24Y29.B3      net (fanout=1)        2.459   nm/Mmux_weight_out_10_f825
    SLICE_X24Y29.BMUX    Topbb                 0.364   weight_in<4>
                                                       nm/Mmux_weight_out_58
                                                       nm/Mmux_weight_out_3_f7_3
                                                       nm/Mmux_weight_out_2_f8_3
    SLICE_X19Y29.A2      net (fanout=6)        1.044   weight_in<4>
    SLICE_X19Y29.A       Tilo                  0.259   v_cont/green<2>
                                                       v_col/color_shade[7]_GND_2497_o_equal_99_o<7>11
    SLICE_X19Y29.D1      net (fanout=3)        0.858   v_col/color_shade[7]_GND_2497_o_equal_99_o<7>1
    SLICE_X19Y29.D       Tilo                  0.259   v_cont/green<2>
                                                       v_col/Mmux_color5_SW1
    SLICE_X19Y29.C6      net (fanout=1)        0.118   N586
    SLICE_X19Y29.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color5
                                                       v_cont/green_2
    -------------------------------------------------  ---------------------------
    Total                                      8.191ns (2.044ns logic, 6.147ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[49].main_nodes.NX/counter_7 (FF)
  Destination:          v_cont/green_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.992ns (Levels of Logic = 5)
  Clock Path Skew:      -0.198ns (1.640 - 1.838)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.695ns

  Clock Uncertainty:          0.695ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[49].main_nodes.NX/counter_7 to v_cont/green_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.DQ      Tcko                  0.408   nm/node_matrix_full[49].main_nodes.NX/counter<7>
                                                       nm/node_matrix_full[49].main_nodes.NX/counter_7
    SLICE_X26Y51.D1      net (fanout=4)        2.227   nm/node_matrix_full[49].main_nodes.NX/counter<7>
    SLICE_X26Y51.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f87
                                                       nm/Mmux_weight_out_167
                                                       nm/Mmux_weight_out_14_f7_6
                                                       nm/Mmux_weight_out_12_f8_6
    SLICE_X18Y28.D4      net (fanout=1)        2.104   nm/Mmux_weight_out_12_f87
    SLICE_X18Y28.BMUX    Topdb                 0.393   weight_in<7>
                                                       nm/Mmux_weight_out_67
                                                       nm/Mmux_weight_out_4_f7_6
                                                       nm/Mmux_weight_out_2_f8_6
    SLICE_X19Y29.A1      net (fanout=6)        0.651   weight_in<7>
    SLICE_X19Y29.A       Tilo                  0.259   v_cont/green<2>
                                                       v_col/color_shade[7]_GND_2497_o_equal_99_o<7>11
    SLICE_X19Y29.D1      net (fanout=3)        0.858   v_col/color_shade[7]_GND_2497_o_equal_99_o<7>1
    SLICE_X19Y29.D       Tilo                  0.259   v_cont/green<2>
                                                       v_col/Mmux_color5_SW1
    SLICE_X19Y29.C6      net (fanout=1)        0.118   N586
    SLICE_X19Y29.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color5
                                                       v_cont/green_2
    -------------------------------------------------  ---------------------------
    Total                                      7.992ns (2.034ns logic, 5.958ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[146].main_nodes.NX/counter_4 (FF)
  Destination:          v_cont/green_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.939ns (Levels of Logic = 5)
  Clock Path Skew:      -0.186ns (1.640 - 1.826)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.695ns

  Clock Uncertainty:          0.695ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[146].main_nodes.NX/counter_4 to v_cont/green_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y10.AQ       Tcko                  0.447   nm/node_matrix_full[146].main_nodes.NX/counter<7>
                                                       nm/node_matrix_full[146].main_nodes.NX/counter_4
    SLICE_X6Y13.D2       net (fanout=4)        1.416   nm/node_matrix_full[146].main_nodes.NX/counter<4>
    SLICE_X6Y13.BMUX     Topdb                 0.393   nm/Mmux_weight_out_10_f825
                                                       nm/Mmux_weight_out_1461
                                                       nm/Mmux_weight_out_12_f7_40
                                                       nm/Mmux_weight_out_10_f8_24
    SLICE_X24Y29.B3      net (fanout=1)        2.459   nm/Mmux_weight_out_10_f825
    SLICE_X24Y29.BMUX    Topbb                 0.364   weight_in<4>
                                                       nm/Mmux_weight_out_58
                                                       nm/Mmux_weight_out_3_f7_3
                                                       nm/Mmux_weight_out_2_f8_3
    SLICE_X19Y29.A2      net (fanout=6)        1.044   weight_in<4>
    SLICE_X19Y29.A       Tilo                  0.259   v_cont/green<2>
                                                       v_col/color_shade[7]_GND_2497_o_equal_99_o<7>11
    SLICE_X19Y29.D1      net (fanout=3)        0.858   v_col/color_shade[7]_GND_2497_o_equal_99_o<7>1
    SLICE_X19Y29.D       Tilo                  0.259   v_cont/green<2>
                                                       v_col/Mmux_color5_SW1
    SLICE_X19Y29.C6      net (fanout=1)        0.118   N586
    SLICE_X19Y29.CLK     Tas                   0.322   v_cont/green<2>
                                                       v_col/Mmux_color5
                                                       v_cont/green_2
    -------------------------------------------------  ---------------------------
    Total                                      7.939ns (2.044ns logic, 5.895ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point v_cont/blue_1 (SLICE_X21Y30.B6), 2064806 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[145].main_nodes.NX/counter_4 (FF)
  Destination:          v_cont/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.672ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (1.647 - 1.823)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.695ns

  Clock Uncertainty:          0.695ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[145].main_nodes.NX/counter_4 to v_cont/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.AQ        Tcko                  0.447   nm/node_matrix_full[145].main_nodes.NX/counter<7>
                                                       nm/node_matrix_full[145].main_nodes.NX/counter_4
    SLICE_X6Y13.D1       net (fanout=4)        1.668   nm/node_matrix_full[145].main_nodes.NX/counter<4>
    SLICE_X6Y13.BMUX     Topdb                 0.393   nm/Mmux_weight_out_10_f825
                                                       nm/Mmux_weight_out_1461
                                                       nm/Mmux_weight_out_12_f7_40
                                                       nm/Mmux_weight_out_10_f8_24
    SLICE_X24Y29.B3      net (fanout=1)        2.459   nm/Mmux_weight_out_10_f825
    SLICE_X24Y29.BMUX    Topbb                 0.364   weight_in<4>
                                                       nm/Mmux_weight_out_58
                                                       nm/Mmux_weight_out_3_f7_3
                                                       nm/Mmux_weight_out_2_f8_3
    SLICE_X19Y29.A2      net (fanout=6)        1.044   weight_in<4>
    SLICE_X19Y29.A       Tilo                  0.259   v_cont/green<2>
                                                       v_col/color_shade[7]_GND_2497_o_equal_99_o<7>11
    SLICE_X21Y30.A6      net (fanout=3)        0.339   v_col/color_shade[7]_GND_2497_o_equal_99_o<7>1
    SLICE_X21Y30.A       Tilo                  0.259   v_cont/blue<1>
                                                       v_col/color_shade[7]_GND_2497_o_equal_99_o<7>2_SW2
    SLICE_X21Y30.B6      net (fanout=1)        0.118   N584
    SLICE_X21Y30.CLK     Tas                   0.322   v_cont/blue<1>
                                                       v_col/Mmux_color23
                                                       v_cont/blue_1
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (2.044ns logic, 5.628ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[49].main_nodes.NX/counter_7 (FF)
  Destination:          v_cont/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 5)
  Clock Path Skew:      -0.191ns (1.647 - 1.838)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.695ns

  Clock Uncertainty:          0.695ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[49].main_nodes.NX/counter_7 to v_cont/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.DQ      Tcko                  0.408   nm/node_matrix_full[49].main_nodes.NX/counter<7>
                                                       nm/node_matrix_full[49].main_nodes.NX/counter_7
    SLICE_X26Y51.D1      net (fanout=4)        2.227   nm/node_matrix_full[49].main_nodes.NX/counter<7>
    SLICE_X26Y51.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f87
                                                       nm/Mmux_weight_out_167
                                                       nm/Mmux_weight_out_14_f7_6
                                                       nm/Mmux_weight_out_12_f8_6
    SLICE_X18Y28.D4      net (fanout=1)        2.104   nm/Mmux_weight_out_12_f87
    SLICE_X18Y28.BMUX    Topdb                 0.393   weight_in<7>
                                                       nm/Mmux_weight_out_67
                                                       nm/Mmux_weight_out_4_f7_6
                                                       nm/Mmux_weight_out_2_f8_6
    SLICE_X19Y29.A1      net (fanout=6)        0.651   weight_in<7>
    SLICE_X19Y29.A       Tilo                  0.259   v_cont/green<2>
                                                       v_col/color_shade[7]_GND_2497_o_equal_99_o<7>11
    SLICE_X21Y30.A6      net (fanout=3)        0.339   v_col/color_shade[7]_GND_2497_o_equal_99_o<7>1
    SLICE_X21Y30.A       Tilo                  0.259   v_cont/blue<1>
                                                       v_col/color_shade[7]_GND_2497_o_equal_99_o<7>2_SW2
    SLICE_X21Y30.B6      net (fanout=1)        0.118   N584
    SLICE_X21Y30.CLK     Tas                   0.322   v_cont/blue<1>
                                                       v_col/Mmux_color23
                                                       v_cont/blue_1
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (2.034ns logic, 5.439ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[146].main_nodes.NX/counter_4 (FF)
  Destination:          v_cont/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.420ns (Levels of Logic = 5)
  Clock Path Skew:      -0.179ns (1.647 - 1.826)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.695ns

  Clock Uncertainty:          0.695ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[146].main_nodes.NX/counter_4 to v_cont/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y10.AQ       Tcko                  0.447   nm/node_matrix_full[146].main_nodes.NX/counter<7>
                                                       nm/node_matrix_full[146].main_nodes.NX/counter_4
    SLICE_X6Y13.D2       net (fanout=4)        1.416   nm/node_matrix_full[146].main_nodes.NX/counter<4>
    SLICE_X6Y13.BMUX     Topdb                 0.393   nm/Mmux_weight_out_10_f825
                                                       nm/Mmux_weight_out_1461
                                                       nm/Mmux_weight_out_12_f7_40
                                                       nm/Mmux_weight_out_10_f8_24
    SLICE_X24Y29.B3      net (fanout=1)        2.459   nm/Mmux_weight_out_10_f825
    SLICE_X24Y29.BMUX    Topbb                 0.364   weight_in<4>
                                                       nm/Mmux_weight_out_58
                                                       nm/Mmux_weight_out_3_f7_3
                                                       nm/Mmux_weight_out_2_f8_3
    SLICE_X19Y29.A2      net (fanout=6)        1.044   weight_in<4>
    SLICE_X19Y29.A       Tilo                  0.259   v_cont/green<2>
                                                       v_col/color_shade[7]_GND_2497_o_equal_99_o<7>11
    SLICE_X21Y30.A6      net (fanout=3)        0.339   v_col/color_shade[7]_GND_2497_o_equal_99_o<7>1
    SLICE_X21Y30.A       Tilo                  0.259   v_cont/blue<1>
                                                       v_col/color_shade[7]_GND_2497_o_equal_99_o<7>2_SW2
    SLICE_X21Y30.B6      net (fanout=1)        0.118   N584
    SLICE_X21Y30.CLK     Tas                   0.322   v_cont/blue<1>
                                                       v_col/Mmux_color23
                                                       v_cont/blue_1
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (2.044ns logic, 5.376ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point v_cont/blue_1 (SLICE_X21Y30.B1), 1806108 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[165].main_nodes.NX/counter_1 (FF)
  Destination:          v_cont/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.534ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (1.647 - 1.799)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.695ns

  Clock Uncertainty:          0.695ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[165].main_nodes.NX/counter_1 to v_cont/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y3.BQ       Tcko                  0.447   nm/node_matrix_full[165].main_nodes.NX/counter<3>
                                                       nm/node_matrix_full[165].main_nodes.NX/counter_1
    SLICE_X10Y11.C2      net (fanout=4)        1.446   nm/node_matrix_full[165].main_nodes.NX/counter<1>
    SLICE_X10Y11.BMUX    Topcb                 0.386   nm/Mmux_weight_out_10_f88
                                                       nm/Mmux_weight_out_1328
                                                       nm/Mmux_weight_out_12_f7_11
                                                       nm/Mmux_weight_out_10_f8_7
    SLICE_X22Y30.B4      net (fanout=1)        2.640   nm/Mmux_weight_out_10_f88
    SLICE_X22Y30.BMUX    Topbb                 0.361   weight_in<1>
                                                       nm/Mmux_weight_out_52
                                                       nm/Mmux_weight_out_3_f7_0
                                                       nm/Mmux_weight_out_2_f8_0
    SLICE_X18Y31.D2      net (fanout=6)        0.906   weight_in<1>
    SLICE_X18Y31.CMUX    Topdc                 0.368   nm/pings<107>
                                                       v_col/Mmux_color22_F
                                                       v_col/Mmux_color22
    SLICE_X21Y30.B1      net (fanout=1)        0.658   v_col/Mmux_color21
    SLICE_X21Y30.CLK     Tas                   0.322   v_cont/blue<1>
                                                       v_col/Mmux_color23
                                                       v_cont/blue_1
    -------------------------------------------------  ---------------------------
    Total                                      7.534ns (1.884ns logic, 5.650ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[49].main_nodes.NX/counter_7 (FF)
  Destination:          v_cont/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.476ns (Levels of Logic = 4)
  Clock Path Skew:      -0.191ns (1.647 - 1.838)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.695ns

  Clock Uncertainty:          0.695ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[49].main_nodes.NX/counter_7 to v_cont/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.DQ      Tcko                  0.408   nm/node_matrix_full[49].main_nodes.NX/counter<7>
                                                       nm/node_matrix_full[49].main_nodes.NX/counter_7
    SLICE_X26Y51.D1      net (fanout=4)        2.227   nm/node_matrix_full[49].main_nodes.NX/counter<7>
    SLICE_X26Y51.BMUX    Topdb                 0.393   nm/Mmux_weight_out_12_f87
                                                       nm/Mmux_weight_out_167
                                                       nm/Mmux_weight_out_14_f7_6
                                                       nm/Mmux_weight_out_12_f8_6
    SLICE_X18Y28.D4      net (fanout=1)        2.104   nm/Mmux_weight_out_12_f87
    SLICE_X18Y28.BMUX    Topdb                 0.393   weight_in<7>
                                                       nm/Mmux_weight_out_67
                                                       nm/Mmux_weight_out_4_f7_6
                                                       nm/Mmux_weight_out_2_f8_6
    SLICE_X18Y31.D5      net (fanout=6)        0.603   weight_in<7>
    SLICE_X18Y31.CMUX    Topdc                 0.368   nm/pings<107>
                                                       v_col/Mmux_color22_F
                                                       v_col/Mmux_color22
    SLICE_X21Y30.B1      net (fanout=1)        0.658   v_col/Mmux_color21
    SLICE_X21Y30.CLK     Tas                   0.322   v_cont/blue<1>
                                                       v_col/Mmux_color23
                                                       v_cont/blue_1
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (1.884ns logic, 5.592ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[145].main_nodes.NX/counter_4 (FF)
  Destination:          v_cont/blue_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.176ns (1.647 - 1.823)
  Source Clock:         clk rising at 30.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.695ns

  Clock Uncertainty:          0.695ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[145].main_nodes.NX/counter_4 to v_cont/blue_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.AQ        Tcko                  0.447   nm/node_matrix_full[145].main_nodes.NX/counter<7>
                                                       nm/node_matrix_full[145].main_nodes.NX/counter_4
    SLICE_X6Y13.D1       net (fanout=4)        1.668   nm/node_matrix_full[145].main_nodes.NX/counter<4>
    SLICE_X6Y13.BMUX     Topdb                 0.393   nm/Mmux_weight_out_10_f825
                                                       nm/Mmux_weight_out_1461
                                                       nm/Mmux_weight_out_12_f7_40
                                                       nm/Mmux_weight_out_10_f8_24
    SLICE_X24Y29.B3      net (fanout=1)        2.459   nm/Mmux_weight_out_10_f825
    SLICE_X24Y29.BMUX    Topbb                 0.364   weight_in<4>
                                                       nm/Mmux_weight_out_58
                                                       nm/Mmux_weight_out_3_f7_3
                                                       nm/Mmux_weight_out_2_f8_3
    SLICE_X18Y31.D3      net (fanout=6)        0.803   weight_in<4>
    SLICE_X18Y31.CMUX    Topdc                 0.368   nm/pings<107>
                                                       v_col/Mmux_color22_F
                                                       v_col/Mmux_color22
    SLICE_X21Y30.B1      net (fanout=1)        0.658   v_col/Mmux_color21
    SLICE_X21Y30.CLK     Tas                   0.322   v_cont/blue<1>
                                                       v_col/Mmux_color23
                                                       v_cont/blue_1
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (1.894ns logic, 5.588ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cb_clkfx = PERIOD TIMEGRP "cb_clkfx" TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point v_cont/v_count_31 (SLICE_X0Y48.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_cont/v_count_31 (FF)
  Destination:          v_cont/v_count_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slow_clk rising at 40.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_cont/v_count_31 to v_cont/v_count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.200   v_cont/v_count<31>
                                                       v_cont/v_count_31
    SLICE_X0Y48.D6       net (fanout=8)        0.026   v_cont/v_count<31>
    SLICE_X0Y48.CLK      Tah         (-Th)    -0.237   v_cont/v_count<31>
                                                       v_cont/v_count<31>_rt
                                                       v_cont/Mcount_v_count_xor<31>
                                                       v_cont/v_count_31
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point v_cont/v_count_25 (SLICE_X0Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_cont/v_count_25 (FF)
  Destination:          v_cont/v_count_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slow_clk rising at 40.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_cont/v_count_25 to v_cont/v_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.BQ       Tcko                  0.200   v_cont/v_count<27>
                                                       v_cont/v_count_25
    SLICE_X0Y47.B5       net (fanout=7)        0.084   v_cont/v_count<25>
    SLICE_X0Y47.CLK      Tah         (-Th)    -0.234   v_cont/v_count<27>
                                                       v_cont/v_count<25>_rt
                                                       v_cont/Mcount_v_count_cy<27>
                                                       v_cont/v_count_25
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.434ns logic, 0.084ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Paths for end point v_cont/v_count_13 (SLICE_X0Y44.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_cont/v_count_13 (FF)
  Destination:          v_cont/v_count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slow_clk rising at 40.000ns
  Destination Clock:    slow_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_cont/v_count_13 to v_cont/v_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   v_cont/v_count<15>
                                                       v_cont/v_count_13
    SLICE_X0Y44.B5       net (fanout=7)        0.087   v_cont/v_count<13>
    SLICE_X0Y44.CLK      Tah         (-Th)    -0.234   v_cont/v_count<15>
                                                       v_cont/v_count<13>_rt
                                                       v_cont/Mcount_v_count_cy<15>
                                                       v_cont/v_count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.434ns logic, 0.087ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cb_clkfx = PERIOD TIMEGRP "cb_clkfx" TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cb/clkout1_buf/I0
  Logical resource: cb/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cb/clkfx
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: v_cont/v_count<3>/CLK
  Logical resource: v_cont/v_count_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: slow_clk
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: v_cont/v_count<3>/CLK
  Logical resource: v_cont/v_count_1/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: slow_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cb_clk0 = PERIOD TIMEGRP "cb_clk0" TS_sys_clk_pin HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35809 paths analyzed, 17945 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.615ns.
--------------------------------------------------------------------------------

Paths for end point nm/pinged_end (SLICE_X19Y34.A4), 256 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd2 (FF)
  Destination:          nm/pinged_end (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.419ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.333 - 0.394)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd2 to nm/pinged_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y59.CQ      Tcko                  0.391   nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd2
    SLICE_X35Y56.A4      net (fanout=15)       0.796   nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd2
    SLICE_X35Y56.A       Tilo                  0.259   nm/start_weights<57>_3
                                                       nm/node_matrix_full[54].main_nodes.NX/Mram__n0076111
    SLICE_X22Y45.C3      net (fanout=11)       2.349   nm/pings<54>
    SLICE_X22Y45.BMUX    Topcb                 0.386   nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_12_f8
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_155
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_14_f7
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_12_f8
    SLICE_X18Y37.D1      net (fanout=1)        1.897   nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_12_f8
    SLICE_X18Y37.CMUX    Topdc                 0.368   nm/pings<93>
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_6
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_4_f7
    SLICE_X19Y34.A4      net (fanout=1)        0.651   nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_4_f7
    SLICE_X19Y34.CLK     Tas                   0.322   nm/pinged_end
                                                       nm/next_pinged_end1
                                                       nm/pinged_end
    -------------------------------------------------  ---------------------------
    Total                                      7.419ns (1.726ns logic, 5.693ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[53].main_nodes.NX/state_FSM_FFd1 (FF)
  Destination:          nm/pinged_end (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.305ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.333 - 0.390)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[53].main_nodes.NX/state_FSM_FFd1 to nm/pinged_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.AQ      Tcko                  0.447   nm/node_matrix_full[53].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[53].main_nodes.NX/state_FSM_FFd1
    SLICE_X37Y55.B5      net (fanout=8)        1.243   nm/node_matrix_full[53].main_nodes.NX/state_FSM_FFd1
    SLICE_X37Y55.B       Tilo                  0.259   nm/start_weights<65>_7
                                                       nm/node_matrix_full[53].main_nodes.NX/Mram__n0076111
    SLICE_X22Y45.C4      net (fanout=11)       1.732   nm/pings<53>
    SLICE_X22Y45.BMUX    Topcb                 0.386   nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_12_f8
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_155
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_14_f7
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_12_f8
    SLICE_X18Y37.D1      net (fanout=1)        1.897   nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_12_f8
    SLICE_X18Y37.CMUX    Topdc                 0.368   nm/pings<93>
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_6
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_4_f7
    SLICE_X19Y34.A4      net (fanout=1)        0.651   nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_4_f7
    SLICE_X19Y34.CLK     Tas                   0.322   nm/pinged_end
                                                       nm/next_pinged_end1
                                                       nm/pinged_end
    -------------------------------------------------  ---------------------------
    Total                                      7.305ns (1.782ns logic, 5.523ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd1 (FF)
  Destination:          nm/pinged_end (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.333 - 0.394)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd1 to nm/pinged_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y59.AQ      Tcko                  0.391   nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd1
    SLICE_X35Y56.A6      net (fanout=8)        0.637   nm/node_matrix_full[54].main_nodes.NX/state_FSM_FFd1
    SLICE_X35Y56.A       Tilo                  0.259   nm/start_weights<57>_3
                                                       nm/node_matrix_full[54].main_nodes.NX/Mram__n0076111
    SLICE_X22Y45.C3      net (fanout=11)       2.349   nm/pings<54>
    SLICE_X22Y45.BMUX    Topcb                 0.386   nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_12_f8
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_155
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_14_f7
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_12_f8
    SLICE_X18Y37.D1      net (fanout=1)        1.897   nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_12_f8
    SLICE_X18Y37.CMUX    Topdc                 0.368   nm/pings<93>
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_6
                                                       nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_4_f7
    SLICE_X19Y34.A4      net (fanout=1)        0.651   nm/Mmux_end_loc[7]_pings[255]_Mux_5467_o_4_f7
    SLICE_X19Y34.CLK     Tas                   0.322   nm/pinged_end
                                                       nm/next_pinged_end1
                                                       nm/pinged_end
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (1.726ns logic, 5.534ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2 (SLICE_X27Y3.C6), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/state_FSM_FFd3 (FF)
  Destination:          nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.230ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.441 - 0.449)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nm/state_FSM_FFd3 to nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.CQ      Tcko                  0.408   nm/state_FSM_FFd3
                                                       nm/state_FSM_FFd3
    SLICE_X15Y28.A5      net (fanout=19)       1.798   nm/state_FSM_FFd3
    SLICE_X15Y28.A       Tilo                  0.259   nm/start_weights<124>_3
                                                       nm/start_ping<128>11
    SLICE_X19Y4.B2       net (fanout=64)       3.135   nm/start_ping<128>1
    SLICE_X19Y4.B        Tilo                  0.259   nm/node_matrix_full[180].main_nodes.NX/pinged_by_1
                                                       nm/start_ping<180>1
    SLICE_X27Y3.D4       net (fanout=3)        0.672   nm/start_ping<180>
    SLICE_X27Y3.D        Tilo                  0.259   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2-In22
    SLICE_X27Y3.C6       net (fanout=1)        0.118   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2-In21
    SLICE_X27Y3.CLK      Tas                   0.322   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2-In24
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.230ns (1.507ns logic, 5.723ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/state_FSM_FFd4 (FF)
  Destination:          nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.549ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.441 - 0.454)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nm/state_FSM_FFd4 to nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y34.AQ      Tcko                  0.391   nm/state_FSM_FFd4
                                                       nm/state_FSM_FFd4
    SLICE_X15Y28.A3      net (fanout=20)       1.134   nm/state_FSM_FFd4
    SLICE_X15Y28.A       Tilo                  0.259   nm/start_weights<124>_3
                                                       nm/start_ping<128>11
    SLICE_X19Y4.B2       net (fanout=64)       3.135   nm/start_ping<128>1
    SLICE_X19Y4.B        Tilo                  0.259   nm/node_matrix_full[180].main_nodes.NX/pinged_by_1
                                                       nm/start_ping<180>1
    SLICE_X27Y3.D4       net (fanout=3)        0.672   nm/start_ping<180>
    SLICE_X27Y3.D        Tilo                  0.259   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2-In22
    SLICE_X27Y3.C6       net (fanout=1)        0.118   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2-In21
    SLICE_X27Y3.CLK      Tas                   0.322   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2-In24
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.549ns (1.490ns logic, 5.059ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/state_FSM_FFd2 (FF)
  Destination:          nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.384ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.441 - 0.449)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nm/state_FSM_FFd2 to nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.BQ      Tcko                  0.408   nm/state_FSM_FFd3
                                                       nm/state_FSM_FFd2
    SLICE_X15Y28.A6      net (fanout=19)       0.952   nm/state_FSM_FFd2
    SLICE_X15Y28.A       Tilo                  0.259   nm/start_weights<124>_3
                                                       nm/start_ping<128>11
    SLICE_X19Y4.B2       net (fanout=64)       3.135   nm/start_ping<128>1
    SLICE_X19Y4.B        Tilo                  0.259   nm/node_matrix_full[180].main_nodes.NX/pinged_by_1
                                                       nm/start_ping<180>1
    SLICE_X27Y3.D4       net (fanout=3)        0.672   nm/start_ping<180>
    SLICE_X27Y3.D        Tilo                  0.259   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2-In22
    SLICE_X27Y3.C6       net (fanout=1)        0.118   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2-In21
    SLICE_X27Y3.CLK      Tas                   0.322   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2-In24
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.384ns (1.507ns logic, 4.877ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2 (SLICE_X20Y5.C6), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/state_FSM_FFd3 (FF)
  Destination:          nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.185ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.419 - 0.449)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nm/state_FSM_FFd3 to nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.CQ      Tcko                  0.408   nm/state_FSM_FFd3
                                                       nm/state_FSM_FFd3
    SLICE_X15Y28.A5      net (fanout=19)       1.798   nm/state_FSM_FFd3
    SLICE_X15Y28.A       Tilo                  0.259   nm/start_weights<124>_3
                                                       nm/start_ping<128>11
    SLICE_X18Y7.B4       net (fanout=64)       2.616   nm/start_ping<128>1
    SLICE_X18Y7.B        Tilo                  0.203   nm/node_matrix_full[177].main_nodes.NX/pinged_by_1
                                                       nm/start_ping<177>1
    SLICE_X20Y5.D6       net (fanout=3)        1.237   nm/start_ping<177>
    SLICE_X20Y5.D        Tilo                  0.205   nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2-In22
    SLICE_X20Y5.C6       net (fanout=1)        0.118   nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2-In21
    SLICE_X20Y5.CLK      Tas                   0.341   nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2-In24
                                                       nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.185ns (1.416ns logic, 5.769ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/state_FSM_FFd4 (FF)
  Destination:          nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.504ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.419 - 0.454)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nm/state_FSM_FFd4 to nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y34.AQ      Tcko                  0.391   nm/state_FSM_FFd4
                                                       nm/state_FSM_FFd4
    SLICE_X15Y28.A3      net (fanout=20)       1.134   nm/state_FSM_FFd4
    SLICE_X15Y28.A       Tilo                  0.259   nm/start_weights<124>_3
                                                       nm/start_ping<128>11
    SLICE_X18Y7.B4       net (fanout=64)       2.616   nm/start_ping<128>1
    SLICE_X18Y7.B        Tilo                  0.203   nm/node_matrix_full[177].main_nodes.NX/pinged_by_1
                                                       nm/start_ping<177>1
    SLICE_X20Y5.D6       net (fanout=3)        1.237   nm/start_ping<177>
    SLICE_X20Y5.D        Tilo                  0.205   nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2-In22
    SLICE_X20Y5.C6       net (fanout=1)        0.118   nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2-In21
    SLICE_X20Y5.CLK      Tas                   0.341   nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2-In24
                                                       nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.504ns (1.399ns logic, 5.105ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nm/state_FSM_FFd2 (FF)
  Destination:          nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.339ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.419 - 0.449)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nm/state_FSM_FFd2 to nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.BQ      Tcko                  0.408   nm/state_FSM_FFd3
                                                       nm/state_FSM_FFd2
    SLICE_X15Y28.A6      net (fanout=19)       0.952   nm/state_FSM_FFd2
    SLICE_X15Y28.A       Tilo                  0.259   nm/start_weights<124>_3
                                                       nm/start_ping<128>11
    SLICE_X18Y7.B4       net (fanout=64)       2.616   nm/start_ping<128>1
    SLICE_X18Y7.B        Tilo                  0.203   nm/node_matrix_full[177].main_nodes.NX/pinged_by_1
                                                       nm/start_ping<177>1
    SLICE_X20Y5.D6       net (fanout=3)        1.237   nm/start_ping<177>
    SLICE_X20Y5.D        Tilo                  0.205   nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2-In22
    SLICE_X20Y5.C6       net (fanout=1)        0.118   nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2-In21
    SLICE_X20Y5.CLK      Tas                   0.341   nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2-In24
                                                       nm/node_matrix_full[177].main_nodes.NX/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.339ns (1.416ns logic, 4.923ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cb_clk0 = PERIOD TIMEGRP "cb_clk0" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd1 (SLICE_X36Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd1 (FF)
  Destination:          nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd1 to nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y53.AQ      Tcko                  0.200   nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd1
    SLICE_X36Y53.A6      net (fanout=8)        0.033   nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd1
    SLICE_X36Y53.CLK     Tah         (-Th)    -0.190   nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd1-In1
                                                       nm/node_matrix_full[67].main_nodes.NX/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[180].main_nodes.NX/counter_3 (SLICE_X28Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd1 (FF)
  Destination:          nm/node_matrix_full[180].main_nodes.NX/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.106 - 0.094)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd1 to nm/node_matrix_full[180].main_nodes.NX/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y3.AQ       Tcko                  0.198   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd1
    SLICE_X28Y2.SR       net (fanout=8)        0.241   nm/node_matrix_full[180].main_nodes.NX/state_FSM_FFd1
    SLICE_X28Y2.CLK      Tcksr       (-Th)    -0.001   nm/node_matrix_full[180].main_nodes.NX/counter<3>
                                                       nm/node_matrix_full[180].main_nodes.NX/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.199ns logic, 0.241ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd1 (SLICE_X16Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd1 (FF)
  Destination:          nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd1 to nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.200   nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd1
    SLICE_X16Y14.A6      net (fanout=9)        0.038   nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd1
    SLICE_X16Y14.CLK     Tah         (-Th)    -0.190   nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd2
                                                       nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd1-In1
                                                       nm/node_matrix_full[174].main_nodes.NX/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cb_clk0 = PERIOD TIMEGRP "cb_clk0" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cb/clkout2_buf/I0
  Logical resource: cb/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: cb/clk0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: s_rx/df_sync/output/CLK
  Logical resource: s_rx/df_sync/Mshreg_output/CLK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: br_gen/counter<3>/CLK
  Logical resource: br_gen/counter_0/CK
  Location pin: SLICE_X24Y54.CLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.069ns|            0|            0|            0|     24038068|
| TS_cb_clkfx                   |     40.000ns|     36.276ns|          N/A|            0|            0|     24002259|            0|
| TS_cb_clk0                    |     10.000ns|      7.615ns|          N/A|            0|            0|        35809|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_real
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_real       |   20.971|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24038068 paths, 0 nets, and 20888 connections

Design statistics:
   Minimum period:  36.276ns{1}   (Maximum frequency:  27.566MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 19 21:14:36 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



