// Seed: 23613468
module module_0 (
    output supply1 id_0,
    input  supply1 id_1
);
  id_3(
      id_1, 1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    output wor id_9,
    output wor id_10,
    output wire id_11,
    output tri1 id_12,
    output wand id_13,
    output uwire id_14,
    output tri0 id_15,
    input wor id_16,
    output wand id_17,
    output wire id_18
);
  wire id_20 = 1;
  always_latch @* id_18 = 1'd0;
  generate
    assign id_13 = 1;
  endgenerate
  module_0 modCall_1 (
      id_15,
      id_1
  );
endmodule
