$comment
	File created using the following command:
		vcd file microprocessador.msim.vcd -direction
$end
$date
	Fri May 12 10:51:44 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module microprocessador_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clk $end
$var reg 1 # execute $end
$var reg 8 $ instruction [7:0] $end
$var reg 1 % reset $end
$var wire 1 & carryflag $end
$var wire 1 ' finished $end
$var wire 1 ( saida [7] $end
$var wire 1 ) saida [6] $end
$var wire 1 * saida [5] $end
$var wire 1 + saida [4] $end
$var wire 1 , saida [3] $end
$var wire 1 - saida [2] $end
$var wire 1 . saida [1] $end
$var wire 1 / saida [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 datapath0|ALU0|Add1~0_combout $end
$var wire 1 8 datapath0|ALU0|Add1~1 $end
$var wire 1 9 datapath0|ALU0|Add1~2_combout $end
$var wire 1 : datapath0|ALU0|Add1~3 $end
$var wire 1 ; datapath0|ALU0|Add1~4_combout $end
$var wire 1 < datapath0|ALU0|Add1~5 $end
$var wire 1 = datapath0|ALU0|Add1~6_combout $end
$var wire 1 > datapath0|ALU0|Add1~7 $end
$var wire 1 ? datapath0|ALU0|Add1~8_combout $end
$var wire 1 @ datapath0|ALU0|Add1~9 $end
$var wire 1 A datapath0|ALU0|Add1~10_combout $end
$var wire 1 B datapath0|ALU0|Add1~11 $end
$var wire 1 C datapath0|ALU0|Add1~12_combout $end
$var wire 1 D datapath0|ALU0|Add1~13 $end
$var wire 1 E datapath0|ALU0|Add1~14_combout $end
$var wire 1 F datapath0|regcarryflag|out0~0_combout $end
$var wire 1 G datapath0|mux0|Mux7~0_combout $end
$var wire 1 H controlador0|state.JMP~regout $end
$var wire 1 I datapath0|mux0|Mux6~0_combout $end
$var wire 1 J datapath0|mux0|Mux5~0_combout $end
$var wire 1 K datapath0|mux0|Mux4~0_combout $end
$var wire 1 L datapath0|mux0|Mux3~0_combout $end
$var wire 1 M datapath0|mux0|Mux2~0_combout $end
$var wire 1 N datapath0|mux0|Mux1~3_combout $end
$var wire 1 O datapath0|mux0|Mux0~0_combout $end
$var wire 1 P datapath0|ALU0|Add0~18_combout $end
$var wire 1 Q controlador0|Mux7~9_combout $end
$var wire 1 R controlador0|next_state.JMP~0_combout $end
$var wire 1 S datapath0|ALU0|Add0~20_combout $end
$var wire 1 T datapath0|ALU0|Add0~22_combout $end
$var wire 1 U datapath0|ALU0|Add0~24_combout $end
$var wire 1 V datapath0|ALU0|Add0~26_combout $end
$var wire 1 W datapath0|ALU0|Add0~28_combout $end
$var wire 1 X datapath0|ALU0|Add0~30_combout $end
$var wire 1 Y reset~combout $end
$var wire 1 Z controlador0|state.start~regout $end
$var wire 1 [ execute~combout $end
$var wire 1 \ controlador0|Selector1~0_combout $end
$var wire 1 ] controlador0|state.decode~regout $end
$var wire 1 ^ controlador0|Selector1~1_combout $end
$var wire 1 _ controlador0|state.busca~regout $end
$var wire 1 ` controlador0|WideOr1~0_combout $end
$var wire 1 a clk~combout $end
$var wire 1 b controlador0|Mux7~5_combout $end
$var wire 1 c controlador0|next_state.LD~0_combout $end
$var wire 1 d controlador0|state.LD~regout $end
$var wire 1 e controlador0|Mux7~8_combout $end
$var wire 1 f controlador0|next_state.ST~0_combout $end
$var wire 1 g controlador0|state.ST~regout $end
$var wire 1 h controlador0|WideOr3~combout $end
$var wire 1 i controlador0|Mux7~0_combout $end
$var wire 1 j controlador0|next_state.instOUT~0_combout $end
$var wire 1 k controlador0|state.instOUT~regout $end
$var wire 1 l controlador0|Selector19~0_combout $end
$var wire 1 m controlador0|Selector19~1_combout $end
$var wire 1 n controlador0|Mux7~10_combout $end
$var wire 1 o controlador0|next_state.JZ~0_combout $end
$var wire 1 p controlador0|state.JZ~regout $end
$var wire 1 q controlador0|Mux7~11_combout $end
$var wire 1 r controlador0|next_state.instIN~0_combout $end
$var wire 1 s controlador0|state.instIN~regout $end
$var wire 1 t controlador0|WideOr2~0_combout $end
$var wire 1 u controlador0|WideOr2~combout $end
$var wire 1 v controlador0|Mux7~3_combout $end
$var wire 1 w controlador0|next_state.MVI~0_combout $end
$var wire 1 x controlador0|state.MVI~regout $end
$var wire 1 y controlador0|Mux7~2_combout $end
$var wire 1 z controlador0|next_state.SUB~0_combout $end
$var wire 1 { controlador0|state.SUB~regout $end
$var wire 1 | controlador0|WideOr9~0_combout $end
$var wire 1 } controlador0|WideOr6~0_combout $end
$var wire 1 ~ datapath0|mux0|Mux1~0_combout $end
$var wire 1 !! controlador0|Selector18~0_combout $end
$var wire 1 "! controlador0|Selector18~1_combout $end
$var wire 1 #! datapath0|ALU0|Add0~1 $end
$var wire 1 $! datapath0|ALU0|Add0~3 $end
$var wire 1 %! datapath0|ALU0|Add0~5 $end
$var wire 1 &! datapath0|ALU0|Add0~7 $end
$var wire 1 '! datapath0|ALU0|Add0~9 $end
$var wire 1 (! datapath0|ALU0|Add0~11 $end
$var wire 1 )! datapath0|ALU0|Add0~13 $end
$var wire 1 *! datapath0|ALU0|Add0~15 $end
$var wire 1 +! datapath0|ALU0|Add0~16_combout $end
$var wire 1 ,! controlador0|Mux7~6_combout $end
$var wire 1 -! controlador0|next_state.SHL~0_combout $end
$var wire 1 .! controlador0|state.SHL~regout $end
$var wire 1 /! controlador0|Mux7~7_combout $end
$var wire 1 0! controlador0|next_state.SHR~0_combout $end
$var wire 1 1! controlador0|state.SHR~regout $end
$var wire 1 2! controlador0|alucontrol~1_combout $end
$var wire 1 3! controlador0|WideOr0~1_combout $end
$var wire 1 4! controlador0|alucontrol~0_combout $end
$var wire 1 5! datapath0|ALU0|Mux18~0_combout $end
$var wire 1 6! datapath0|mux0|Mux1~2_combout $end
$var wire 1 7! controlador0|Selector16~0_combout $end
$var wire 1 8! controlador0|WideOr4~0_combout $end
$var wire 1 9! controlador0|Mux7~4_combout $end
$var wire 1 :! controlador0|next_state.MOV~0_combout $end
$var wire 1 ;! controlador0|state.MOV~regout $end
$var wire 1 <! controlador0|WideOr0~0_combout $end
$var wire 1 =! controlador0|Mux15~1_combout $end
$var wire 1 >! controlador0|Selector0~0_combout $end
$var wire 1 ?! controlador0|Selector11~0_combout $end
$var wire 1 @! datapath0|mux2|Mux0~0_combout $end
$var wire 1 A! controlador0|Mux15~2_combout $end
$var wire 1 B! datapath0|mux2|Mux0~1_combout $end
$var wire 1 C! controlador0|Mux15~0_combout $end
$var wire 1 D! datapath0|mux2|Mux1~0_combout $end
$var wire 1 E! datapath0|mux2|Mux1~1_combout $end
$var wire 1 F! datapath0|mux2|Mux2~0_combout $end
$var wire 1 G! datapath0|mux2|Mux2~1_combout $end
$var wire 1 H! datapath0|mux2|Mux3~0_combout $end
$var wire 1 I! datapath0|mux2|Mux3~1_combout $end
$var wire 1 J! datapath0|mux2|Mux4~0_combout $end
$var wire 1 K! datapath0|mux2|Mux4~1_combout $end
$var wire 1 L! datapath0|mux2|Mux5~0_combout $end
$var wire 1 M! datapath0|mux2|Mux5~1_combout $end
$var wire 1 N! datapath0|mux2|Mux6~0_combout $end
$var wire 1 O! datapath0|mux2|Mux6~1_combout $end
$var wire 1 P! datapath0|mux2|Mux7~0_combout $end
$var wire 1 Q! datapath0|mux2|Mux7~1_combout $end
$var wire 1 R! datapath0|ALU0|LessThan0~1_cout $end
$var wire 1 S! datapath0|ALU0|LessThan0~3_cout $end
$var wire 1 T! datapath0|ALU0|LessThan0~5_cout $end
$var wire 1 U! datapath0|ALU0|LessThan0~7_cout $end
$var wire 1 V! datapath0|ALU0|LessThan0~9_cout $end
$var wire 1 W! datapath0|ALU0|LessThan0~11_cout $end
$var wire 1 X! datapath0|ALU0|LessThan0~13_cout $end
$var wire 1 Y! datapath0|ALU0|LessThan0~14_combout $end
$var wire 1 Z! datapath0|mux0|Mux1~1_combout $end
$var wire 1 [! datapath0|ALU0|Add2~1 $end
$var wire 1 \! datapath0|ALU0|Add2~3 $end
$var wire 1 ]! datapath0|ALU0|Add2~5 $end
$var wire 1 ^! datapath0|ALU0|Add2~7 $end
$var wire 1 _! datapath0|ALU0|Add2~9 $end
$var wire 1 `! datapath0|ALU0|Add2~11 $end
$var wire 1 a! datapath0|ALU0|Add2~13 $end
$var wire 1 b! datapath0|ALU0|Add2~14_combout $end
$var wire 1 c! datapath0|mux0|Mux0~1_combout $end
$var wire 1 d! datapath0|mux0|Mux0~2_combout $end
$var wire 1 e! datapath0|mux0|Mux0~3_combout $end
$var wire 1 f! datapath0|mux1|Mux0~0_combout $end
$var wire 1 g! datapath0|mux1|Mux0~1_combout $end
$var wire 1 h! datapath0|ALU0|Add0~14_combout $end
$var wire 1 i! datapath0|ALU0|Add0~31_combout $end
$var wire 1 j! datapath0|ALU0|Add2~12_combout $end
$var wire 1 k! datapath0|mux0|Mux1~4_combout $end
$var wire 1 l! datapath0|mux0|Mux1~5_combout $end
$var wire 1 m! datapath0|mux0|Mux1~6_combout $end
$var wire 1 n! datapath0|mux1|Mux1~0_combout $end
$var wire 1 o! datapath0|mux1|Mux1~1_combout $end
$var wire 1 p! datapath0|ALU0|Add0~12_combout $end
$var wire 1 q! datapath0|ALU0|Add0~29_combout $end
$var wire 1 r! datapath0|ALU0|Add2~10_combout $end
$var wire 1 s! datapath0|mux0|Mux2~1_combout $end
$var wire 1 t! datapath0|mux0|Mux2~2_combout $end
$var wire 1 u! datapath0|mux0|Mux2~3_combout $end
$var wire 1 v! datapath0|mux1|Mux2~0_combout $end
$var wire 1 w! datapath0|mux1|Mux2~1_combout $end
$var wire 1 x! datapath0|ALU0|Add0~10_combout $end
$var wire 1 y! datapath0|ALU0|Add0~27_combout $end
$var wire 1 z! datapath0|ALU0|Add2~8_combout $end
$var wire 1 {! datapath0|mux0|Mux3~1_combout $end
$var wire 1 |! datapath0|mux0|Mux3~2_combout $end
$var wire 1 }! datapath0|mux0|Mux3~3_combout $end
$var wire 1 ~! datapath0|mux1|Mux3~0_combout $end
$var wire 1 !" datapath0|mux1|Mux3~1_combout $end
$var wire 1 "" datapath0|ALU0|Add0~8_combout $end
$var wire 1 #" datapath0|ALU0|Add0~25_combout $end
$var wire 1 $" datapath0|ALU0|Add2~6_combout $end
$var wire 1 %" datapath0|mux0|Mux4~1_combout $end
$var wire 1 &" datapath0|mux0|Mux4~2_combout $end
$var wire 1 '" datapath0|mux0|Mux4~3_combout $end
$var wire 1 (" datapath0|mux1|Mux4~0_combout $end
$var wire 1 )" datapath0|mux1|Mux4~1_combout $end
$var wire 1 *" datapath0|ALU0|Add0~6_combout $end
$var wire 1 +" datapath0|ALU0|Add0~23_combout $end
$var wire 1 ," datapath0|ALU0|Add2~4_combout $end
$var wire 1 -" datapath0|mux0|Mux5~1_combout $end
$var wire 1 ." datapath0|mux0|Mux5~2_combout $end
$var wire 1 /" datapath0|mux0|Mux5~3_combout $end
$var wire 1 0" datapath0|mux1|Mux5~0_combout $end
$var wire 1 1" datapath0|mux1|Mux5~1_combout $end
$var wire 1 2" datapath0|ALU0|Add0~4_combout $end
$var wire 1 3" datapath0|ALU0|Add0~21_combout $end
$var wire 1 4" datapath0|ALU0|Add2~2_combout $end
$var wire 1 5" datapath0|mux0|Mux6~1_combout $end
$var wire 1 6" datapath0|mux0|Mux6~2_combout $end
$var wire 1 7" datapath0|mux0|Mux6~3_combout $end
$var wire 1 8" datapath0|mux1|Mux6~0_combout $end
$var wire 1 9" datapath0|mux1|Mux6~1_combout $end
$var wire 1 :" datapath0|ALU0|Add0~2_combout $end
$var wire 1 ;" datapath0|ALU0|Add0~19_combout $end
$var wire 1 <" datapath0|ALU0|Add0~0_combout $end
$var wire 1 =" datapath0|ALU0|Mux0~0_combout $end
$var wire 1 >" datapath0|ALU0|Add2~0_combout $end
$var wire 1 ?" datapath0|mux0|Mux7~1_combout $end
$var wire 1 @" datapath0|mux0|Mux7~2_combout $end
$var wire 1 A" datapath0|mux0|Mux7~3_combout $end
$var wire 1 B" datapath0|mux1|Mux7~0_combout $end
$var wire 1 C" datapath0|mux1|Mux7~1_combout $end
$var wire 1 D" controlador0|Mux7~1_combout $end
$var wire 1 E" controlador0|next_state.ADD~0_combout $end
$var wire 1 F" controlador0|state.ADD~regout $end
$var wire 1 G" datapath0|regcarryflag|out0~1_combout $end
$var wire 1 H" datapath0|regcarryflag|out0~regout $end
$var wire 1 I" datapath0|reg10|out0 [7] $end
$var wire 1 J" datapath0|reg10|out0 [6] $end
$var wire 1 K" datapath0|reg10|out0 [5] $end
$var wire 1 L" datapath0|reg10|out0 [4] $end
$var wire 1 M" datapath0|reg10|out0 [3] $end
$var wire 1 N" datapath0|reg10|out0 [2] $end
$var wire 1 O" datapath0|reg10|out0 [1] $end
$var wire 1 P" datapath0|reg10|out0 [0] $end
$var wire 1 Q" datapath0|reg11|out0 [7] $end
$var wire 1 R" datapath0|reg11|out0 [6] $end
$var wire 1 S" datapath0|reg11|out0 [5] $end
$var wire 1 T" datapath0|reg11|out0 [4] $end
$var wire 1 U" datapath0|reg11|out0 [3] $end
$var wire 1 V" datapath0|reg11|out0 [2] $end
$var wire 1 W" datapath0|reg11|out0 [1] $end
$var wire 1 X" datapath0|reg11|out0 [0] $end
$var wire 1 Y" datapath0|reg01|out0 [7] $end
$var wire 1 Z" datapath0|reg01|out0 [6] $end
$var wire 1 [" datapath0|reg01|out0 [5] $end
$var wire 1 \" datapath0|reg01|out0 [4] $end
$var wire 1 ]" datapath0|reg01|out0 [3] $end
$var wire 1 ^" datapath0|reg01|out0 [2] $end
$var wire 1 _" datapath0|reg01|out0 [1] $end
$var wire 1 `" datapath0|reg01|out0 [0] $end
$var wire 1 a" datapath0|reout|out0 [7] $end
$var wire 1 b" datapath0|reout|out0 [6] $end
$var wire 1 c" datapath0|reout|out0 [5] $end
$var wire 1 d" datapath0|reout|out0 [4] $end
$var wire 1 e" datapath0|reout|out0 [3] $end
$var wire 1 f" datapath0|reout|out0 [2] $end
$var wire 1 g" datapath0|reout|out0 [1] $end
$var wire 1 h" datapath0|reout|out0 [0] $end
$var wire 1 i" controlador0|mux2select [1] $end
$var wire 1 j" controlador0|mux2select [0] $end
$var wire 1 k" controlador0|mux1select [1] $end
$var wire 1 l" controlador0|mux1select [0] $end
$var wire 1 m" controlador0|mux0select [2] $end
$var wire 1 n" controlador0|mux0select [1] $end
$var wire 1 o" controlador0|mux0select [0] $end
$var wire 1 p" controlador0|alucontrol [3] $end
$var wire 1 q" controlador0|alucontrol [2] $end
$var wire 1 r" controlador0|alucontrol [1] $end
$var wire 1 s" controlador0|alucontrol [0] $end
$var wire 1 t" datapath0|reg00|out0 [7] $end
$var wire 1 u" datapath0|reg00|out0 [6] $end
$var wire 1 v" datapath0|reg00|out0 [5] $end
$var wire 1 w" datapath0|reg00|out0 [4] $end
$var wire 1 x" datapath0|reg00|out0 [3] $end
$var wire 1 y" datapath0|reg00|out0 [2] $end
$var wire 1 z" datapath0|reg00|out0 [1] $end
$var wire 1 {" datapath0|reg00|out0 [0] $end
$var wire 1 |" datapath0|ALU0|temp [8] $end
$var wire 1 }" datapath0|ALU0|temp [7] $end
$var wire 1 ~" datapath0|ALU0|temp [6] $end
$var wire 1 !# datapath0|ALU0|temp [5] $end
$var wire 1 "# datapath0|ALU0|temp [4] $end
$var wire 1 ## datapath0|ALU0|temp [3] $end
$var wire 1 $# datapath0|ALU0|temp [2] $end
$var wire 1 %# datapath0|ALU0|temp [1] $end
$var wire 1 &# datapath0|ALU0|temp [0] $end
$var wire 1 '# instruction~combout [7] $end
$var wire 1 (# instruction~combout [6] $end
$var wire 1 )# instruction~combout [5] $end
$var wire 1 *# instruction~combout [4] $end
$var wire 1 +# instruction~combout [3] $end
$var wire 1 ,# instruction~combout [2] $end
$var wire 1 -# instruction~combout [1] $end
$var wire 1 .# instruction~combout [0] $end
$var wire 1 /# address~combout [7] $end
$var wire 1 0# address~combout [6] $end
$var wire 1 1# address~combout [5] $end
$var wire 1 2# address~combout [4] $end
$var wire 1 3# address~combout [3] $end
$var wire 1 4# address~combout [2] $end
$var wire 1 5# address~combout [1] $end
$var wire 1 6# address~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
0"
0#
b110000 $
0%
0&
0'
0/
0.
0-
0,
0+
0*
0)
0(
x0
01
12
x3
14
15
16
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
xG
0H
xI
xJ
xK
xL
xM
xN
xO
xP
0Q
0R
xS
xT
xU
xV
xW
xX
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
1v
0w
0x
0y
0z
0{
1|
0}
x~
0!!
0"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
x*!
x+!
0,!
0-!
0.!
0/!
00!
01!
12!
13!
04!
x5!
x6!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
x@!
0A!
xB!
0C!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
xz!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
x*"
x+"
x,"
x-"
x."
x/"
x0"
x1"
x2"
x3"
x4"
x5"
x6"
x7"
x8"
x9"
x:"
x;"
x<"
x="
x>"
x?"
x@"
xA"
xB"
xC"
0D"
0E"
0F"
0G"
0H"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
xj"
xi"
xl"
xk"
xo"
xn"
xm"
xs"
zr"
zq"
xp"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
0.#
0-#
0,#
0+#
1*#
1)#
0(#
0'#
16#
05#
04#
03#
02#
01#
00#
0/#
$end
#5000
1"
1a
00
1_
1Z
#10000
0"
0a
10
#15000
1"
1a
00
#20000
0"
0a
10
#25000
1"
1a
00
#30000
1#
0"
1[
0a
10
1\
0^
#35000
1"
1a
00
0_
1]
0\
1w
#40000
0#
0"
0[
0a
10
#45000
1"
1a
00
1x
0]
1<!
0|
1t
0w
1`
1^
1?!
1}
1'
0o"
1n"
0m"
0~
0O
0N
0M
0L
0K
0J
0I
1G
1A"
07"
0/"
0'"
0}!
0u!
0m!
0e!
#50000
0"
0a
10
#55000
1"
1a
00
1{"
0x
1_
0<!
0n"
1|
0t
0`
0?!
1~
xO
xN
xM
xL
xK
xJ
xI
xG
1o"
0}
0'
xA"
x7"
x/"
x'"
x}!
xu!
xm!
xe!
0~
#60000
b11 !
b10 !
b110100 $
0"
1,#
06#
15#
0a
10
1>!
1l
1m
#65000
1"
1a
00
#70000
0"
0a
10
#75000
1"
1a
00
#80000
1#
0"
1[
0a
10
1\
0^
#85000
1"
1a
00
0_
1]
0\
1w
#90000
0#
0"
0[
0a
10
#95000
1"
1a
00
1x
0]
1<!
0|
1t
0w
1`
1^
1=!
1}
1'
0o"
1n"
0O
0N
0M
0L
0K
0J
1I
0G
0e!
0m!
0u!
0}!
0'"
0/"
17"
0A"
#100000
0"
0a
10
#105000
1"
1a
00
1_"
0x
1_
0<!
0n"
1|
0t
0`
0=!
1~
xO
xN
xM
xL
xK
xJ
xI
xG
1o"
0}
0'
xA"
x7"
x/"
x'"
x}!
xu!
xm!
xe!
0~
#110000
0"
0a
10
#115000
1"
1a
00
#120000
b1110100 $
b1010100 $
b1000100 $
b1000101 $
b0 !
b1000001 $
0"
05#
1.#
0,#
0*#
0)#
1(#
0a
10
0>!
0l
1D"
0v
0m
#125000
1"
1a
00
#130000
0"
0a
10
#135000
1"
1a
00
#140000
1#
0"
1[
0a
10
1\
0^
#145000
1"
1a
00
0_
1]
0\
1E"
#150000
0#
0"
0[
0a
10
#155000
1"
1a
00
1F"
0]
xG"
03!
0|
0E"
1`
1^
1?!
1>!
18!
0s"
0p"
1}
0u
1'
1j"
0i"
0Z!
16!
0X
0W
0V
0U
0T
0S
0P
0o"
0l"
0k"
0Q!
0P!
1N!
0M!
0L!
0J!
0I!
0H!
0F!
0E!
0D!
0@!
1~
1B"
08"
00"
0("
0~!
0v!
0n!
0f!
0R!
0#!
18
1O!
0K!
0G!
0B!
1C"
09"
01"
0)"
0!"
0w!
0o!
0g!
0S!
1$!
1:"
1:
19
0\!
1&!
1(!
1*!
0[!
1>"
1<"
1G
17
0I
0%!
0J
0K
0'!
0L
0M
0)!
0N
0O
1T!
02"
1;"
0<
1;
1]!
0,"
0""
0p!
0+!
04"
1="
0*"
0x!
0h!
0U!
03"
1%#
1>
1=
0^!
0$"
0#"
0q!
05!
1&#
0+"
0y!
0i!
1V!
0$#
15"
0@
1?
1_!
0z!
0"#
0~"
0|"
1?"
0##
0!#
0}"
0W!
16"
0-"
1B
1A
0`!
0r!
0{!
0k!
0F
1@"
0%"
0s!
0c!
1X!
17"
0."
0D
1C
0t!
1a!
0j!
0|!
0l!
0G"
1A"
0&"
0d!
1Y!
0/"
1E
0u!
0b!
0}!
0m!
0'"
0e!
#160000
0"
0a
10
#165000
1"
1a
00
0F"
1z"
1_
13!
1|
18"
0`
0?!
0>!
08!
1o"
0}
19"
1u
0'
0~
1\!
14"
1S!
0$!
0:"
1I
0:
09
0]!
1,"
0T!
12"
0;"
1<
0;
1^!
1$"
1U!
13"
0%#
0>
0=
0_!
1z!
0V!
1$#
05"
1@
0?
1`!
1r!
1W!
06"
1-"
0B
0A
0a!
1j!
0X!
1."
1D
0C
1b!
0Y!
0E
#170000
0"
0a
10
#175000
1"
1a
00
#180000
b11000001 $
b11010001 $
b11010000 $
0"
0.#
1*#
1'#
0a
10
0D"
1i
#185000
1"
1a
00
#190000
0"
0a
10
#195000
1"
1a
00
#200000
1#
0"
1[
0a
10
1\
0^
#205000
1"
1a
00
0_
1]
0\
1j
#210000
0#
0"
0[
0a
10
#215000
1"
1a
00
1k
0]
0j
1`
1^
0u
1'
#220000
0"
0a
10
#225000
1"
1a
00
1g"
1h"
0k
1_
0`
1.
1/
1u
0'
#230000
b1010000 $
b1000000 $
b1000001 $
0"
1.#
0*#
0'#
0a
10
1D"
0i
#235000
1"
1a
00
#240000
0"
0a
10
#245000
1"
1a
00
#250000
1#
0"
1[
0a
10
1\
0^
#255000
1"
1a
00
0_
1]
0\
1E"
#260000
0#
0"
0[
0a
10
#265000
1"
1a
00
1F"
0]
03!
0|
0E"
1`
1^
1?!
1>!
18!
1}
0u
1'
0o"
1~
07"
1/"
#270000
0"
0a
10
#275000
1"
1a
00
0F"
0z"
1y"
1_
13!
1|
08"
10"
0`
0?!
0>!
08!
1o"
0}
09"
11"
1u
0'
0~
0\!
04"
0S!
1$!
1:"
0I
1:
19
0,"
1%!
02"
1J
1;
1,"
0%!
12"
1;"
0;
1*"
03"
0*"
13"
1%#
1+"
0$#
0+"
1$#
15"
1##
0-"
0##
16"
1-"
0."
1%"
1."
0%"
1&"
0&"
#280000
0"
0a
10
#285000
1"
1a
00
#290000
b11000001 $
b11010001 $
b11010000 $
0"
0.#
1*#
1'#
0a
10
0D"
1i
#295000
1"
1a
00
#300000
0"
0a
10
#305000
1"
1a
00
#310000
0"
0a
10
#315000
1"
1a
00
#320000
1#
0"
1[
0a
10
1\
0^
#325000
1"
1a
00
0_
1]
0\
1j
#330000
0#
0"
0[
0a
10
#335000
1"
1a
00
1k
0]
0j
1`
1^
0u
1'
#340000
0"
0a
10
#345000
1"
1a
00
1f"
0g"
0k
1_
0`
1-
0.
1u
0'
#350000
0"
0a
10
#355000
1"
1a
00
#360000
0"
0a
10
#365000
1"
1a
00
#370000
b10010000 $
b10110000 $
b110000 $
b100000 $
b100001 $
0"
1.#
0*#
1)#
0(#
0'#
0a
10
19!
0i
#375000
1"
1a
00
#380000
0"
0a
10
#385000
1"
1a
00
#390000
1#
0"
1[
0a
10
1\
0^
#395000
1"
1a
00
0_
1]
0\
1:!
#400000
0#
0"
0[
0a
10
#405000
1"
1a
00
1;!
0]
1<!
1}
1h
0:!
1`
1^
1?!
1!!
0u
1'
1"!
1l"
0B"
19"
00"
0C"
1\!
14"
1S!
0$!
0:"
1I
0:
09
01"
1[!
0>"
0<"
0G
07
0;"
17"
0J
0\!
04"
0="
0A"
0%#
0/"
1]!
0,"
05"
0&#
0^!
0$"
06"
0?"
1_!
0z!
0@"
0`!
0r!
1a!
0j!
0b!
#410000
0"
0a
10
#415000
1"
1a
00
0{"
1z"
0y"
0;!
1_
0<!
0}
0h
0`
0?!
0!!
1u
0'
0"!
#420000
0"
0a
10
#425000
1"
1a
00
#430000
0"
0a
10
#435000
1"
1a
00
#440000
0"
0a
10
#445000
1"
1a
00
#450000
b100101 $
b1100101 $
b1000101 $
b11000101 $
b11010101 $
b11010100 $
0"
0.#
1,#
1*#
0)#
1(#
1'#
0a
10
1>!
1l
09!
1i
1m
#455000
1"
1a
00
#460000
1#
0"
1[
0a
10
1\
0^
#465000
1"
1a
00
0_
1]
0\
1j
#470000
0#
0"
0[
0a
10
#475000
1"
1a
00
1k
0]
1"!
0l
0j
1`
1^
0m
0u
1'
#480000
0"
0a
10
#485000
1"
1a
00
0f"
1g"
0h"
0k
1_
0"!
1l
0`
0-
1.
0/
0l"
1m
1u
0'
09"
18"
14"
0S!
1$!
1:"
0I
1:
19
19"
1T!
02"
1;"
07"
0<
1;
04"
1S!
0$!
0:"
1I
0:
09
0U!
03"
1%#
1>
1=
0T!
12"
0;"
17"
1<
0;
1V!
0$#
0%#
15"
0@
1?
1U!
13"
0>
0=
0W!
16"
1$#
0-"
05"
1B
1A
0V!
1@
0?
1X!
06"
1-"
0."
0D
1C
1W!
0B
0A
1Y!
1."
1E
0X!
1D
0C
0Y!
0E
#490000
0"
0a
10
#495000
1"
1a
00
#500000
0"
0a
10
#505000
1"
1a
00
#510000
0"
0a
10
#515000
1"
1a
00
#520000
0"
0a
10
#525000
1"
1a
00
#530000
b11010000 $
b1010000 $
b1010001 $
0"
1.#
0,#
0'#
0a
10
0>!
0l
1y
0i
0m
#535000
1"
1a
00
#540000
1#
0"
1[
0a
10
1\
0^
#545000
1"
1a
00
0_
1]
0\
1z
#550000
0#
0"
0[
0a
10
#555000
1"
1a
00
1{
0]
14!
03!
0|
0z
1`
1^
1s"
1?!
1>!
18!
1}
0u
1'
1Z!
06!
0o"
0."
0-"
1~
07"
#560000
0"
0a
10
#565000
1"
1a
00
0z"
0{
1_
08"
04!
13!
1|
0`
09"
0?!
0>!
08!
1o"
0}
1u
0'
14"
0S!
1$!
1:"
0I
1:
19
0~
1T!
02"
1;"
0<
1;
16"
0U!
03"
1>
1=
1."
1V!
0@
1?
1&"
0W!
1B
1A
1|!
1X!
0D
1C
1t!
1Y!
1E
1l!
0Z!
1F
1d!
06"
15"
0."
0&"
0|!
0t!
0l!
0d!
16"
#570000
0"
0a
10
#575000
1"
1a
00
#580000
0"
0a
10
#585000
1"
1a
00
#590000
b11010001 $
b11010000 $
0"
0.#
1'#
0a
10
0y
1i
#595000
1"
1a
00
#600000
0"
0a
10
#605000
1"
1a
00
#610000
1#
0"
1[
0a
10
1\
0^
#615000
1"
1a
00
0_
1]
0\
1j
#620000
0#
0"
0[
0a
10
#625000
1"
1a
00
1k
0]
0j
1`
1^
0u
1'
#630000
0"
0a
10
#635000
1"
1a
00
0g"
0k
1_
0`
0.
1u
0'
#640000
0"
0a
10
#645000
1"
1a
00
#650000
0"
0a
10
#655000
1"
1a
00
#660000
b10010000 $
b10000000 $
b0 $
0"
0*#
0(#
0'#
0a
10
0i
1b
#665000
1"
1a
00
#670000
0"
0a
10
#675000
1"
1a
00
#680000
0"
0a
10
#685000
1"
1a
00
#690000
0"
0a
10
#695000
1"
1a
00
#700000
0"
0a
10
#705000
1"
1a
00
#710000
0"
0a
10
#715000
1"
1a
00
#720000
0"
0a
10
#725000
1"
1a
00
#730000
0"
0a
10
#735000
1"
1a
00
#740000
0"
0a
10
#745000
1"
1a
00
#750000
0"
0a
10
#755000
1"
1a
00
#760000
0"
0a
10
#765000
1"
1a
00
#770000
0"
0a
10
#775000
1"
1a
00
#780000
0"
0a
10
#785000
1"
1a
00
#790000
0"
0a
10
#795000
1"
1a
00
#800000
0"
0a
10
#805000
1"
1a
00
#810000
0"
0a
10
#815000
1"
1a
00
#820000
0"
0a
10
#825000
1"
1a
00
#830000
0"
0a
10
#835000
1"
1a
00
#840000
0"
0a
10
#845000
1"
1a
00
#850000
0"
0a
10
#855000
1"
1a
00
#860000
0"
0a
10
#865000
1"
1a
00
#870000
0"
0a
10
#875000
1"
1a
00
#880000
0"
0a
10
#885000
1"
1a
00
#890000
0"
0a
10
#895000
1"
1a
00
#900000
0"
0a
10
#905000
1"
1a
00
#910000
0"
0a
10
#915000
1"
1a
00
#920000
0"
0a
10
#925000
1"
1a
00
#930000
0"
0a
10
#935000
1"
1a
00
#940000
0"
0a
10
#945000
1"
1a
00
#950000
0"
0a
10
#955000
1"
1a
00
#960000
0"
0a
10
#965000
1"
1a
00
#970000
0"
0a
10
#975000
1"
1a
00
#980000
0"
0a
10
#985000
1"
1a
00
#990000
0"
0a
10
#995000
1"
1a
00
#1000000
