 Is a directory
 Is a directory
 Is a directory
config SOUTHBRIDGE_BROADCOM_BCM5785
	bool
	select HAVE_HARD_RESET

config BOOTBLOCK_SOUTHBRIDGE_INIT
	string


config SOUTHBRIDGE_AMD_AMD8111
	bool
	select IOAPIC
	select HAVE_HARD_RESET

config BOOTBLOCK_SOUTHBRIDGE_INIT
	string


config SOUTHBRIDGE_AMD_AGESA_BOLTON
	bool
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_HARD_RESET

config SOUTHBRIDGE_AMD_AGESA_HUDSON
	bool
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_HARD_RESET

config SOUTHBRIDGE_AMD_AGESA_YANGTZE
	bool
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_HARD_RESET

if SOUTHBRIDGE_AMD_AGESA_BOLTON || SOUTHBRIDGE_AMD_AGESA_HUDSON || SOUTHBRIDGE_AMD_AGESA_YANGTZE


config HUDSON_IMC_FWM
	bool "Add imc firmware"
	default y if USE_BLOBS
	select SPI_FLASH_HAS_VOLATILE_GROUP if SPI_FLASH
	help
	  Add Hudson 2/3/4 IMC Firmware to support the onboard fan control


	default 0
	range 0 6
	help
	  Select the mode in which SATA should be driven. NATIVE AHCI, or RAID.
	  The default is NATIVE.
 NATIVE mode does not require a ROM.
 RAID mode must have the two ROM files.

config HUDSON_LEGACY_FREE
	bool "System is legacy free"
	help
	  Select y if there is no keyboard controller in the system.
	  This sets variables in AGESA and ACPI.

config ACPI_ENABLE_THERMAL_ZONE


config SOUTHBRIDGE_AMD_PI_BOLTON
	bool
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_HARD_RESET

config SOUTHBRIDGE_AMD_PI_AVALON
	bool
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_HARD_RESET

config SOUTHBRIDGE_AMD_PI_KERN
	bool
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_HARD_RESET

config HUDSON_DISABLE_IMC
	bool

	default 0
	range 0 6
	help
	  Select the mode in which SATA should be driven. NATIVE AHCI, or RAID.
	  The default is NATIVE.
 NATIVE mode does not require a ROM.
 RAID mode must have the two ROM files.

config HUDSON_LEGACY_FREE
	bool "System is legacy free"
	help
	  Select y if there is no keyboard controller in the system.
	  This sets variables in AGESA and ACPI.

config AZ_PIN

config AMDFW_OUTSIDE_CBFS
	def_bool n
	help
	  The AMDFW (PSP) is typically locatable in cbfs.  Select this
	  option to manually attach the generated amdfw.rom at an
	  offset of 0x20000 from the bottom of the coreboot ROM image.


	bool "UART controller on Kern"
	default n
	depends on SOUTHBRIDGE_AMD_PI_KERN
	select DRIVERS_UART_8250MEM
	select DRIVERS_UART_8250MEM_32
	select NO_UART_ON_SUPERIO
	select UART_OVERRIDE_REFCLK
	help
	  There are two UART controllers in Kern.
mapped. UART

config SOUTHBRIDGE_AMD_CIMX_SB900
	bool
	default n
	select IOAPIC
	select AMD_SB_CIMX
	select HAVE_HARD_RESET

if SOUTHBRIDGE_AMD_CIMX_SB900
config SATA_CONTROLLER_MODE

config SOUTHBRIDGE_AMD_CIMX_SB800
	bool
	default n
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select AMD_SB_CIMX
	select HAVE_HARD_RESET

if SOUTHBRIDGE_AMD_CIMX_SB800
config BOOTBLOCK_SOUTHBRIDGE_INIT

	prompt "SATA Mode"
	default SB800_SATA_AHCI
	help
	  Select the mode in which SATA should be driven. NATIVE AHCI, or RAID.
	  The default is AHCI.

config SB800_SATA_IDE

config SB800_IMC_FWM
	bool "Add IMC firmware"
	default n
	select SPI_FLASH_HAS_VOLATILE_GROUP if SPI_FLASH
	help
	  Add SB800 / Hudson 1 IMC Firmware to support the onboard fan control.


	help
	  The IMC and GEC ROMs requires a 'signature' located at one of several
	  fixed locations in memory.  The location used shouldn't matter, just
	  select an area that doesn't conflict with anything else.

config SB800_FWM_AT_FFF20000
	bool "0xFFF20000"
	help
	  The IMC and GEC ROMs requires a 'signature' located at one of several
	  fixed locations in memory.  The location used shouldn't matter, just
	  select an area that doesn't conflict with anything else.

config SB800_FWM_AT_FFE20000
	depends on BOARD_ROMSIZE_KB_8192 || BOARD_ROMSIZE_KB_4096 || BOARD_ROMSIZE_KB_2048

	help
	  The IMC and GEC ROMs requires a 'signature' located at one of several
	  fixed locations in memory.  The location used shouldn't matter, just
	  select an area that doesn't conflict with anything else.

config SB800_FWM_AT_FFC20000
	depends on BOARD_ROMSIZE_KB_8192 || BOARD_ROMSIZE_KB_4096

	help
	  The IMC and GEC ROMs requires a 'signature' located at one of several
	  fixed locations in memory.  The location used shouldn't matter, just
	  select an area that doesn't conflict with anything else.

config SB800_FWM_AT_FF820000
	depends on BOARD_ROMSIZE_KB_8192

	help
	  The IMC and GEC ROMs requires a 'signature' located at one of several
	  fixed locations in memory.  The location used shouldn't matter, just
	  select an area that doesn't conflict with anything else.

endchoice


	prompt "Fan Control"
	default SB800_NO_FAN_CONTROL
	help
	  Select the method of SB800 fan control to be used.  None would be
	  for either fixed maximum speed fans connected to the SB800 or for
	  an external chip controlling the fan speeds.  Manual control sets
	  up the SB800 fan control registers.  IMC fan control uses the SB800


config SOUTHBRIDGE_AMD_CIMX_SB700
	bool
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select AMD_SB_CIMX
	select HAVE_HARD_RESET

if SOUTHBRIDGE_AMD_CIMX_SB700
config SATA_CONTROLLER_MODE

E MMCONFIG support"
	default y
	help
E MMCONFIG support on the SR5650.

endif


config SOUTHBRIDGE_AMD_CS5536
	bool
	select UDELAY_TSC

if SOUTHBRIDGE_AMD_CS5536


config EXT_CONF_SUPPORT
	def_bool n
	help
	  Select if RS690 should be setup to support MMCONF.

endif


config SOUTHBRIDGE_AMD_SB800
	bool
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_HARD_RESET

if SOUTHBRIDGE_AMD_SB800



config SOUTHBRIDGE_AMD_SB600
	bool
	select IOAPIC
	select HAVE_USBDEBUG
	select HAVE_HARD_RESET

if SOUTHBRIDGE_AMD_SB600
config BOOTBLOCK_SOUTHBRIDGE_INIT

	prompt "SATA Mode"
	default SATA_MODE_IDE
	help
	  Select the mode in which SATA should be driven. IDE or AHCI.
	  The default is IDE.

	config SATA_MODE_IDE


config SOUTHBRIDGE_SPECIFIC_OPTIONS # dummy
	def_bool y
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_HARD_RESET
	select SMBUS_HAS_AUX_CHANNELS

config SOUTHBRIDGE_AMD_SB700_33MHZ_SPI
	bool "Enable high speed SPI clock"


config SOUTH_BRIDGE_OPTIONS # dummy
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select IOAPIC
	select HAVE_HARD_RESET
	select HAVE_SMI_HANDLER
	select USE_WATCHDOG_ON_BOOT
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select COMMON_FADT
	select HAVE_INTEL_FIRMWARE
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS
	select SOUTHBRIDGE_INTEL_COMMON_SPI
	select HAVE_INTEL_CHIPSET_LOCKDOWN

config EHCI_BAR
	hex


config SOUTHBRIDGE_INTEL_I82801AX
	bool
	select IOAPIC
	select HAVE_HARD_RESET
	select USE_WATCHDOG_ON_BOOT
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS


config SOUTH_BRIDGE_OPTIONS # dummy
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select IOAPIC
	select HAVE_HARD_RESET
	select HAVE_USBDEBUG
	select HAVE_SMI_HANDLER
	select USE_WATCHDOG_ON_BOOT
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS
	select SOUTHBRIDGE_INTEL_COMMON_SPI
	select HAVE_USBDEBUG_OPTIONS
	select COMMON_FADT
	select ACPI_SATA_GENERATOR
	select HAVE_INTEL_FIRMWARE
	select SOUTHBRIDGE_INTEL_COMMON_GPIO
	select HAVE_INTEL_CHIPSET_LOCKDOWN

config EHCI_BAR
	hex


config SOUTH_BRIDGE_OPTIONS # dummy
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select IOAPIC
	select HAVE_HARD_RESET
	select HAVE_SMI_HANDLER
	select USE_WATCHDOG_ON_BOOT
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select COMMON_FADT
	select HAVE_INTEL_FIRMWARE
	select NO_EARLY_BOOTBLOCK_POSTCODES
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS
	select SOUTHBRIDGE_INTEL_COMMON_SPI

config EHCI_BAR
	hex


config SOUTHBRIDGE_INTEL_I82801JX
	bool
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS
	select SOUTHBRIDGE_INTEL_COMMON_SPI
	select IOAPIC
	select HAVE_USBDEBUG
	select HAVE_HARD_RESET
	select USE_WATCHDOG_ON_BOOT
	select HAVE_SMI_HANDLER
	select HAVE_USBDEBUG_OPTIONS
	select SOUTHBRIDGE_INTEL_COMMON_GPIO
	select HAVE_INTEL_FIRMWARE
	select COMMON_FADT

if SOUTHBRIDGE_INTEL_I82801JX



config SOUTHBRIDGE_INTEL_I82801BX
	bool
	select IOAPIC
	select HAVE_HARD_RESET
	select USE_WATCHDOG_ON_BOOT
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS

	bool "Add Intel ME/TXE firmware"
	depends on HAVE_IFD_BIN
	help
	  The Intel processor in the selected system requires a special firmware
	  for an integrated controller.  This might be called the Management
	  Engine (ME), the Trusted Execution Engine (TXE) or something else
	  depending on the chip. This firmware might or might not be available

	depends on HAVE_IFD_BIN
	help
	  The integrated gigabit ethernet controller needs a firmware file.
	  Select this if you are going to use the PCH integrated controller
	  and have the firmware.

config GBE_BIN_PATH

	help
	  The embedded controller needs a firmware file.

	  Select this if you are going to use the PCH integrated controller
	  and have the EC firmware. EC firmware will be added to final image
	  through ifdtool.


	bool "Build with a fake IFD" if !HAVE_IFD_BIN
	help
	  If you don't have an Intel Firmware Descriptor (descriptor.bin) for your
	  board, you can select this option and coreboot will build without it.
	  The resulting coreboot.rom will not contain all parts required
	  to get coreboot running on your board. You can however write only the
	  BIOS section to your board's flash ROM and keep the other sections


config SOUTHBRIDGE_INTEL_COMMON_SMBUS
	def_bool n
	select HAVE_DEBUG_SMBUS

config SOUTHBRIDGE_INTEL_COMMON_SPI
	def_bool n
	select SPI_FLASH

config SOUTHBRIDGE_INTEL_COMMON_PIRQ_ACPI_GEN
	def_bool n

config SOUTHBRIDGE_INTEL_COMMON_RCBA_PIRQ
	def_bool n
	select SOUTHBRIDGE_INTEL_COMMON_PIRQ_ACPI_GEN

config HAVE_INTEL_CHIPSET_LOCKDOWN
	def_bool n

	help
	  Some registers within host bridge on particular chipsets should be
	  locked down on each normal boot path (done by either coreboot or payload)
	  and S3 resume (always done by coreboot). Select this to let coreboot
	  to do this on normal boot path.


config SOUTH_BRIDGE_OPTIONS # dummy
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS
	select SOUTHBRIDGE_INTEL_COMMON_SPI
	select IOAPIC
	select HAVE_HARD_RESET
	select HAVE_USBDEBUG_OPTIONS
	select USE_WATCHDOG_ON_BOOT
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select HAVE_INTEL_FIRMWARE
	select HAVE_SPI_CONSOLE_SUPPORT
	select RTC
	select SOUTHBRIDGE_INTEL_COMMON_GPIO if !INTEL_LYNXPOINT_LP
	select HAVE_INTEL_CHIPSET_LOCKDOWN

config INTEL_LYNXPOINT_LP
	bool


config SOUTHBRIDGE_INTEL_I82801DX
	bool
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select SOUTHBRIDGE_INTEL_COMMON
	select IOAPIC
	select HAVE_HARD_RESET
	select HAVE_SMI_HANDLER
	select HAVE_USBDEBUG
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS

if SOUTHBRIDGE_INTEL_I82801DX



config SOUTH_BRIDGE_OPTIONS # dummy
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_RCBA_PIRQ
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS
	select SOUTHBRIDGE_INTEL_COMMON_SPI
	select IOAPIC
	select HAVE_HARD_RESET
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_SMI_HANDLER
	select USE_WATCHDOG_ON_BOOT
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select COMMON_FADT
	select ACPI_SATA_GENERATOR
	select HAVE_INTEL_FIRMWARE
	select SOUTHBRIDGE_INTEL_COMMON_GPIO
	select RTC
	select HAVE_INTEL_CHIPSET_LOCKDOWN

config EHCI_BAR
	hex

config LOCK_SPI_FLASH_RO
protect all flash sections"
	help
protect the whole firmware flash
	  chip. The locking will take place during the chipset lockdown, which
	  is either triggered by coreboot (when INTEL_CHIPSET_LOCKDOWN is set)
	  or has to be triggered later (e.g. by the payload or the OS).

config LOCK_SPI_FLASH_NO_ACCESS
BIOS sections"
	help
	  Select this if you want to protect the firmware flash against all

	  gion which is always readable). The locking will take place during
	  the chipset lockdown, which is either triggered by coreboot (when


config SOUTHBRIDGE_INTEL_I82801IX
	bool
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS
	select IOAPIC
	select HAVE_USBDEBUG
	select HAVE_HARD_RESET
	select USE_WATCHDOG_ON_BOOT
	select HAVE_SMI_HANDLER
	select HAVE_USBDEBUG_OPTIONS
	select SOUTHBRIDGE_INTEL_COMMON_GPIO
	select HAVE_INTEL_FIRMWARE if !BOARD_EMULATION_QEMU_X86_Q35

if SOUTHBRIDGE_INTEL_I82801IX


config SOUTHBRIDGE_INTEL_I82371EB
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS
	bool

config BOOTBLOCK_SOUTHBRIDGE_INIT


config SOUTHBRIDGE_INTEL_I82801GX
	bool
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select SOUTHBRIDGE_INTEL_COMMON
	select IOAPIC
	select HAVE_HARD_RESET
	select HAVE_USBDEBUG
	select USE_WATCHDOG_ON_BOOT
	select HAVE_SMI_HANDLER
	select COMMON_FADT
	select SOUTHBRIDGE_INTEL_COMMON_GPIO
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS
	select SOUTHBRIDGE_INTEL_COMMON_SPI

if SOUTHBRIDGE_INTEL_I82801GX



config SOUTH_BRIDGE_OPTIONS # dummy
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select IOAPIC
	select HAVE_HARD_RESET
	select HAVE_USBDEBUG
	select USE_WATCHDOG_ON_BOOT
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select SPI_FLASH
	select HAVE_INTEL_FIRMWARE
	select SOUTHBRIDGE_INTEL_COMMON
	select SOUTHBRIDGE_INTEL_COMMON_SMBUS

config EHCI_BAR
	hex

config SOUTHBRIDGE_SIS_SIS966
	bool
	select IOAPIC
	select HAVE_USBDEBUG
	select HAVE_HARD_RESET

if SOUTHBRIDGE_SIS_SIS966



config SOUTHBRIDGE_VIA_VT8237R
	bool
	select HAVE_DEBUG_SMBUS
	select IOAPIC

if SOUTHBRIDGE_VIA_VT8237R


	bool "Enable onboard K8M890 graphics"
	default y
	depends on SOUTHBRIDGE_VIA_SUBTYPE_K8M890
	select VGA
	select GFXUMA

choice
	prompt "Framebuffer size"

config SOUTHBRIDGE_NVIDIA_MCP55
	bool
	select HAVE_USBDEBUG
	select IOAPIC
	select HAVE_HARD_RESET

if SOUTHBRIDGE_NVIDIA_MCP55


config SOUTHBRIDGE_NVIDIA_CK804
	bool
	select HAVE_HARD_RESET
	select HAVE_USBDEBUG
	select IOAPIC

if SOUTHBRIDGE_NVIDIA_CK804


config HAVE_VGA_TEXT_FRAMEBUFFER
	bool
	help
	  Selected by graphics drivers that support legacy VGA text mode.

config HAVE_VBE_LINEAR_FRAMEBUFFER
	bool
	help
framebuffer
	  mode.

config HAVE_LINEAR_FRAMEBUFFER
	bool
	help
	  Selected by graphics drivers that can set up a generic linear
	  framebuffer.

config HAVE_FSP_GOP
	bool
	help
	  Selected by drivers that support to run a blob that implements
	  the Graphics Output Protocol (GOP).

config MAINBOARD_HAS_NATIVE_VGA_INIT
	def_bool n
	help
	  Selected by mainboards / drivers that provide native graphics
	  init within coreboot.

config MAINBOARD_FORCE_NATIVE_VGA_INIT
	def_bool n
	depends on MAINBOARD_HAS_NATIVE_VGA_INIT || MAINBOARD_HAS_LIBGFXINIT
	help
	  Selected by mainboards / chipsets whose graphics driver can't or
	  shouldn't be disabled.

config MAINBOARD_HAS_LIBGFXINIT
	def_bool n
	help
	  Selected by mainboards that implement support for `libgfxinit`.
	  Usually this requires a list of ports to be probed for displays.

choice

config MAINBOARD_USE_LIBGFXINIT
	bool "Use libgfxinit"
	depends on MAINBOARD_HAS_LIBGFXINIT
	select HAVE_VGA_TEXT_FRAMEBUFFER
	select HAVE_LINEAR_FRAMEBUFFER
	select RAMSTAGE_LIBHWBASE
	select VGA if VGA_TEXT_FRAMEBUFFER
	help
	  Use the SPARK library `libgfxinit` for the native graphics
	  initialization. This requires an Ada toolchain.

config RUN_FSP_GOP
	bool "Run a GOP driver"
	depends on HAVE_FSP_GOP
	select HAVE_LINEAR_FRAMEBUFFER
	help
	  Some platforms (e.g. Intel Braswell and Skylake/Kaby Lake) support
	  to run a GOP blob. This option enables graphics initialization with

config VGA_ROM_RUN
	bool "Run VGA Option ROMs"
	depends on PCI && !MAINBOARD_FORCE_NATIVE_VGA_INIT
	select HAVE_VGA_TEXT_FRAMEBUFFER
	help
	  Execute VGA Option ROMs in coreboot if found. This can be used
E video cards when not using a SeaBIOS

	bool "None"
	depends on !MAINBOARD_FORCE_NATIVE_VGA_INIT
	help
	  Select this to not perform any graphics initialization in
	  coreboot. This is useful if the payload (e.g. SeaBIOS) can
boot graphics are not required.


	bool
	depends on ARCH_X86
	help
	  If you select this option, PCI Option ROMs will be executed
	  natively on the CPU in real mode. No CPU emulation is involved,
	  so this is the fastest, but also the least secure option.
	  (only works on x86/x64 systems)

	bool
	depends on !GEODE_VSA
	help
	  If you select this option, the x86emu CPU emulator will be used to
	  execute PCI Option ROMs.

	  This option prevents Option ROMs from doing dirty tricks with the

	prompt "Set framebuffer graphics resolution"
	bool
	depends on PCI_OPTION_ROM_RUN_YABEL || PCI_OPTION_ROM_RUN_REALMODE
	select HAVE_VBE_LINEAR_FRAMEBUFFER
	help
	  Set VESA/native framebuffer mode (needed for bootsplash and graphical framebuffer console)


8)"

config FRAMEBUFFER_VESA_MODE_USER
	bool "Manually select VESA mode"

endchoice


	bool "Add a VGA BIOS image"
	depends on ARCH_X86
	help
	  Select this option if you have a VGA BIOS image that you would
	  like to add to your ROM.

	  You will be able to specify the location and file name of the


config BOARD_ACER_BASEBOARD_ZHK
	def_bool n
	select SOC_INTEL_BAYTRAIL
	select EC_GOOGLE_CHROMEEC
	select ENABLE_BUILTIN_COM1
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SYSTEM_TYPE_LAPTOP if !BOARD_GOOGLE_NINJA && !BOARD_GOOGLE_SUMO

if BOARD_ACER_BASEBOARD_ZHK

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_PGA370
	select NORTHBRIDGE_INTEL_I82810
	select SOUTHBRIDGE_INTEL_I82801AX
	select SUPERIO_SMSC_SMSCSUPERIO
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_940
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_BROADCOM_BCM5780
	select SOUTHBRIDGE_BROADCOM_BCM5785
	select SUPERIO_NSC_PC87417
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_512
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select QRANK_DIMM_SUPPORT
	select DRIVERS_I2C_I2CMUX2

config MAINBOARD_DIR
	string


if VENDOR_TI

# Auto select common options
choice
	prompt "Mainboard model"



config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_TI_AM335X
	select BOARD_ROMSIZE_KB_4096

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_VIA_C7
	select NORTHBRIDGE_VIA_CN700
	select SOUTHBRIDGE_VIA_VT8237R
	select SUPERIO_WINBOND_W83697HF
	select HAVE_PIRQ_TABLE
	select HAVE_OPTION_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select SUPERIO_FINTEK_F81865F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_BGA956
	select NORTHBRIDGE_INTEL_GM45
	select SOUTHBRIDGE_INTEL_I82801IX
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_GENERIC_IOAPIC
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select EC_ACPI
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select INTEL_INT15
    #select SUPERIO_NUVOTON_WPCM450

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2
	select DIMM_DDR2
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select MCP55_USE_AZA
	select SUPERIO_WINBOND_W83627EHG
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F_1207
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_NVIDIA_MCP55
	select MCP55_USE_NIC
	select MCP55_USE_AZA
	select SUPERIO_WINBOND_W83627EHG
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select BOARD_ROMSIZE_KB_512
	select ENABLE_APIC_EXT_ID
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select IOAPIC
	select SMP

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_BROADCOM_BCM5780
	select SOUTHBRIDGE_BROADCOM_BCM5785
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_NSC_PC87417
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_512
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_MCP55
	select SUPERIO_WINBOND_W83627EHG
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select DRIVERS_I2C_ADM1027
	select DRIVERS_I2C_I2CMUX2

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_754
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_CK804
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_WINBOND_W83627THG
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_512
	select CK804_USE_NIC
	select CK804_USE_ACI
	select QRANK_DIMM_SUPPORT
	select HAVE_ACPI_TABLES

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY15_TN
	select NORTHBRIDGE_AMD_AGESA_FAMILY15_TN
	select SOUTHBRIDGE_AMD_AGESA_HUDSON
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select SUPERIO_FINTEK_F71869AD
	select BOARD_ROMSIZE_KB_8192
	select GFXUMA
	select HUDSON_DISABLE_IMC

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_PGA370
	select NORTHBRIDGE_INTEL_I82810
	select SOUTHBRIDGE_INTEL_I82801AX
	select SUPERIO_WINBOND_W83627HF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM3
	select DIMM_DDR3
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB800
	select SUPERIO_WINBOND_W83627HF #COM1, COM2
	#select SUPERIO_FINTEK_F81216AD #COM3, COM4
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048
	select ENABLE_APIC_EXT_ID
	select GFXUMA
	select HAVE_DEBUG_CAR
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select MCP55_USE_AZA
	select SUPERIO_SMSC_DME1737
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_1024
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_940
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_CK804
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_SMSC_LPC47B397
	select SUPERIO_SMSC_LPC47M10X
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_1024
	select CK804_USE_NIC
	select CK804_USE_ACI
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2R2
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_FINTEK_F71859
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_WINBOND_W83627EHG
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select BOARD_ROMSIZE_KB_512
	select POWER_BUTTON_FORCE_ENABLE
	select PLL_MANUAL_CONFIG
	select CORE_GLIU_500_266

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_SMSC_SMSCSUPERIO
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select BOARD_ROMSIZE_KB_512
	select POWER_BUTTON_FORCE_ENABLE
	select PLL_MANUAL_CONFIG
	select CORE_GLIU_500_266

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_WINBOND_W83627HF
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select BOARD_ROMSIZE_KB_256
	select POWER_BUTTON_FORCE_ENABLE
	select PLL_MANUAL_CONFIG
	select CORE_GLIU_500_266

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_512
	select POWER_BUTTON_FORCE_DISABLE
	select NO_EARLY_SMBUS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select SUPERIO_NUVOTON_NCT5104D
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select BOARD_ROMSIZE_KB_2048

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BINARYPI_LEGACY_WRAPPER
	select CPU_AMD_PI_00730F01
	select NORTHBRIDGE_AMD_PI_00730F01
	select SOUTHBRIDGE_AMD_PI_AVALON
	select SUPERIO_NUVOTON_NCT5104D
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_8192
	select HUDSON_DISABLE_IMC
	select USE_BLOBS
	select GENERIC_SPD_BIN
	select TPM
	select MAINBOARD_HAS_LPC_TPM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_WINBOND_W83627HF
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_512
	select POWER_BUTTON_DEFAULT_DISABLE
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select NO_EARLY_SMBUS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_WINBOND_W83627HF
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_512
	select POWER_BUTTON_FORCE_ENABLE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select AGESA_LEGACY
	select CPU_AMD_AGESA_FAMILY15
	select CPU_AMD_SOCKET_G34
	select NORTHBRIDGE_AMD_AGESA_FAMILY15
	select NORTHBRIDGE_AMD_CIMX_RD890
	select SOUTHBRIDGE_AMD_CIMX_SB700
	select SUPERIO_SMSC_SIO1036
	select SUPERIO_SMSC_SCH4037
	select BOARD_ROMSIZE_KB_2048
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_S1G1
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_RS690
	select SOUTHBRIDGE_AMD_SB600
	select SUPERIO_ITE_IT8712F
	select HAVE_ACPI_TABLES
	select HAVE_MP_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_OPTION_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select BOARD_ROMSIZE_KB_1024
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOUTHBRIDGE_AMD_AMD8132
	select SOUTHBRIDGE_AMD_AMD8151
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_AMD8111
	select SOUTHBRIDGE_AMD_AMD8131
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_WINBOND_W83627HF
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select WAIT_BEFORE_CPUS_INIT
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select DRIVERS_I2C_I2CMUX

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2R2
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_ITE_IT8718F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY15_TN
	select NORTHBRIDGE_AMD_AGESA_FAMILY15_TN
	select SOUTHBRIDGE_AMD_AGESA_HUDSON
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select SUPERIO_SMSC_LPC47N217
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_AMD_STONEYRIDGE_FP4
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_8192
	select GFXUMA
	select STONEYRIDGE_IMC_FWM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM3
	select DIMM_DDR3
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_ITE_IT8718F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select SUPERIO_SMSC_KBC1100
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY15_TN
	select NORTHBRIDGE_AMD_AGESA_FAMILY15_TN
	select SOUTHBRIDGE_AMD_AGESA_HUDSON
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2
	select DIMM_DDR2
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_RS690
	select SOUTHBRIDGE_AMD_SB600
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select SUPERIO_FINTEK_F81865F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_256
	select POWER_BUTTON_FORCE_ENABLE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BINARYPI_LEGACY_WRAPPER
	select CPU_AMD_PI_00630F01
	select NORTHBRIDGE_AMD_PI_00630F01
	select SOUTHBRIDGE_AMD_PI_BOLTON
	select SUPERIO_FINTEK_F81216H
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_8192
	select GFXUMA

config MAINBOARD_DIR
	string


	  By default, the connector is configured as a PCI Express (x4) slot.

	  Select this option to enable the slot for use with one of AMD's
	  passive graphics port expander cards (only available from AMD).

endif # BOARD_AMD_LAMAR


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select SUPERIO_FINTEK_F81865F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_WINBOND_W83627HF
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_256
	select POWER_BUTTON_FORCE_ENABLE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BINARYPI_LEGACY_WRAPPER
	select CPU_AMD_PI_00730F01
	select NORTHBRIDGE_AMD_PI_00730F01
	select SOUTHBRIDGE_AMD_PI_AVALON
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_8192
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2
	select DIMM_DDR2
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_ITE_IT8718F
	select HAVE_ACPI_TABLES
	select HAVE_MP_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_OPTION_TABLE
	select LIFT_BSP_APIC_ID
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select BOARD_ROMSIZE_KB_1024
	select GFXUMA
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F_1207
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_AMD8111
	select SOUTHBRIDGE_AMD_AMD8132
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_WINBOND_W83627HF
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select LIFT_BSP_APIC_ID
	select DRIVERS_I2C_I2CMUX2

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY16_KB
	select NORTHBRIDGE_AMD_AGESA_FAMILY16_KB
	select SOUTHBRIDGE_AMD_AGESA_YANGTZE
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_ASB2
	select DIMM_DDR3
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB800
	select SUPERIO_ITE_IT8718F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_2048
	select ENABLE_APIC_EXT_ID
	select GFXUMA
	select HAVE_DEBUG_CAR
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BINARYPI_LEGACY_WRAPPER
	select CPU_AMD_PI_00730F01
	select NORTHBRIDGE_AMD_PI_00730F01
	select SOUTHBRIDGE_AMD_PI_AVALON
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_8192
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BINARYPI_LEGACY_WRAPPER
	select CPU_AMD_PI_00660F01
	select NORTHBRIDGE_AMD_PI_00660F01
	select SOUTHBRIDGE_AMD_PI_KERN
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_8192
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY12
	select NORTHBRIDGE_AMD_AGESA_FAMILY12
	select SOUTHBRIDGE_AMD_CIMX_SB900
	select SUPERIO_SMSC_KBC1100
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_2048
	select POWER_BUTTON_DEFAULT_DISABLE
	select PLL_MANUAL_CONFIG
	select CORE_GLIU_500_266
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_PGA370
	select NORTHBRIDGE_INTEL_I82810
	select SOUTHBRIDGE_INTEL_I82801AX
	select SUPERIO_SMSC_SMSCSUPERIO
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_8192
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select CPU_INTEL_SOCKET_RPGA989
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select SOUTHBRIDGE_INTEL_BD82X6X
	select SUPERIO_ITE_IT8772F
# LPC47N207 selected for external LPC card
# not on board, should be made selectable.
	select SUPERIO_SMSC_LPC47N207
	select INTEL_INT15

config VBOOT
	select VBOOT_PHYSICAL_DEV_SWITCH
	select VBOOT_PHYSICAL_REC_SWITCH
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select BOARD_ROMSIZE_KB_8192
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select CPU_INTEL_SOCKET_RPGA989
	select EC_SMSC_MEC1308
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select SOUTHBRIDGE_INTEL_BD82X6X
	select SUPERIO_SMSC_MEC1308
# LPC47N207 selected for external LPC card
# not on board, should be made selectable.
	select SUPERIO_SMSC_LPC47N207
	select DRIVERS_GENERIC_IOAPIC
	select INTEL_INT15

config VBOOT
	select VBOOT_PHYSICAL_DEV_SWITCH
	select VBOOT_PHYSICAL_REC_SWITCH
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_INTEL_FSP_BAYTRAIL
	select BOARD_ROMSIZE_KB_16384
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select ENABLE_BUILTIN_COM1
	select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT
	select ENABLE_FSP_FAST_BOOT
	select TSC_MONOTONIC_TIMER
	select DRIVER_INTEL_I210
	select SOC_INTEL_FSP_BAYTRAIL_MD
	select USE_BLOBS
	select CBFS_AUTOGEN_ATTRIBUTES
	select USE_SIEMENS_HWILIB

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_INTEL_APOLLOLAKE
	select BOARD_ROMSIZE_KB_16384
	select HAVE_ACPI_TABLES
	select DRIVER_INTEL_I210
	select USE_SIEMENS_HWILIB
	select DRIVER_SIEMENS_NC_FPGA
	select DRIVERS_I2C_RX6110SA
	select DRIVERS_UART_8250IO
	select APL_SKIP_SET_POWER_LIMITS
	select NC_FPGA_NOTIFY_CB_READY

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_INTEL_FSP_BROADWELL_DE
	select BOARD_ROMSIZE_KB_16384
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select TSC_MONOTONIC_TIMER
	select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT
	select CBFS_AUTOGEN_ATTRIBUTES
	select USE_SIEMENS_HWILIB
	select DRIVER_INTEL_I210
	select DRIVER_SIEMENS_NC_FPGA
	select DRIVERS_I2C_RX6110SA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_S1G1
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_RS690
	select SOUTHBRIDGE_AMD_SB600
	select SUPERIO_ITE_IT8712F
	select HAVE_ACPI_TABLES
	select HAVE_MP_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select BOARD_ROMSIZE_KB_1024
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID
	select GFXUMA
	select EXT_CONF_SUPPORT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select CPU_INTEL_SOCKET_FCBGA1023
	select EC_ACPI
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_C216
	select SYSTEM_TYPE_LAPTOP
	select USE_NATIVE_RAMINIT
	select SUPERIO_SMSC_SIO1007

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_ITE_IT8712F
	select HAVE_DEBUG_SMBUS
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	# Board is equipped with a 1 MB SPI flash, however, due to limitations
	# of the IT8712F Super I/O, only the top 512 KB are directly mapped.
	select BOARD_ROMSIZE_KB_512
	select POWER_BUTTON_FORCE_ENABLE
	select PLL_MANUAL_CONFIG
	select CORE_GLIU_500_400

config MAINBOARD_DIR
	string

board serial ports to RS485"
	default n
	help
board serial ports will operate in RS485 mode
	  instead of RS232.

config ONBOARD_IDE_SLAVE
board SSD act as Slave"
	default n
	help
board SSD will act as IDE Slave instead of Master.

config PLLMSRlo
	hex


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select SUPERIO_SMSC_SMSCSUPERIO
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	# This erases 28 KB and writes 10 KB register dumps to SPI flash on every
	# boot, wasting 3 s and causing wear!  Therefore disable S3 for now.
	#select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
AF is meant to work on any COM Express Type 6 baseboard.

	select SUPERIO_WINBOND_W83627DHG
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	# This erases 28 KB and writes 10 KB register dumps to SPI flash on every
	# boot, wasting 3 s and causing wear!  Therefore disable S3 for now.
	#select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_ITE_IT8712F
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	# Board is equipped with a 1 MB SPI flash, however, due to limitations
	# of the IT8712F Super I/O, only the top 512 KB are directly mapped.
	select BOARD_ROMSIZE_KB_512
	select PLL_MANUAL_CONFIG
	select CORE_GLIU_500_333
	select POWER_BUTTON_FORCE_ENABLE if !BOARD_OLD_REVISION

config MAINBOARD_DIR
	string

config BOARD_OLD_REVISION
3.0 revision"
	default n
	select POWER_BUTTON_DEFAULT_DISABLE
	help
30.  The last 2
	  digits state the PCB revision (3.0 in this example).  For 2.0 or older

board serial ports to RS485"
	default n
	help
board serial ports will operate in RS485 mode
	  instead of RS232.

config PLLMSRlo


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_ITE_IT8712F
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	# Standard chip is a 512 KB FWH. Replacing it with a 1 MB
	# SST 49LF008A is possible.
	select BOARD_ROMSIZE_KB_512
	select POWER_BUTTON_FORCE_ENABLE
	select PLL_MANUAL_CONFIG
	select CORE_GLIU_500_333

config MAINBOARD_DIR
	string

board serial ports to RS485"
	default n
	help
board serial ports will operate in RS485 mode
	  instead of RS232.

config PLLMSRlo


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_ITE_IT8712F
	select HAVE_DEBUG_SMBUS
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	# Board is equipped with a 1 MB SPI flash, however, due to limitations
	# of the IT8712F Super I/O, only the top 512 KB are directly mapped.
	select BOARD_ROMSIZE_KB_512
	select POWER_BUTTON_FORCE_ENABLE
	select PLL_MANUAL_CONFIG
	select CORE_GLIU_500_400

config MAINBOARD_DIR
	string

board serial ports 1 & 2 to RS485"
	default n
	help
board serial ports will operate in RS485
	  mode instead of RS232.

config ONBOARD_IDE_SLAVE
board CF socket act as Slave"
	default n
	help
board Compact Flash card socket will act as IDE
	  Slave instead of Master.

config PLLMSRlo

	default COREBOOT_ROMSIZE_KB_32768 if BOARD_ROMSIZE_KB_32768
	default COREBOOT_ROMSIZE_KB_65536 if BOARD_ROMSIZE_KB_65536
	help
	  Select the size of the ROM chip you intend to flash coreboot on.

	  The build system will take care of creating a coreboot.rom file
	  of the matching size.

	default y if POWER_BUTTON_DEFAULT_ENABLE
	default n if POWER_BUTTON_DEFAULT_DISABLE
	help
	  The selected mainboard can optionally have the power button tied
	  to ground with a jumper so that the button appears to be
	  constantly depressed. If this option is enabled and the jumper is
	  installed then the board will turn on, but turn off again after a
	  short timeout, usually 4 seconds.

	  Select Y here if you have removed the jumper and want to use an
	  actual power button. Select N if you have the jumper installed.

config ENABLE_POWER_BUTTON
	def_bool y if !POWER_BUTTON_IS_OPTIONAL && POWER_BUTTON_FORCE_ENABLE


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string

config BOARD_PURISM_BASEBOARD_LIBREM_SKL
	def_bool n
	select SYSTEM_TYPE_LAPTOP
	select BOARD_ROMSIZE_KB_16384
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select SOC_INTEL_SKYLAKE
	# Workaround for EC/KBC IRQ1
	select SERIRQ_CONTINUOUS_MODE
	select MAINBOARD_USES_FSP2_0
	select SPD_READ_BY_WORD

if BOARD_PURISM_BASEBOARD_LIBREM_SKL



config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select BOARD_ROMSIZE_KB_8192
	select EC_PURISM_LIBREM
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select SOC_INTEL_BROADWELL

config DRIVERS_PS2_KEYBOARD
	def_bool y


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83627HF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_UCB_RISCV
	select BOARD_ROMSIZE_KB_4096
	select DRIVERS_UART_8250MEM
	select BOOT_DEVICE_NOT_SPI_FLASH

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_QEMU_X86
	select NO_MMCONF_SUPPORT
	select SOUTHBRIDGE_INTEL_I82371EB
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_256
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select MAINBOARD_FORCE_NATIVE_VGA_INIT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_UCB_RISCV
	select BOARD_ROMSIZE_KB_4096
	select HAVE_UART_SPECIAL
	select BOOT_DEVICE_NOT_SPI_FLASH

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_QEMU_X86
	select SOUTHBRIDGE_INTEL_I82801IX
	select IOAPIC_INTERRUPTS_ON_APIC_SERIAL_BUS
#	select HAVE_OPTION_TABLE
#	select HAVE_PIRQ_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select MAINBOARD_FORCE_NATIVE_VGA_INIT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_4096
	select ARCH_BOOTBLOCK_POWER8
	select HAVE_UART_SPECIAL
	select ARCH_POWER8
	select BOOT_DEVICE_NOT_SPI_FLASH

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_ARMLTD_CORTEX_A9
	select DRIVERS_UART_PL011
	select BOOTBLOCK_CONSOLE
	select CONSOLE_SERIAL
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select HAVE_LINEAR_FRAMEBUFFER
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select BOARD_ROMSIZE_KB_4096
	select BOOT_DEVICE_NOT_SPI_FLASH

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_FSP_RANGELEY
	select SOUTHBRIDGE_INTEL_FSP_RANGELEY
	select BOARD_ROMSIZE_KB_2048 #actual chip is 8MB
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_BGA956
	select NORTHBRIDGE_INTEL_GM45
	select SOUTHBRIDGE_INTEL_I82801IX
	select SUPERIO_SMSC_LPC47N227
	select BOARD_ROMSIZE_KB_4096
	select DRIVERS_GENERIC_IOAPIC
	select HAVE_MP_TABLE
	select CARDBUS_PLUGIN_SUPPORT
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select EC_ACPI
	select HAVE_OPTION_TABLE
	select INTEL_INT15

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_MFCPGA478
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GM
	select SOUTHBRIDGE_INTEL_I82801GX
	select SOUTHBRIDGE_TI_PCI7420
	select SUPERIO_SMSC_LPC47N227
	select SUPERIO_RENESAS_M3885X
	select EC_ACPI
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select BOARD_ROMSIZE_KB_1024
	select CHANNEL_XOR_RANDOMIZATION
	select INTEL_INT15

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SOUTHBRIDGE_INTEL_C216
	select BOARD_ROMSIZE_KB_16384
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select ENABLE_VMX
	select EC_RODA_IT8518
	select SERIRQ_CONTINUOUS_MODE
	select MAINBOARD_HAS_LIBGFXINIT
	select SUPERIO_ITE_IT8783EF if BOARD_RODA_RW11

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_QC_IPQ40XX
	select BOARD_ROMSIZE_KB_8192
	select COMMON_CBFS_SPI_WRAPPER
	select DRIVERS_I2C_WW_RING
	select HAVE_HARD_RESET
	select MAINBOARD_HAS_CHROMEOS
	select SPI_FLASH
	select SPI_FLASH_GIGADEVICE
	select SPI_FLASH_SPANSION
	select SPI_FLASH_STMICRO
	select SPI_FLASH_WINBOND
	select DRIVERS_UART

config VBOOT
	select VBOOT_DISABLE_DEV_ON_RECOVERY
	select VBOOT_WIPEOUT_SUPPORTED

config BOARD_VARIANT_DK01
	bool "Build an image for DK01"


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_NVIDIA_TEGRA124
	select MAINBOARD_HAS_CHROMEOS
	select COMMON_CBFS_SPI_WRAPPER
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_SPI
	select TEGRA124_MODEL_CD570M
	select BOARD_ROMSIZE_KB_4096
	select SPI_FLASH
	select SPI_FLASH_GIGADEVICE
	select SPI_FLASH_WINBOND
	select SPI_FLASH_FAST_READ_DUAL_OUTPUT_3B

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_VBNV_EC

config MAINBOARD_DIR
	string


config BOARD_GOOGLE_BASEBOARD_KAHLEE
	bool
	select SOC_AMD_STONEYRIDGE_FT4
	select BOARD_ROMSIZE_KB_16384 if BOARD_GOOGLE_GRUNT
	select BOARD_ROMSIZE_KB_8192 if BOARD_GOOGLE_KAHLEE
	select DRIVERS_PS2_KEYBOARD
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_LPC
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_TABLES
	select GENERIC_SPD_BIN
	select GFXUMA
	select GOOGLE_SMBIOS_MAINBOARD_VERSION
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SERIRQ_CONTINUOUS_MODE
	select STONEYRIDGE_UART
	select SOC_AMD_PSP_SELECTABLE_SMU_FW
	select SOC_AMD_SMU_FANLESS

if BOARD_GOOGLE_BASEBOARD_KAHLEE


	default y

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH
	select VBOOT_VBNV_CMOS

config VBOOT_VBNV_OFFSET
	hex
	default 0x2A

config CHROMEOS
	select LP_DEFCONFIG_OVERRIDE if PAYLOAD_DEPTHCHARGE

config GBB_HWID
	string

	bool
	default y if BOARD_GOOGLE_ROWAN
	default n
	select MAINBOARD_HAS_I2C_TPM_CR50

config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_MEDIATEK_MT8173
	select BOARD_ROMSIZE_KB_4096
	select COMMON_CBFS_SPI_WRAPPER
	select DRIVER_PARADE_PS8640
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_SPI
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select HAVE_LINEAR_FRAMEBUFFER
	select MAINBOARD_HAS_CHROMEOS
	select SPI_FLASH

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_EC_SLOW_UPDATE
	select VBOOT_VBNV_FLASH

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select ARCH_ARM
	select COMMON_CBFS_SPI_WRAPPER
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_SPI
	select SOC_NVIDIA_TEGRA124
	select TEGRA124_MODEL_CD570M
	select MAINBOARD_HAS_CHROMEOS
	select BOARD_ROMSIZE_KB_4096
	select SPI_FLASH
	select SPI_FLASH_GIGADEVICE
	select SPI_FLASH_WINBOND
	select SPI_FLASH_FAST_READ_DUAL_OUTPUT_3B

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_VBNV_EC

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SOUTHBRIDGE_INTEL_C216
	select EC_COMPAL_ENE932
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select INTEL_INT15
	# Workaround for EC/KBC IRQ1.
	select SERIRQ_CONTINUOUS_MODE

config VBOOT
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_SAMSUNG_EXYNOS5420
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_SPI
	select BOARD_ROMSIZE_KB_4096
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select HAVE_LINEAR_FRAMEBUFFER
	select DRIVER_PARADE_PS8625

config VBOOT
	select VBOOT_VBNV_EC

config MAINBOARD_DIR
	string


config BOARD_GOOGLE_BASEBOARD_RAMBI
	def_bool n
	select SOC_INTEL_BAYTRAIL
	select EC_GOOGLE_CHROMEEC
	select ENABLE_BUILTIN_COM1
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SYSTEM_TYPE_LAPTOP if !BOARD_GOOGLE_NINJA && !BOARD_GOOGLE_SUMO

if BOARD_GOOGLE_BASEBOARD_RAMBI

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_GOOGLE_BASEBOARD_REEF
	def_bool n
	select SOC_INTEL_APOLLOLAKE
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_GENERIC_MAX98357A
	select DRIVERS_I2C_DA7219
	select DRIVERS_I2C_GENERIC
	select DRIVERS_I2C_HID
	select DRIVERS_PS2_KEYBOARD
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_LPC
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select I2C_TPM
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_I2C_TPM_CR50
	select TPM2
	select GOOGLE_SMBIOS_MAINBOARD_VERSION
	select DRIVERS_INTEL_WIFI
	select USE_SAR
	select SAR_ENABLE
	select DSAR_ENABLE

if BOARD_GOOGLE_BASEBOARD_REEF

config BASEBOARD_REEF_LAPTOP
	def_bool n
	select SYSTEM_TYPE_LAPTOP

config DRIVER_TPM_I2C_BUS
	hex

	default 60 # GPE0_DW1_28

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select HAS_RECOVERY_MRC_CACHE
	select MRC_CLEAR_NORMAL_CACHE_ON_RECOVERY_RETRAIN
	select VBOOT_LID_SWITCH if BASEBOARD_REEF_LAPTOP

config MAINBOARD_DIR
	string


config INCLUDE_NHLT_BLOBS
	bool "Include blobs for audio."
	select NHLT_DMIC_4CH_16B
	select NHLT_DA7219
	select NHLT_MAX98357

config PRERAM_CBMEM_CONSOLE_SIZE
	hex


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_4096
	select COMMON_CBFS_SPI_WRAPPER
	select HAVE_HARD_RESET
	select MAINBOARD_HAS_CHROMEOS
	select SOC_ROCKCHIP_RK3288
	select SPI_FLASH
	select SPI_FLASH_GIGADEVICE
	select SPI_FLASH_WINBOND

config VBOOT
	select VBOOT_PHYSICAL_REC_SWITCH
	select VBOOT_VBNV_FLASH

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_I2C_GENERIC
	select DRIVERS_I2C_NAU8825
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
	select EC_GOOGLE_CHROMEEC_LPC
	select EC_GOOGLE_CHROMEEC_MEC
	select EC_GOOGLE_CHROMEEC_PD
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SOC_INTEL_SKYLAKE
	select SYSTEM_TYPE_LAPTOP

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH

config IRQ_SLOT_COUNT
	int


config INCLUDE_NHLT_BLOBS
	bool "Include blobs for audio."
	select NHLT_DMIC_2CH
	select NHLT_DMIC_4CH
	select NHLT_NAU88L25
	select NHLT_SSM4567

config EC_GOOGLE_CHROMEEC_BOARDNAME
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SOUTHBRIDGE_INTEL_C216
	select EC_QUANTA_IT8518
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS

config VBOOT
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_QC_IPQ806X
	select BOARD_ROMSIZE_KB_8192
	select COMMON_CBFS_SPI_WRAPPER
	select DRIVERS_I2C_WW_RING
	select HAVE_HARD_RESET
	select MAINBOARD_HAS_CHROMEOS
	select SPI_FLASH
	select SPI_FLASH_SPANSION
	select SPI_FLASH_STMICRO
	select DRIVERS_UART

config VBOOT
	select VBOOT_DISABLE_DEV_ON_RECOVERY
	select VBOOT_WIPEOUT_SUPPORTED

config BOARD_VARIANT_AP148
	bool "pick this to build an image for ap148"


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_4096
	select COMMON_CBFS_SPI_WRAPPER
	select HAVE_HARD_RESET
	select MAINBOARD_HAS_CHROMEOS
	select SOC_ROCKCHIP_RK3288
	select SPI_FLASH
	select SPI_FLASH_GIGADEVICE
	select SPI_FLASH_WINBOND

config VBOOT
	select VBOOT_PHYSICAL_REC_SWITCH
	select VBOOT_VBNV_FLASH

config MAINBOARD_DIR
	string


config BOARD_GOOGLE_BASEBOARD_ZOOMBINI
	def_bool n
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_I2C_GENERIC
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_LPC
	select HAVE_ACPI_TABLES
	select MAINBOARD_HAS_CHROMEOS
	select SOC_INTEL_CANNONLAKE
	select SOC_INTEL_CANNONLAKE_LPDDR4_INIT

if BOARD_GOOGLE_BASEBOARD_ZOOMBINI

config BASEBOARD_ZOOMBINI_LAPTOP
	def_bool n
	select SYSTEM_TYPE_LAPTOP

config DEVICETREE
	string

	default "zoombini" if BOARD_GOOGLE_ZOOMBINI

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC
	select VBOOT_LID_SWITCH if BASEBOARD_ZOOMBINI_LAPTOP

# Select this option to enable use of cr50 I2C TPM on zoombini.
config ZOOMBINI_USE_I2C_TPM
	bool
	default n
	select I2C_TPM
	select MAINBOARD_HAS_I2C_TPM_CR50
	select TPM2

# Select this option to enable use of cr50 SPI TPM on zoombini.
config ZOOMBINI_USE_SPI_TPM
	bool
	default y
	select MAINBOARD_HAS_SPI_TPM_CR50
	select SPI_TPM
	select TPM2

config TPM_TIS_ACPI_INTERRUPT
	int

config BOARD_GOOGLE_BASEBOARD_BELTINO
	def_bool n
	select CPU_INTEL_HASWELL
	select NORTHBRIDGE_INTEL_HASWELL
	select SOUTHBRIDGE_INTEL_LYNXPOINT
	select INTEL_LYNXPOINT_LP
	select BOARD_ROMSIZE_KB_8192
	select SUPERIO_ITE_IT8772F
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM

if BOARD_GOOGLE_BASEBOARD_BELTINO

config VBOOT
	select VBOOT_PHYSICAL_REC_SWITCH
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string

config BOARD_GOOGLE_BASEBOARD_CYAN
	def_bool n
	select BOARD_ROMSIZE_KB_8192
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_MEC
	select EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
	select ENABLE_BUILTIN_COM1
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SOC_INTEL_BRASWELL
	select HAVE_ACPI_RESUME
	select PCIEXP_L1_SUB_STATE if !BOARD_GOOGLE_CYAN
	select SYSTEM_TYPE_LAPTOP

if BOARD_GOOGLE_BASEBOARD_CYAN

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH
	select VBOOT_VBNV_CMOS

config DISPLAY_SPD_DATA
	bool "Display Memory Serial Presence Detect Data"


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_I2C_GENERIC
	select DRIVERS_I2C_NAU8825
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_LPC
	select EC_GOOGLE_CHROMEEC_MEC
	select EC_GOOGLE_CHROMEEC_PD
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SOC_INTEL_SKYLAKE
	select SYSTEM_TYPE_LAPTOP

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH

config IRQ_SLOT_COUNT
	int


config INCLUDE_NHLT_BLOBS
	bool "Include blobs for audio."
	select NHLT_DMIC_2CH
	select NHLT_NAU88L25
	select NHLT_SSM4567

config EC_GOOGLE_CHROMEEC_BOARDNAME
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_NVIDIA_TEGRA124
	select MAINBOARD_HAS_CHROMEOS
	select COMMON_CBFS_SPI_WRAPPER
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_SPI
	select TEGRA124_MODEL_CD570M
	select BOARD_ROMSIZE_KB_4096
	select SPI_FLASH
	select SPI_FLASH_GIGADEVICE
	select SPI_FLASH_WINBOND
	select SPI_FLASH_FAST_READ_DUAL_OUTPUT_3B

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_VBNV_EC

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_I2C_GENERIC
	select DRIVERS_SPI_ACPI
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_LPC
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_USES_FSP2_0
	select NO_FADT_8042
	select SOC_INTEL_KABYLAKE
	select MAINBOARD_HAS_SPI_TPM_CR50
	select SPI_TPM
	select TPM2
	select GENERIC_SPD_BIN
	select RT8168_GET_MAC_FROM_VPD
	select RT8168_SET_LED_MODE
	select SPD_READ_BY_WORD

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_EC_EFS
	select VBOOT_PHYSICAL_REC_SWITCH
	select HAS_RECOVERY_MRC_CACHE
	select MRC_CLEAR_NORMAL_CACHE_ON_RECOVERY_RETRAIN

config DRIVER_TPM_SPI_BUS
	default 0x1


config INCLUDE_NHLT_BLOBS
	bool "Include blobs for audio."
	select NHLT_RT5663

endif


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SOUTHBRIDGE_INTEL_C216
	select BOARD_ROMSIZE_KB_8192
	select EC_GOOGLE_CHROMEEC
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SERIRQ_CONTINUOUS_MODE
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select HAVE_LINEAR_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
	select MAINBOARD_HAS_LIBGFXINIT

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SOUTHBRIDGE_INTEL_C216
	select EC_QUANTA_ENE_KB3940Q
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select INTEL_INT15
	select SERIRQ_CONTINUOUS_MODE 	# Workaround for EC/KBC IRQ1.

config VBOOT
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_4096
	select SPI_FLASH
	select SOC_NVIDIA_TEGRA210
	select MAINBOARD_HAS_CHROMEOS
	select BOOTROM_SDRAM_INIT # use BootRom to config sdram
	select COMMON_CBFS_SPI_WRAPPER
	select SPI_FLASH_WINBOND

config VBOOT
	select VBOOT_VBNV_FLASH

config MAINBOARD_DIR
	string

## GNU General Public License for more details.
##

config BOARD_GOOGLE_VEYRON # dummy option to be selected by variant boards
	def_bool n

if BOARD_GOOGLE_VEYRON


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select COMMON_CBFS_SPI_WRAPPER
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_SPI
	select SOC_ROCKCHIP_RK3288
	select MAINBOARD_HAS_CHROMEOS
	select BOARD_ROMSIZE_KB_4096
	select HAVE_HARD_RESET
	select SPI_FLASH
	select SPI_FLASH_GIGADEVICE
	select SPI_FLASH_WINBOND

config VBOOT
	select VBOOT_VBNV_EC

config MAINBOARD_DIR
	string


config BOARD_GOOGLE_BASEBOARD_AURON
	def_bool n
	select SOC_INTEL_BROADWELL
	select BOARD_ROMSIZE_KB_8192
	select EC_GOOGLE_CHROMEEC
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select INTEL_INT15
	select SYSTEM_TYPE_LAPTOP

if BOARD_GOOGLE_BASEBOARD_AURON

config CHROMEOS
	select CHROMEOS_RAMOOPS_DYNAMIC

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select COMMON_CBFS_SPI_WRAPPER
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_I2C
	select EC_GOOGLE_CHROMEEC_I2C_PROTO3
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select SPI_FLASH
	select SPI_FLASH_WINBOND
	select SOC_NVIDIA_TEGRA210
	select MAINBOARD_DO_DSI_INIT
	select MAINBOARD_HAS_CHROMEOS

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_VBNV_FLASH

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_GENERIC_MAX98357A
	select DRIVERS_I2C_GENERIC
	select DRIVERS_I2C_NAU8825
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_LPC
	select EC_GOOGLE_CHROMEEC_MEC
	select EC_GOOGLE_CHROMEEC_PD
	select EXCLUDE_NATIVE_SD_INTERFACE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SOC_INTEL_SKYLAKE
	select SYSTEM_TYPE_LAPTOP

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH

config IRQ_SLOT_COUNT
	int


config INCLUDE_NHLT_BLOBS
	bool "Include blobs for audio."
	select NHLT_DMIC_2CH
	select NHLT_MAX98357
	select NHLT_NAU88L25

config GBB_HWID
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_2048
	select COMMON_CBFS_SPI_WRAPPER
	select HAVE_HARD_RESET
	select MAINBOARD_HAS_CHROMEOS
	select SOC_BROADCOM_CYGNUS
	select SPI_FLASH
	select SPI_FLASH_SPANSION
	select SPI_FLASH_STMICRO # required for the reference board BCM958305K

config VBOOT
	select VBOOT_VBNV_FLASH

config MAINBOARD_DIR
	string


config BOARD_GOOGLE_BASEBOARD_POPPY
	def_bool n
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_I2C_GENERIC
	select DRIVERS_I2C_HID
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_LPC
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_USES_FSP2_0
	select SOC_INTEL_KABYLAKE

if BOARD_GOOGLE_BASEBOARD_POPPY



config INCLUDE_NHLT_BLOBS
	bool "Include blobs for audio."
	select NHLT_DMIC_2CH
	select NHLT_DMIC_4CH
	select NHLT_MAX98927
	select NHLT_RT5663

config INCLUDE_NHLT_BLOBS_NAUTILUS
	bool "Include blobs for nautilus audio."
	select NHLT_DA7219
	select NHLT_DMIC_4CH
	select NHLT_MAX98357

config INCLUDE_NHLT_BLOBS_NAMI
	bool "Include blobs for nami audio."
	select NHLT_DA7219
	select NHLT_DMIC_4CH
	select NHLT_MAX98357

config MAINBOARD_DIR
	string

	default "nautilus" if BOARD_GOOGLE_NAUTILUS
	default "soraka" if BOARD_GOOGLE_SORAKA

# Select this option to enable use of cr50 I2C TPM on the variant.
config VARIANT_HAS_I2C_TPM
	bool
	default n
	select I2C_TPM
	select MAINBOARD_HAS_I2C_TPM_CR50
	select TPM2

# Select this option to enable camera ACPI support on the variant.
config VARIANT_HAS_CAMERA_ACPI
	bool
	default n

# Select this option to enable use of cr50 SPI TPM on the variant.
config VARIANT_HAS_SPI_TPM
	bool
	default n
	select MAINBOARD_HAS_SPI_TPM_CR50
	select SPI_TPM
	select TPM2

config VARIANT_SPECIFIC_OPTIONS_POPPY
	def_bool n
	select DRIVERS_I2C_MAX98927
	select NO_FADT_8042
	select VARIANT_HAS_CAMERA_ACPI
	select VARIANT_HAS_I2C_TPM if !VBOOT_MOCK_SECDATA

config VARIANT_SPECIFIC_OPTIONS_NAMI
	def_bool n
	select DRIVERS_GENERIC_MAX98357A
	select DRIVERS_I2C_DA7219
	select DRIVERS_PS2_KEYBOARD
	select DRIVERS_SPI_ACPI
	select EXCLUDE_NATIVE_SD_INTERFACE
	select VARIANT_HAS_SPI_TPM if !VBOOT_MOCK_SECDATA

config VARIANT_SPECIFIC_OPTIONS_NAUTILUS
	def_bool n
	select DRIVERS_GENERIC_MAX98357A
	select DRIVERS_I2C_DA7219
	select DRIVERS_PS2_KEYBOARD
	select VARIANT_HAS_I2C_TPM if !VBOOT_MOCK_SECDATA

config VARIANT_SPECIFIC_OPTIONS_SORAKA
	def_bool n
	select DRIVERS_I2C_MAX98927
	select NO_FADT_8042
	select VARIANT_HAS_CAMERA_ACPI
	select VARIANT_HAS_I2C_TPM if !VBOOT_MOCK_SECDATA

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select HAS_RECOVERY_MRC_CACHE
	select MRC_CLEAR_NORMAL_CACHE_ON_RECOVERY_RETRAIN
	select VBOOT_LID_SWITCH

endif # BOARD_GOOGLE_BASEBOARD_POPPY

## GNU General Public License for more details.
##

config BOARD_GOOGLE_GRU_COMMON  # Umbrella option to be selected by variant boards.
	def_bool n

if BOARD_GOOGLE_GRU_COMMON


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_8192
	select COMMON_CBFS_SPI_WRAPPER
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_RTC
	select EC_GOOGLE_CHROMEEC_SPI
	select HAVE_HARD_RESET
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select RK3399_SPREAD_SPECTRUM_DDR if BOARD_GOOGLE_BOB
	select RTC
	select SOC_ROCKCHIP_RK3399
	select SPI_FLASH
	select SPI_FLASH_GIGADEVICE
	select SPI_FLASH_WINBOND

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select MAINBOARD_HAS_SPI_TPM_CR50 if GRU_HAS_TPM2
	select SPI_TPM if GRU_HAS_TPM2
	select VBOOT_VBNV_FLASH

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOOT_DEVICE_NOT_SPI_FLASH
	select CPU_SAMSUNG_EXYNOS5250
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_I2C
	select BOARD_ROMSIZE_KB_4096
	select DRIVER_MAXIM_MAX77686
	select MAINBOARD_HAS_CHROMEOS
	select DRIVER_TI_TPS65090
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select HAVE_LINEAR_FRAMEBUFFER

config VBOOT
	select VBOOT_VBNV_EC

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_MARVELL_MVMAP2315
	select MAINBOARD_HAS_CHROMEOS
	select BOARD_ROMSIZE_KB_4096

config VBOOT
	select VBOOT_MOCK_SECDATA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_I2C_GENERIC
	select DRIVERS_I2C_HID
	select DRIVERS_PS2_KEYBOARD
	select DRIVERS_I2C_MAX98927
	select DRIVERS_I2C_RT5663
	select DRIVERS_SPI_ACPI
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_LPC
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select I2C_TPM
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_I2C_TPM_CR50
	select MAINBOARD_USES_FSP2_0
	select SOC_INTEL_KABYLAKE
	select TPM2

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select HAS_RECOVERY_MRC_CACHE
	select VBOOT_LID_SWITCH
	select MRC_CLEAR_NORMAL_CACHE_ON_RECOVERY_RETRAIN

config CHROMEOS
	select DSAR_ENABLE
	select SAR_ENABLE
	select USE_SAR

config DRIVER_TPM_I2C_BUS
	hex


config INCLUDE_NHLT_BLOBS
	bool "Include blobs for audio."
	select NHLT_RT5514
	select NHLT_RT5663
	select NHLT_MAX98927

endif

config BOARD_GOOGLE_BASEBOARD_SLIPPY
	def_bool n
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_HASWELL
	select NORTHBRIDGE_INTEL_HASWELL
	select SOUTHBRIDGE_INTEL_LYNXPOINT
	select INTEL_LYNXPOINT_LP
	select BOARD_ROMSIZE_KB_8192
	select EC_GOOGLE_CHROMEEC
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select INTEL_INT15
	select MAINBOARD_HAS_LIBGFXINIT

if BOARD_GOOGLE_BASEBOARD_SLIPPY

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string

config BOARD_GOOGLE_BASEBOARD_JECHT
	def_bool n
	select SOC_INTEL_BROADWELL
	select BOARD_ROMSIZE_KB_8192
	select SUPERIO_ITE_IT8772F
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM

if BOARD_GOOGLE_BASEBOARD_JECHT

config CHROMEOS
	select CHROMEOS_RAMOOPS_DYNAMIC

config VBOOT
	select VBOOT_PHYSICAL_REC_SWITCH
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_512
	select BOOTBLOCK_CONSOLE
	select SPI_FLASH_WINBOND
	select CPU_IMGTEC_PISTACHIO
	select COMMON_CBFS_SPI_WRAPPER
	select SPI_FLASH

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SOUTHBRIDGE_INTEL_C216
	select SUPERIO_WINBOND_W83627DHG
	select EC_KONTRON_IT8516E
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select ENABLE_VMX
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_ANALOG_I2C_HDMI_B
	select GFX_GMA_INTERNAL_IS_LVDS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_MFCPGA478
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GM
	select CHECK_SLFRCS_ON_RESUME
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_WINBOND_W83627THG
	select HAVE_ACPI_TABLES
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select BOARD_ROMSIZE_KB_1024
	select CHANNEL_XOR_RANDOMIZATION
	select INTEL_INT15
	select OVERRIDE_CLOCK_DISABLE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_S1G1
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_RS690
	select SOUTHBRIDGE_AMD_SB600
	select SUPERIO_WINBOND_W83627DHG
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select GFXUMA
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select SUPERIO_WINBOND_W83627HF
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select AGESA_LEGACY
	select CPU_AMD_AGESA_FAMILY15
	select CPU_AMD_SOCKET_C32
	select NORTHBRIDGE_AMD_AGESA_FAMILY15
	select NORTHBRIDGE_AMD_CIMX_RD890
	select SOUTHBRIDGE_AMD_CIMX_SB700
	select SUPERIO_WINBOND_W83627DHG
	select SUPERIO_NUVOTON_WPCM450
	select DRIVERS_I2C_W83795
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_NSC_PC87309
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F_1207
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select SUPERIO_WINBOND_W83627HF
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select SUPERIO_NUVOTON_NCT5572D
	select SB_SUPERIO_HWM
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_8192
	select CPU_INTEL_SOCKET_RPGA989
	select SUPERIO_NUVOTON_NCT6776
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_C216
	select USE_NATIVE_RAMINIT
	select MAINBOARD_HAS_LIBGFXINIT

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY16_KB
	select NORTHBRIDGE_AMD_AGESA_FAMILY16_KB
	select SOUTHBRIDGE_AMD_AGESA_YANGTZE
	select SUPERIO_WINBOND_W83627UHG
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_X86
	select CPU_INTEL_SOCKET_LGA775
	select NORTHBRIDGE_INTEL_X4X
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_NUVOTON_NCT6776
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select INTEL_EDID
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select PCIEXP_ASPM
	select PCIEXP_CLK_PM
	select PCIEXP_L1_SUB_STATE
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select DRIVERS_I2C_CK505

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_939
	select K8_HT_FREQ_1G_SUPPORT
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_WINBOND_W83627DHG
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select HAVE_MP_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_OPTION_TABLE
	select LIFT_BSP_APIC_ID
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select BOARD_ROMSIZE_KB_1024
	select GFXUMA
	select RAMINIT_SYSINFO
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_ASB2
	select DIMM_DDR3
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB800
	select SUPERIO_WINBOND_W83627HF #COM1, COM2
	#select SUPERIO_FINTEK_F81216AD #COM3, COM4
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA
	select HAVE_DEBUG_CAR
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2R2
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_FINTEK_F71863FG
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_VIA_C7
	select NORTHBRIDGE_VIA_CN700
	select SOUTHBRIDGE_VIA_VT8237R
	select SUPERIO_FINTEK_F71805F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select SUPERIO_FINTEK_F71869AD
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_940
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_AMD8111
	select SOUTHBRIDGE_AMD_AMD8131
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_WINBOND_W83627HF
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512
	select RAMINIT_SYSINFO
	select QRANK_DIMM_SUPPORT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_X86
	select CPU_INTEL_SOCKET_LGA775
	select NORTHBRIDGE_INTEL_X4X
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_ITE_IT8720F
	select BOARD_ROMSIZE_KB_1024
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_CMOS_DEFAULT
	select HAVE_OPTION_TABLE
	select INTEL_EDID
	select MAINBOARD_HAS_LPC_TPM
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select PCIEXP_ASPM
	select PCIEXP_CLK_PM
	select PCIEXP_L1_SUB_STATE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select SOC_INTEL_CANNONLAKE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select MAINBOARD_HAS_CHROMEOS
	select GENERIC_SPD_BIN
	select DRIVERS_I2C_HID
	select DRIVERS_I2C_GENERIC

config MAINBOARD_DIR
	string

	default 512

config VBOOT
	select VBOOT_LID_SWITCH
	select VBOOT_MOCK_SECDATA
endif


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_HASWELL
	select NORTHBRIDGE_INTEL_HASWELL
	select SOUTHBRIDGE_INTEL_LYNXPOINT
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select INTEL_INT15

config VBOOT
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_INTEL_FSP_BAYTRAIL
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select TSC_MONOTONIC_TIMER

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_INTEL_APOLLOLAKE
	select BOARD_ROMSIZE_KB_16384
	select HAVE_ACPI_TABLES

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_FSP_IVYBRIDGE
	select SOUTHBRIDGE_INTEL_FSP_BD82X6X
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select SUPERIO_SMSC_SIO1007
	select ENABLE_VMX
	select INTEL_INT15
	select VGA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select EC_ACPI
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_SMI_HANDLER
	select SOC_INTEL_COMMON_BLOCK_HDA
	select SOC_INTEL_SKYLAKE
	select MAINBOARD_USES_FSP2_0
	select MAINBOARD_HAS_CHROMEOS
	select GENERIC_SPD_BIN

config VBOOT
	select VBOOT_LID_SWITCH

choice
	prompt "TPM to USE"
	default KBLRVP_TPM1_2
	help
	  This option allows you to select the TPM to use.
	  Select whether the board does not have TPM, TPM 1.1 or TPM 2.0

config KBLRVP_NO_TPM
	bool "No TPM"
	select VBOOT_MOCK_SECDATA if VBOOT

config KBLRVP_TPM1_2
	bool "TPM 1.1"
	select MAINBOARD_HAS_LPC_TPM

config KBLRVP_TPM2_0
	bool "TPM 2.0"
	select TPM2
	select MAINBOARD_HAS_TPM2
	select MAINBOARD_HAS_LPC_TPM

endchoice



config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_441
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GC
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_SMSC_LPC47M15X
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select BOARD_ROMSIZE_KB_512
	select CHANNEL_XOR_RANDOMIZATION
	select MAINBOARD_HAS_NATIVE_VGA_INIT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_8192
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_MEC
	select EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
	select ENABLE_BUILTIN_COM1
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SOC_INTEL_BRASWELL
	select PCIEXP_L1_SUB_STATE

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH
	select VBOOT_VBNV_CMOS

config DYNAMIC_VNN_SUPPORT
	bool "Enables support for Dynamic VNN"


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_INTEL_BROADWELL
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select INTEL_INT15

config CHROMEOS
	select CHROMEOS_RAMOOPS_DYNAMIC

config VBOOT
	select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_X86
	select CPU_INTEL_SOCKET_LGA775
	select NORTHBRIDGE_INTEL_X4X
	select SOUTHBRIDGE_INTEL_I82801JX
	select SUPERIO_WINBOND_W83627DHG
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select PCIEXP_ASPM
	select PCIEXP_CLK_PM
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_EDID
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select GFX_GMA_ANALOG_I2C_HDMI_C
	select DRIVERS_I2C_CK505

config VGA_BIOS_ID
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_INTEL_FSP_BROADWELL_DE
	select BOARD_ROMSIZE_KB_2048
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select TSC_MONOTONIC_TIMER
	select INTEGRATED_UART if FSP_PACKAGE_DEFAULT
	select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT
	select SERIRQ_CONTINUOUS_MODE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_INTEL_APOLLOLAKE
	select BOARD_ROMSIZE_KB_16384
	select HAVE_ACPI_TABLES

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_8192
#	select CREATE_BOARD_CHECKLIST
	select ENABLE_BUILTIN_HSUART1
	select HAVE_ACPI_TABLES
	select SOC_INTEL_QUARK

config MAINBOARD_DIR
	string

	help
	  The coreboot binary will configure only one generation of the Galileo
	  board since coreboot can not determine the board generation at
	  runtime.  Select which generation of the Galileo that coreboot
	  should initialize.

choice


config FSP_VERSION_1_1
	bool "FSP 1.1"
	select CREATE_BOARD_CHECKLIST
	select PLATFORM_USES_FSP1_1
#	select ADD_FSP_RAW_BIN
	help
	  Use FSP 1_1 binary
config FSP_VERSION_2_0
	bool "FSP 2.0"
	select PLATFORM_USES_FSP2_0
	select POSTCAR_STAGE
	help
	  Use FSP 2.0 binary


	depends on FSP_VERSION_2_0 || FSP_VERSION_1_1
	default y
# Enable display and verification for coreboot build tests
	select BOOTBLOCK_CONSOLE
	select DISPLAY_HOBS
	select DISPLAY_MTRRS
	select DISPLAY_SMM_MEMORY_MAP
	select DISPLAY_UPD_DATA
	select DISPLAY_ESRAM_LAYOUT if FSP_VERSION_2_0
	select DISPLAY_FSP_CALLS_AND_STATUS if FSP_VERSION_2_0
	select DISPLAY_FSP_HEADER if FSP_VERSION_2_0
	select POSTCAR_CONSOLE if FSP_VERSION_2_0
	select VERIFY_HOBS if FSP_VERSION_2_0
	select DISPLAY_FSP_ENTRY_POINTS if FSP_VERSION_1_1
	help
	  Turn on debug support to display HOBS, MTRRS, SMM_MEMORY_MAP, UPD_DATA
	  also turn on FSP 2.0 debug support for ESRAM_LAYOUT,

config VBOOT_WITH_CRYPTO_SHIELD
	bool "Verified boot using the Crypto Shield board"
	default n
	select COLLECT_TIMESTAMPS
	select I2C_TPM
	select MAINBOARD_HAS_I2C_TPM_ATMEL
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_SOFT_REBOOT_WORKAROUND
	select VBOOT_VBNV_CMOS
	help
	  Perform a verified boot using the TPM on the Crypto Shield board.


config ENABLE_SD_TESTING
	bool "Enable SD card testing"
	default y
	select COMMONLIB_STORAGE_SD
	select SDHC_DEBUG
	select STORAGE_LOG
	select STORAGE_TEST

endif # BOARD_INTEL_QUARK


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_FC_PGA370
	select NORTHBRIDGE_INTEL_I82810
	select SOUTHBRIDGE_INTEL_I82801BX
	select SUPERIO_SMSC_SMSCSUPERIO
	select HAVE_PIRQ_TABLE
	select USE_WATCHDOG_ON_BOOT
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_INTEL_APOLLOLAKE
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES

config MAINBOARD_DIR
	string


config BOARD_INTEL_BASEBOARD_GLKRVP
	def_bool n
	select SOC_INTEL_GLK
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_I2C_GENERIC
	select DRIVERS_I2C_HID
	select DRIVERS_PS2_KEYBOARD
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select MAINBOARD_HAS_TPM2
	select DRIVERS_GENERIC_MAX98357A
	select DRIVERS_I2C_DA7219

if BOARD_INTEL_BASEBOARD_GLKRVP

config BASEBOARD_GLKRVP_LAPTOP
	def_bool n
	select SYSTEM_TYPE_LAPTOP

choice GLK_EC
	prompt "ON BOARD EC"
	default GLK_CHROME_EC
	help
	  This option allows you to select the on board EC to use.
	  Select whether the board  has Intel EC or Chrome EC

config GLK_CHROME_EC
	bool "Chrome EC"
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_LPC

config GLK_INTEL_EC
	bool "Intel EC"
	select EC_ACPI
endchoice

config CHROMEOS
	bool
	default y
	select GBB_FLAG_DISABLE_EC_SOFTWARE_SYNC
	select VBOOT_LID_SWITCH

config VBOOT
	select HAS_RECOVERY_MRC_CACHE
	select MRC_CLEAR_NORMAL_CACHE_ON_RECOVERY_RETRAIN
	select EC_GOOGLE_CHROMEEC_SWITCHES

config MAINBOARD_DIR
	string


config INCLUDE_NHLT_BLOBS
	bool "Include blobs for audio."
	select NHLT_DMIC_4CH_16B
	select NHLT_DA7219
	select NHLT_MAX98357

config IS_GLK_RVP_1
	bool "Is this RVP1?"


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_BGA1284
	select NORTHBRIDGE_INTEL_FSP_IVYBRIDGE
	select SOUTHBRIDGE_INTEL_FSP_I89XX
	select BOARD_ROMSIZE_KB_4096
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select SUPERIO_WINBOND_WPCD376I
	select SUPERIO_INTEL_I8900
	select SERIRQ_CONTINUOUS_MODE
	select ENABLE_VMX

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select DRIVERS_GENERIC_MAX98357A
	select DRIVERS_I2C_GENERIC
	select DRIVERS_I2C_NAU8825
	select EC_GOOGLE_CHROMEEC
	select EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
	select EC_GOOGLE_CHROMEEC_BOARDID
	select EC_GOOGLE_CHROMEEC_LPC
	select EC_GOOGLE_CHROMEEC_MEC
	select EC_GOOGLE_CHROMEEC_PD
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_SMI_HANDLER
	select MAINBOARD_HAS_CHROMEOS
	select MAINBOARD_HAS_LPC_TPM
	select SOC_INTEL_SKYLAKE

choice
	prompt "FSP driver"


config KUNIMITSU_USES_FSP2_0
	bool "FSP driver 2.0"
	select MAINBOARD_USES_FSP2_0

endchoice

config VBOOT
	select EC_GOOGLE_CHROMEEC_SWITCHES
	select VBOOT_LID_SWITCH

config IRQ_SLOT_COUNT
	int


config INCLUDE_NHLT_BLOBS
	bool "Include blobs for audio."
	select NHLT_DMIC_2CH
	select NHLT_DMIC_4CH
	select NHLT_MAX98357
	select NHLT_NAU88L25
	select NHLT_SSM4567

config GBB_HWID
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_INTEL_FSP_BAYTRAIL
	select BOARD_ROMSIZE_KB_2048
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select ENABLE_BUILTIN_COM1 if FSP_PACKAGE_DEFAULT
	select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT
	select TSC_MONOTONIC_TIMER

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select CPU_INTEL_SOCKET_FCBGA559
	select NORTHBRIDGE_INTEL_PINEVIEW
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_WINBOND_W83627THG
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select BOARD_ROMSIZE_KB_1024
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select INTEL_INT15
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select DRIVERS_I2C_CK505

config MAX_CPUS
	int


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_4096
	select CONSOLE_SERIAL
	select DRIVERS_UART
	select GENERIC_SPD_BIN
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_SMI_HANDLER
	select SERIRQ_CONTINUOUS_MODE
	select SKYLAKE_SOC_PCH_H
	select SOC_INTEL_SKYLAKE
	select SUPERIO_NUVOTON_NCT6776
	select SUPERIO_NUVOTON_NCT6776_COM_A
	select SADDLEBROOK_USES_FSP1_1
	select HAVE_CMOS_DEFAULT


config SADDLEBROOK_USES_FSP1_1


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SOUTHBRIDGE_INTEL_C216
	select SUPERIO_SMSC_SIO1007
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	#select MAINBOARD_HAS_CHROMEOS

config VBOOT
	#select VBOOT_VBNV_CMOS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_FSP_RANGELEY
	select SOUTHBRIDGE_INTEL_FSP_RANGELEY
	select BOARD_ROMSIZE_KB_2048 #actual chip is 8MB
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select SOC_INTEL_DENVERTON_NS
	select BOARD_ROMSIZE_KB_16384
	select HAVE_ACPI_TABLES

config MAINBOARD_DIR
	string

	bool "Enable Memory Down"
	default n
	help
	  Select this option to enable Memory Down function.

config SPD_LOC
	depends on ENABLE_FSP_MEMORY_DOWN


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_FSP_RANGELEY
	select SOUTHBRIDGE_INTEL_FSP_RANGELEY
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_FSP_BIN if FSP_PACKAGE_DEFAULT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_8192
	select CPU_INTEL_SOCKET_RPGA989
	select SUPERIO_NUVOTON_NCT6776
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select SOUTHBRIDGE_INTEL_C216
	select SERIRQ_CONTINUOUS_MODE
	select INTEL_INT15
	select MAINBOARD_HAS_LIBGFXINIT

menu "Debugging"

config DISABLE_UART_ON_TESTPADS
	bool "Disable UART on testpads"
	default y
	select NO_UART_ON_SUPERIO
	help
	  Serial output requires soldering to the testpad next to
	  NCT5577D pin 18 (txd) and gnd.


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_INTEL_FSP_BAYTRAIL
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select TSC_MONOTONIC_TIMER

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	# should be SUPERIO_NSC_PC97307!
	select SUPERIO_NSC_PC97317
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_SMSC_SMSCSUPERIO
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_1024
	select POWER_BUTTON_FORCE_ENABLE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_X86
	select CPU_INTEL_SOCKET_LGA775
	select NORTHBRIDGE_INTEL_X4X
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_ITE_IT8718F
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select INTEL_EDID
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select PCIEXP_ASPM
	select PCIEXP_CLK_PM
	select PCIEXP_L1_SUB_STATE
	select REALTEK_8168_RESET
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2
	select DIMM_DDR2
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_SIS_SIS966
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_ITE_IT8716F
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_ITE_IT8671F
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select ARCH_X86
	select CPU_INTEL_SOCKET_LGA775
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GC
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_ITE_IT8718F
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select BOARD_ROMSIZE_KB_512
	select CHANNEL_XOR_RANDOMIZATION
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select REALTEK_8168_RESET if BOARD_GIGABYTE_GA_945GCM_S2L

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2
	select DIMM_DDR2
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select MCP55_USE_AZA
	select SUPERIO_ITE_IT8716F
	select SUPERIO_ITE_IT8716F_OVERRIDE_FANCTL
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM3
	select DIMM_DDR3
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_ITE_IT8718F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_X86
	select CPU_INTEL_SOCKET_LGA1155
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_C216
	select SUPERIO_ITE_IT8728F
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select INTEL_INT15
	select SERIRQ_CONTINUOUS_MODE
	select MAINBOARD_HAS_LIBGFXINIT

config DRAM_RESET_GATE_GPIO
	int


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_X86
	select CPU_INTEL_SOCKET_LGA1155
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_C216
	select SUPERIO_ITE_IT8728F
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select INTEL_INT15
	select SERIRQ_CONTINUOUS_MODE
	select MAINBOARD_HAS_LIBGFXINIT
	select MAINBOARD_HAS_LPC_TPM
	select TPM

config DRAM_RESET_GATE_GPIO
	int


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2R2
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_ITE_IT8718F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM3
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_ITE_IT8718F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_ITE_IT8671F
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256
	select SDRAMPWR_4DIMM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_MFCPGA478
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GM
	select SOUTHBRIDGE_INTEL_I82801GX
	select SOUTHBRIDGE_TI_PCIXX12
	select SUPERIO_SMSC_FDC37N972
	select SUPERIO_SMSC_SIO10N268
	select EC_ACPI
	select HAVE_ACPI_TABLES
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select UDELAY_LAPIC
	select BOARD_ROMSIZE_KB_1024
	select CHANNEL_XOR_RANDOMIZATION
	select INTEL_INT15
	select I945_LVDS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_PGA370
	select NORTHBRIDGE_INTEL_I82810
	select SOUTHBRIDGE_INTEL_I82801AX
	select SUPERIO_ITE_IT8712F
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BINARYPI_LEGACY_WRAPPER
	select CPU_AMD_PI_00730F01
	select NORTHBRIDGE_AMD_PI_00730F01
	select SOUTHBRIDGE_AMD_PI_AVALON
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_8192
	select GFXUMA
	select SUPERIO_FINTEK_F81866D

config MAINBOARD_DIR
	string

	default y

choice
	prompt "Select DDR3 clock"
	default BAP_E21_DDR3_1333
	help
	  Select your preferenced DDR3 clock setting.

 This option changes the total power consumption.

1333.

config BAP_E21_DDR3_800
800"

config BAP_E21_DDR3_1066
1066"

config BAP_E21_DDR3_1333
1333"

endchoice



config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY16_KB
	select NORTHBRIDGE_AMD_AGESA_FAMILY16_KB
	select SOUTHBRIDGE_AMD_AGESA_YANGTZE
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA
	select SUPERIO_FINTEK_F81866D

config MAINBOARD_DIR
	string

	default y

choice
	prompt "Select DDR3 clock"
	default BAP_E20_DDR3_1066
	help
	  Select your preferred DDR3 clock setting.

 This option changes the total power consumption.

1066.

config BAP_E20_DDR3_800
800"

config BAP_E20_DDR3_1066
1066"

endchoice



config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_1024
	select POWER_BUTTON_DEFAULT_DISABLE
	select PLL_MANUAL_CONFIG
	select CORE_GLIU_500_400

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select NORTHBRIDGE_INTEL_NEHALEM
	select SOUTHBRIDGE_INTEL_IBEXPEAK
	#select EC_ALIENWARE_PMH7
	#select EC_ALIENWARE_H8
	select NO_UART_ON_SUPERIO
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select SUPERIO_NSC_PC87382
	#select DRIVERS_ALIENWARE_WACOM
	select MAINBOARD_HAS_LPC_TPM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_BGA956
	select NORTHBRIDGE_INTEL_GM45
	select SOUTHBRIDGE_INTEL_I82801IX
	select EC_COMPAL_ENE932
    select EC_ACPI
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_2048
	select DRIVERS_GENERIC_IOAPIC
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select INTEL_INT15

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_MPGA478MN
	select NORTHBRIDGE_INTEL_GM45
	select SOUTHBRIDGE_INTEL_I82801IX
	select EC_ALIENWARE_PMH7
	select EC_ALIENWARE_H8
	select H8_DOCK_EARLY_INIT
	select BOARD_ROMSIZE_KB_8192
	select DRIVERS_GENERIC_IOAPIC
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select EC_ACPI
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select INTEL_INT15
	select SUPERIO_NSC_PC87382
	select SUPERIO_NSC_PC87384
	select DRIVERS_ALIENWARE_HYBRID_GRAPHICS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select NORTHBRIDGE_INTEL_NEHALEM
	select SOUTHBRIDGE_INTEL_IBEXPEAK
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select BOARD_ROMSIZE_KB_4096
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select INTEL_INT15
	select EC_ACPI

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_PGA370
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_SMSC_SMSCSUPERIO
	select SOUTHBRIDGE_TI_PCI1X2X
	select DRIVERS_DEC_21143
	select BOARD_ROMSIZE_KB_512
	select PIRQ_ROUTE
	select HAVE_PIRQ_TABLE
	select SDRAMPWR_4DIMM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SOC_LOWRISC_LOWRISC
	select BOARD_ROMSIZE_KB_4096
	select DRIVERS_UART_8250MEM
	select BOOT_DEVICE_NOT_SPI_FLASH
	select UART_OVERRIDE_REFCLK

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM3
	select DIMM_DDR2
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SOUTHBRIDGE_AMD_SB700_SKIP_ISA_DMA_INIT
	select SUPERIO_ITE_IT8712F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM3
	select DIMM_DDR2
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SUPERIO_ITE_IT8712F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_G34_NON_AGESA
	select DIMM_DDR3
	select DIMM_REGISTERED
	# select QRANK_DIMM_SUPPORT
	select DIMM_VOLTAGE_SET_SUPPORT
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_SR5650
	select SOUTHBRIDGE_AMD_SB700
	select SOUTHBRIDGE_AMD_SB700_DISABLE_ISA_DMA
	select SOUTHBRIDGE_AMD_SUBTYPE_SP5100
	select SUPERIO_WINBOND_W83667HG_A
	select PARALLEL_CPU_INIT
	select HAVE_ROMSTAGE_CONSOLE_SPINLOCK
	select HAVE_ROMSTAGE_NVRAM_CBFS_SPINLOCK
	select HAVE_ROMSTAGE_MICROCODE_CBFS_SPINLOCK
	select HAVE_HARD_RESET
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_2048
	select ENABLE_APIC_EXT_ID
	select SPI_FLASH
	select MAINBOARD_HAS_LPC_TPM
	select HAVE_ACPI_RESUME
	select DRIVERS_I2C_W83795
	select DRIVERS_ASPEED_AST2050
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select MAINBOARD_HAS_NATIVE_VGA_INIT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM3
	select DIMM_DDR3
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB800
	select SUPERIO_ITE_IT8721F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048
	select ENABLE_APIC_EXT_ID
	select GFXUMA
	select HAVE_DEBUG_CAR
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select QRANK_DIMM_SUPPORT
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_CK804
	select SUPERIO_WINBOND_W83627THG
	select PARALLEL_CPU_INIT
	select HAVE_HARD_RESET
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select K8_ALLOCATE_IO_RANGE
	select DRIVERS_I2C_W83793
	select DRIVERS_XGI_Z9S

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F_1207
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_NVIDIA_CK804
	select SUPERIO_WINBOND_W83627THG
	select PARALLEL_CPU_INIT
	select HAVE_HARD_RESET
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select DRIVERS_I2C_W83793
	select DRIVERS_XGI_Z9S

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_754
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_VIA_VT8237R
	select SOUTHBRIDGE_VIA_K8T890
	select SOUTHBRIDGE_VIA_SUBTYPE_K8T800_OLD
	select SUPERIO_WINBOND_W83697HF
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_512
	select RAMINIT_SYSINFO
	select SET_FIDVID
	select K8_FORCE_2T_DRAM_TIMING
	select PIRQ_ROUTE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256
	select HAVE_ACPI_TABLES

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select ARCH_X86
	select CPU_INTEL_SOCKET_LGA775
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GC
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_WINBOND_W83627DHG
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select BOARD_ROMSIZE_KB_512
	select CHANNEL_XOR_RANDOMIZATION
	select MAINBOARD_HAS_NATIVE_VGA_INIT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_939
	select K8_HT_FREQ_1G_SUPPORT
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_VIA_VT8237R
	select SOUTHBRIDGE_VIA_K8T890
	select SOUTHBRIDGE_VIA_SUBTYPE_K8T890
	select SUPERIO_WINBOND_W83627EHG
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_512
	select RAMINIT_SYSINFO
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256
	select SDRAMPWR_4DIMM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM3
	select DIMM_DDR3
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_RS780
	select SOUTHBRIDGE_AMD_SB700
	select SOUTHBRIDGE_AMD_SB700_SKIP_ISA_DMA_INIT
	select SUPERIO_ITE_IT8712F
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256
	select SDRAMPWR_4DIMM
	select HAVE_ACPI_TABLES

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2
	select DIMM_DDR2
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select MCP55_USE_AZA
	select SUPERIO_ITE_IT8716F
	select SUPERIO_ITE_IT8716F_OVERRIDE_FANCTL
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_512
	select K8_ALLOCATE_IO_RANGE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SMP
	select IOAPIC
	select BOARD_ROMSIZE_KB_256
	select SDRAMPWR_4DIMM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_939
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_CK804
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_ITE_IT8712F
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_512
	select CK804_USE_NIC
	select CK804_USE_ACI
	select QRANK_DIMM_SUPPORT
	select HAVE_ACPI_TABLES

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2
	select DIMM_DDR2
	select QRANK_DIMM_SUPPORT
	select K8_HT_FREQ_1G_SUPPORT
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_VIA_VT8237R
	select SOUTHBRIDGE_VIA_K8T890
	select SOUTHBRIDGE_VIA_SUBTYPE_K8T890
	select SUPERIO_ITE_IT8712F
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512
	select HAVE_ACPI_RESUME
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select HAVE_MP_TABLE
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_C32_NON_AGESA
	select DIMM_DDR3
	select DIMM_REGISTERED
	# select QRANK_DIMM_SUPPORT
	select DIMM_VOLTAGE_SET_SUPPORT
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_SR5650
	select SOUTHBRIDGE_AMD_SB700
	select SOUTHBRIDGE_AMD_SB700_DISABLE_ISA_DMA
	select SOUTHBRIDGE_AMD_SUBTYPE_SP5100
	select SUPERIO_WINBOND_W83667HG_A
	select PARALLEL_CPU_INIT
	select HAVE_ROMSTAGE_CONSOLE_SPINLOCK
	select HAVE_ROMSTAGE_NVRAM_CBFS_SPINLOCK
	select HAVE_ROMSTAGE_MICROCODE_CBFS_SPINLOCK
	select HAVE_HARD_RESET
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_2048
	select ENABLE_APIC_EXT_ID
	select SPI_FLASH
	select HAVE_ACPI_RESUME
	select DRIVERS_I2C_W83795
	select DRIVERS_ASPEED_AST2050
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select MAINBOARD_HAS_NATIVE_VGA_INIT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_8192
	select CPU_AMD_AGESA_FAMILY16_KB
	select FORCE_AM1_SOCKET_SUPPORT
	select GFXUMA
	select HAVE_OPTION_TABLE
	select USE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select NORTHBRIDGE_AMD_AGESA_FAMILY16_KB
	select SOUTHBRIDGE_AMD_AGESA_YANGTZE
	select SUPERIO_ITE_IT8623E

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY15_TN
	select NORTHBRIDGE_AMD_AGESA_FAMILY15_TN
	select SOUTHBRIDGE_AMD_AGESA_HUDSON
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select SUPERIO_ITE_IT8728F if BOARD_ASUS_F2A85_M || BOARD_ASUS_F2A85_M_LE
	select SUPERIO_NUVOTON_NCT6779D if BOARD_ASUS_F2A85_M_PRO
	select BOARD_ROMSIZE_KB_8192
	select GFXUMA
	select HUDSON_DISABLE_IMC

choice
	prompt "DDR3 memory voltage"


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_AM2
	select DIMM_DDR2
	select QRANK_DIMM_SUPPORT
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_VIA_VT8237R
	select SOUTHBRIDGE_VIA_K8T890
	select SOUTHBRIDGE_VIA_SUBTYPE_K8M890
	select SUPERIO_ITE_IT8712F
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512
	select VGA
	select HAVE_ACPI_RESUME
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_939
	select K8_HT_FREQ_1G_SUPPORT
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_VIA_VT8237R
	select SOUTHBRIDGE_VIA_K8T890
	select SOUTHBRIDGE_VIA_SUBTYPE_K8T890
	select SUPERIO_WINBOND_W83627EHG
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_TABLES
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_512
	select RAMINIT_SYSINFO
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_WINBOND_W83977TF
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SMP
	select IOAPIC
	select BOARD_ROMSIZE_KB_256
	select SDRAMPWR_4DIMM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_PGA370
	select NORTHBRIDGE_INTEL_I82810
	select SOUTHBRIDGE_INTEL_I82801AX
	select SUPERIO_SMSC_SMSCSUPERIO
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_PGA370
	select NORTHBRIDGE_INTEL_I82810
	select SOUTHBRIDGE_INTEL_I82801AX
	select SUPERIO_SMSC_LPC47B272
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_C216
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_12288
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select DRIVERS_RICOH_RCE822
	select MAINBOARD_HAS_LPC_TPM
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS

	# Workaround for EC/KBC IRQ1.
	select SERIRQ_CONTINUOUS_MODE

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_MFCPGA478
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GM
	select SOUTHBRIDGE_INTEL_I82801GX
	select SOUTHBRIDGE_RICOH_RL5C476
	select SUPERIO_NSC_PC87382
	select SUPERIO_NSC_PC87392
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select DRIVERS_I2C_CK505
	select HAVE_OPTION_TABLE
	select INTEL_INT15
	select HAVE_CMOS_DEFAULT
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_2048
	select CHANNEL_XOR_RANDOMIZATION
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select USE_OPTION_TABLE
	select H8_DOCK_EARLY_INIT
	select DRIVERS_LENOVO_WACOM
	select I945_LVDS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_4096
	select CPU_INTEL_SOCKET_RPGA989
	select EC_LENOVO_H8
	select EC_LENOVO_PMH7
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_BD82X6X
	select SYSTEM_TYPE_LAPTOP
	select USE_NATIVE_RAMINIT

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_12288
	select CPU_INTEL_SOCKET_RPGA989
	select DRIVERS_RICOH_RCE822
	select EC_LENOVO_H8
	select EC_LENOVO_PMH7
	select NO_UART_ON_SUPERIO
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select MAINBOARD_HAS_LPC_TPM
	select INTEL_INT15
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_C216
	select SYSTEM_TYPE_LAPTOP
	select USE_NATIVE_RAMINIT
	select ENABLE_VMX
	select DRIVERS_LENOVO_HYBRID_GRAPHICS
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_MFCPGA478
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GM
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_NSC_PC87382
	select SUPERIO_NSC_PC87384
	select SOUTHBRIDGE_TI_PCI1X2X
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select DRIVERS_I2C_CK505
	select HAVE_OPTION_TABLE
	select INTEL_INT15
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_2048
	select CHANNEL_XOR_RANDOMIZATION
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select H8_DOCK_EARLY_INIT
	select HAVE_CMOS_DEFAULT
	select I945_LVDS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_MFCPGA478
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GM
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_NSC_PC87382
	select SUPERIO_NSC_PC87384
	select SOUTHBRIDGE_TI_PCI1X2X
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select DRIVERS_I2C_CK505
	select HAVE_OPTION_TABLE
	select INTEL_INT15
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_2048
	select CHANNEL_XOR_RANDOMIZATION
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select H8_DOCK_EARLY_INIT
	select HAVE_CMOS_DEFAULT

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_AMD_AGESA_FAMILY15_TN
	select NORTHBRIDGE_AMD_AGESA_FAMILY15_TN
	select SOUTHBRIDGE_AMD_AGESA_HUDSON
	select EC_COMPAL_ENE932
	select HAVE_OPTION_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA
	select NO_UART_ON_SUPERIO

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_C216
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_12288
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select MAINBOARD_HAS_LPC_TPM
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS
	select SERIRQ_CONTINUOUS_MODE

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_C216
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_12288
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select ENABLE_VMX
	select MAINBOARD_HAS_LPC_TPM
	select DRIVERS_LENOVO_HYBRID_GRAPHICS

	# Workaround for EC/KBC IRQ1.
	select SERIRQ_CONTINUOUS_MODE

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_C216
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_12288
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select DRIVERS_RICOH_RCE822
	select MAINBOARD_HAS_LPC_TPM
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS

	# Workaround for EC/KBC IRQ1.
	select SERIRQ_CONTINUOUS_MODE

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA988B
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_BD82X6X
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select MAINBOARD_HAS_LPC_TPM
	select DRIVERS_LENOVO_HYBRID_GRAPHICS

	# Workaround for EC/KBC IRQ1.
	select SERIRQ_CONTINUOUS_MODE

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_C216
	select EC_COMPAL_ENE932
	select EC_ACPI
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_12288
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select SERIRQ_CONTINUOUS_MODE
	select MAINBOARD_HAS_LPC_TPM
	select GENERIC_SPD_BIN

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select NORTHBRIDGE_INTEL_NEHALEM
	select SOUTHBRIDGE_INTEL_IBEXPEAK
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select SUPERIO_NSC_PC87382
	select DRIVERS_LENOVO_WACOM
	select MAINBOARD_HAS_LPC_TPM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_BGA956
	select NORTHBRIDGE_INTEL_GM45
	select SOUTHBRIDGE_INTEL_I82801IX
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_8192
	select DRIVERS_GENERIC_IOAPIC
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select EC_ACPI
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select INTEL_INT15
	select SUPERIO_NSC_PC87382
	select DRIVERS_LENOVO_WACOM

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_C216
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_16384
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select ENABLE_VMX
	select MAINBOARD_HAS_LPC_TPM
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS

	# Workaround for EC/KBC IRQ1.
	select SERIRQ_CONTINUOUS_MODE

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA989
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_C216
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select DRIVERS_RICOH_RCE822
	select MAINBOARD_HAS_LPC_TPM
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS

	# Workaround for EC/KBC IRQ1.
	select SERIRQ_CONTINUOUS_MODE

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA988B
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_BD82X6X
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select ENABLE_VMX
	select DRIVERS_RICOH_RCE822
	select MAINBOARD_HAS_LPC_TPM
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS
	select DRIVERS_LENOVO_HYBRID_GRAPHICS

	# Workaround for EC/KBC IRQ1.
	select SERIRQ_CONTINUOUS_MODE

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_RPGA988B
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_BD82X6X
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select NO_UART_ON_SUPERIO
	select BOARD_ROMSIZE_KB_8192
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select INTEL_INT15
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select MAINBOARD_HAS_LPC_TPM
	select DRIVERS_LENOVO_HYBRID_GRAPHICS

	# Workaround for EC/KBC IRQ1.
	select SERIRQ_CONTINUOUS_MODE

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_INTEL_SOCKET_MPGA478MN
	select NORTHBRIDGE_INTEL_GM45
	select SOUTHBRIDGE_INTEL_I82801IX
	select EC_LENOVO_PMH7
	select EC_LENOVO_H8
	select H8_DOCK_EARLY_INIT
	select BOARD_ROMSIZE_KB_8192
	select DRIVERS_GENERIC_IOAPIC
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select EC_ACPI
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select INTEL_INT15
	select SUPERIO_NSC_PC87382
	select SUPERIO_NSC_PC87384
	select DRIVERS_LENOVO_HYBRID_GRAPHICS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_256
	select POWER_BUTTON_FORCE_DISABLE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_VIA_NANO
	select NORTHBRIDGE_VIA_VX900
	select SUPERIO_FINTEK_F81865F
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select HAVE_MP_TABLE
	#select HAVE_OPTION_TABLE
	#select HAVE_ACPI_TABLES
	#select HAVE_ACPI_RESUME
	#select BOARD_HAS_FADT
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_VIA_C7
	select NORTHBRIDGE_VIA_CX700
	select SUPERIO_VIA_VT1211
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_VIA_C7
	select NORTHBRIDGE_VIA_CN700
	select SOUTHBRIDGE_VIA_VT8237R
	select SUPERIO_VIA_VT1211
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_VIA_C7
	select NORTHBRIDGE_VIA_VX800
	select SUPERIO_WINBOND_W83697HF
	select HAVE_PIRQ_TABLE
 For ACPI, you need to use the 'get_dsdt' script and uncomment
	# the "select HAVE_ACPI_TABLES" line below.
	# select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_VIA_C7
	select NORTHBRIDGE_VIA_CN700
	select SOUTHBRIDGE_VIA_VT8237R
	select SUPERIO_ITE_IT8716F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SMP
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select MCP55_USE_AZA
	select SUPERIO_WINBOND_W83627HF
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_1024
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE
	select SET_FIDVID
	select DRIVERS_I2C_I2CMUX2

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select AGESA_LEGACY
	select CPU_AMD_AGESA_FAMILY15
	select CPU_AMD_SOCKET_G34
	select NORTHBRIDGE_AMD_AGESA_FAMILY15
	select NORTHBRIDGE_AMD_CIMX_RD890
	select SOUTHBRIDGE_AMD_CIMX_SB700
	select SUPERIO_WINBOND_W83627DHG
	select SUPERIO_NUVOTON_WPCM450
	select DRIVERS_I2C_W83795
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_C32_NON_AGESA
	select DIMM_DDR3
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_SR5650
	select SOUTHBRIDGE_AMD_SB700
	select SOUTHBRIDGE_AMD_SUBTYPE_SP5100
	select SUPERIO_WINBOND_W83627HF
	select SUPERIO_NUVOTON_WPCM450
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_2048
	select ENABLE_APIC_EXT_ID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select AGESA_LEGACY
	select CPU_AMD_AGESA_FAMILY15
	select CPU_AMD_SOCKET_C32
	select NORTHBRIDGE_AMD_AGESA_FAMILY15
	select NORTHBRIDGE_AMD_CIMX_RD890
	select SOUTHBRIDGE_AMD_CIMX_SB700
	select SUPERIO_WINBOND_W83627DHG
	select SUPERIO_NUVOTON_WPCM450
	select DRIVERS_I2C_W83795
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F_1207
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_AMD_AMD8132
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_WINBOND_W83627HF
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select MCP55_USE_AZA
	select SUPERIO_WINBOND_W83627HF
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_1024
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F_1207
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select MCP55_USE_AZA
	select SUPERIO_WINBOND_W83627HF
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select CPU_VIA_C7
	select NORTHBRIDGE_VIA_CN700
	select SOUTHBRIDGE_VIA_VT8237R
	select SUPERIO_WINBOND_W83697HF
	select HAVE_PIRQ_TABLE
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_MPGA604
	select NORTHBRIDGE_INTEL_E7505
	select SOUTHBRIDGE_INTEL_I82870
	select SOUTHBRIDGE_INTEL_I82801DX
	select SUPERIO_SMSC_LPC47M10X
#	select HAVE_PIRQ_TABLE
#	select PIRQ_ROUTE
	select UDELAY_TSC
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048
#	select HW_SCRUBBER

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_MCP55
	select HT_CHAIN_DISTRIBUTE
	select MCP55_USE_NIC
	select MCP55_USE_AZA
	select SUPERIO_WINBOND_W83627EHG
	select PARALLEL_CPU_INIT
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_8192
	select CPU_INTEL_SOCKET_RPGA989
	select EC_ACPI
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select USE_NATIVE_RAMINIT
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_BD82X6X
	select SYSTEM_TYPE_LAPTOP
	select VGA

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select ARCH_X86
	select CPU_INTEL_SOCKET_MFCPGA478
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GM
	select SOUTHBRIDGE_INTEL_I82801GX
	select EC_ACPI
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_2048
	select CHANNEL_XOR_RANDOMIZATION
	select INTEL_INT15
	select HAVE_ACPI_TABLES
	select HAVE_ACPI_RESUME
	select USE_OPTION_TABLE
	select I945_LVDS

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_WINBOND_W83627HF
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_256
	select POWER_BUTTON_FORCE_ENABLE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_ITE_IT8671F
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_X86
	select CPU_INTEL_SOCKET_LGA1155
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select USE_NATIVE_RAMINIT
	select SOUTHBRIDGE_INTEL_BD82X6X
	select SUPERIO_FINTEK_F71808A
	select BOARD_ROMSIZE_KB_4096
	select HAVE_ACPI_TABLES
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select HAVE_ACPI_RESUME
	select MAINBOARD_HAS_LIBGFXINIT
	select INTEL_INT15
	select NO_UART_ON_SUPERIO

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_GEODE_LX
	select NORTHBRIDGE_AMD_LX
	select SOUTHBRIDGE_AMD_CS5536
	select SUPERIO_WINBOND_W83627HF
	select HAVE_PIRQ_TABLE
	select PIRQ_ROUTE
	select UDELAY_TSC
	select BOARD_ROMSIZE_KB_512
	select POWER_BUTTON_FORCE_ENABLE

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_940
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_NVIDIA_CK804
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_WINBOND_W83627THG
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select QRANK_DIMM_SUPPORT
	select CK804_USE_NIC
	select CK804_USE_ACI
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_MFCPGA478
	select NORTHBRIDGE_INTEL_I945
	select NORTHBRIDGE_INTEL_SUBTYPE_I945GM
	select CHECK_SLFRCS_ON_RESUME
	select SOUTHBRIDGE_INTEL_I82801GX
	select SUPERIO_WINBOND_W83627EHG
	select HAVE_ACPI_TABLES
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_OPTION_TABLE
	select HAVE_ACPI_RESUME
	select BOARD_ROMSIZE_KB_512
	select CHANNEL_XOR_RANDOMIZATION
	select INTEL_INT15

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F
	select DIMM_DDR2
	select DIMM_REGISTERED
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_BROADCOM_BCM21000
	select SOUTHBRIDGE_BROADCOM_BCM5785
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_SERVERENGINES_PILOT
	select SUPERIO_NSC_PC87417
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_512
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select QRANK_DIMM_SUPPORT
	select K8_ALLOCATE_IO_RANGE
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select CPU_INTEL_SOCKET_RPGA989
	select EC_HP_KBC1126
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_C216
	select SYSTEM_TYPE_LAPTOP
	select USE_NATIVE_RAMINIT
	select MAINBOARD_HAS_LPC_TPM
	select GENERIC_SPD_BIN
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT
	select ENABLE_VMX
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_940
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_AMD8131
	select SOUTHBRIDGE_AMD_AMD8111
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_WINBOND_W83627HF
	select HAVE_HARD_RESET
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select BOARD_ROMSIZE_KB_512
	select SET_FIDVID
	select SET_FIDVID_DEBUG
	select RAMINIT_SYSINFO
#	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select QRANK_DIMM_SUPPORT
	select DRIVERS_I2C_I2CMUX
	select HAVE_ACPI_TABLES

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_8192
	select CPU_INTEL_SOCKET_RPGA989
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_BD82X6X
	select SYSTEM_TYPE_LAPTOP
	select USE_NATIVE_RAMINIT
	select EC_HP_KBC1126
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select SYSTEM_TYPE_LAPTOP
	select CPU_AMD_AGESA_FAMILY15_TN
	select NORTHBRIDGE_AMD_AGESA_FAMILY15_TN
	select SOUTHBRIDGE_AMD_AGESA_HUDSON
	select EC_COMPAL_ENE932
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_SMI_HANDLER
	select HAVE_ACPI_TABLES
	select HAVE_CMOS_DEFAULT
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA
	select NO_UART_ON_SUPERIO

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_8192
	select CPU_INTEL_SOCKET_RPGA989
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select NORTHBRIDGE_INTEL_SANDYBRIDGE
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_BD82X6X
	select SYSTEM_TYPE_LAPTOP
	select USE_NATIVE_RAMINIT
	select MAINBOARD_HAS_LIBGFXINIT
	select MAINBOARD_HAS_LPC_TPM
	select GFX_GMA_INTERNAL_IS_LVDS
	select EC_HP_KBC1126
	select SUPERIO_SMSC_LPC47N217
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_F_1207
	select NORTHBRIDGE_AMD_AMDFAM10
	select SOUTHBRIDGE_BROADCOM_BCM21000
	select SOUTHBRIDGE_BROADCOM_BCM5785
	select HT_CHAIN_DISTRIBUTE
	select SUPERIO_SERVERENGINES_PILOT
	select SUPERIO_NSC_PC87417
	select DIMM_DDR2
	select DIMM_REGISTERED
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select LIFT_BSP_APIC_ID
	select BOARD_ROMSIZE_KB_1024
	select ENABLE_APIC_EXT_ID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select CPU_INTEL_SOCKET_RPGA989
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_C216
	select SYSTEM_TYPE_LAPTOP
	select USE_NATIVE_RAMINIT
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS
	select EC_HP_KBC1126
	select SUPERIO_SMSC_LPC47N217
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SOCKET_PGA370
	select NORTHBRIDGE_INTEL_I82810
	select SOUTHBRIDGE_INTEL_I82801AX
	select SUPERIO_NSC_PC87360
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_512

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY16_KB
	select NORTHBRIDGE_AMD_AGESA_FAMILY16_KB
	select SOUTHBRIDGE_AMD_AGESA_YANGTZE
	select SUPERIO_NUVOTON_NCT5104D
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_8192

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_16384
	select CPU_INTEL_SOCKET_RPGA989
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select INTEL_INT15
	select NORTHBRIDGE_INTEL_IVYBRIDGE
	select SANDYBRIDGE_IVYBRIDGE_LVDS
	select SERIRQ_CONTINUOUS_MODE
	select SOUTHBRIDGE_INTEL_C216
	select SYSTEM_TYPE_LAPTOP
	select USE_NATIVE_RAMINIT
	select EC_HP_KBC1126
	select MAINBOARD_HAS_LIBGFXINIT
	select GFX_GMA_INTERNAL_IS_LVDS
	select HAVE_OPTION_TABLE
	select HAVE_CMOS_DEFAULT

config HAVE_IFD_BIN
	bool


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY14
	select NORTHBRIDGE_AMD_AGESA_FAMILY14
	select SOUTHBRIDGE_AMD_CIMX_SB800
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_2048
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY16_KB
	select NORTHBRIDGE_AMD_AGESA_FAMILY16_KB
	select SOUTHBRIDGE_AMD_AGESA_YANGTZE
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_AGESA_FAMILY16_KB
	select NORTHBRIDGE_AMD_AGESA_FAMILY16_KB
	select SOUTHBRIDGE_AMD_AGESA_YANGTZE
	select SUPERIO_ITE_IT8728F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_4096
	select GFXUMA

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS
	def_bool y
	select BOARD_ROMSIZE_KB_4096
	select CPU_AMD_AGESA_FAMILY16_KB
	select FORCE_AM1_SOCKET_SUPPORT
	select GFXUMA
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select HAVE_ACPI_RESUME
	select HAVE_ACPI_TABLES
	select NORTHBRIDGE_AMD_AGESA_FAMILY16_KB
	select SOUTHBRIDGE_AMD_AGESA_YANGTZE
	select SUPERIO_ITE_IT8728F

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_SLOT_1
	select NORTHBRIDGE_INTEL_I440BX
	select LATE_CBMEM_INIT
	select SOUTHBRIDGE_INTEL_I82371EB
	select SUPERIO_SMSC_SMSCSUPERIO
	select HAVE_PIRQ_TABLE
	select BOARD_ROMSIZE_KB_256

config MAINBOARD_DIR
	string

if VENDOR_CUBIETECH

# Auto select common options
choice
	prompt "Mainboard model"



config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_ALLWINNER_A10
	select BOARD_ROMSIZE_KB_4096
	select DRIVER_XPOWERS_AXP209

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_S1G1
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_RS690
	select SOUTHBRIDGE_AMD_SB600
	select SUPERIO_ITE_IT8712F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select HAVE_ACPI_TABLES
	select GFXUMA
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string


config BOARD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_AMD_SOCKET_S1G1
	select NORTHBRIDGE_AMD_AMDK8
	select SOUTHBRIDGE_AMD_RS690
	select SOUTHBRIDGE_AMD_SB600
	select SUPERIO_ITE_IT8712F
	select HAVE_OPTION_TABLE
	select HAVE_PIRQ_TABLE
	select HAVE_MP_TABLE
	select SB_HT_CHAIN_UNITID_OFFSET_ONLY
	select HAVE_ACPI_TABLES
	select BOARD_ROMSIZE_KB_512
	select QRANK_DIMM_SUPPORT
	select SET_FIDVID

config MAINBOARD_DIR
	string

	string "CBFS prefix to use"
	default "fallback"
	help
	  Select the prefix to all files put into the image. It's "fallback"
	  by default, "normal" is a common alternative.

choice
	prompt "Compiler to use"
	default COMPILER_GCC
	help
	  This option allows you to select the compiler used for building
	  coreboot.
	  You must build the coreboot crosscompiler for the board that you
	  have selected.


	    make crossgcc

	  coreboot version of the clang compiler.  Run the command
	    make clang
	  Note that this option is not currently working correctly and should
	  really only be selected if you're trying to work on getting clang
	  operational.

//clang.llvm.org.

config RELOCATABLE_RAMSTAGE
	depends on EARLY_CBMEM_INIT
bit address space."
	select RELOCATABLE_MODULES
	help
	 The reloctable ramstage support allows for the ramstage to be built
	 as a relocatable module. The stage loader can identify a place
	 out of the OS way so that copying memory is unnecessary during an S3
	 wake. When selecting this option the romstage is responsible for
	 determing a stack location to use for loading the ramstage.

config CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM

	  is a suitable file for further processing.
	  The bootblock will not be modified.

	  If unsure, select 'N'

config BOOTSPLASH_IMAGE
	bool "Add a bootsplash image"
	help
	  Select this option if you have a bootsplash image that you would
	  like to add to your ROM.

	  This will only add the image to the ROM. To actually run it check

	string
	default "devicetree.cb"
	help
	  This symbol allows mainboards to select a different file under their
	  mainboard directory for the devicetree.cb file.  This allows the board
	  variants that need different devicetrees to be in the same directory.


	default n
	bool
	help
	  If this option is selected, every file in cbfs which has a constraint
	  regarding position or alignment will get an additional file attribute
	  which describes this constraint.


config TPM
	bool
	default n
	select LPC_TPM if MAINBOARD_HAS_LPC_TPM
	select I2C_TPM if !MAINBOARD_HAS_LPC_TPM && !SPI_TPM
	help
	  Enable this option to enable TPM support in coreboot.



config TPM2
	bool
	select LPC_TPM if MAINBOARD_HAS_LPC_TPM
	select I2C_TPM if !MAINBOARD_HAS_LPC_TPM && !SPI_TPM
	help
	  Enable this option to enable TPM2 support in coreboot.


	bool
	default y if MAINBOARD_HAS_SPI_TPM_CR50 || MAINBOARD_HAS_I2C_TPM_CR50
	default n
	select MAINBOARD_HAS_TPM2
	select POWER_OFF_ON_CR50_UPDATE if ARCH_X86

config HEAP_SIZE
	hex

	help
	  This variable specifies whether a given board has a cmos.layout
	  file containing NVRAM/CMOS bit definitions.
	  It defaults to 'n' but can be selected in mainboard/*/Kconfig.

config PIRQ_ROUTE
	bool

	  Build support for NHLT (non HD Audio) ACPI table generation.

#These Options are here to avoid "undefined" warnings.
#The actual selection and help texts are in the following menu.

menu "System tables"


	bool "Output verbose SMI debug messages"
	default n
	depends on HAVE_SMI_HANDLER
	select SPI_FLASH_SMM if SPI_CONSOLE
	help
	  This option enables additional SMI related debug messages.


	help
	  This option enables additional USB 2.0 debug dongle related messages.

	  Select this to debug the connection of usbdebug dongle. Note that
	  you need some other working console to receive the messages.

if SOUTHBRIDGE_INTEL_BD82X6X && DEFAULT_CONSOLE_LOGLEVEL_8

	bool "Debug boot state machine"
	default n
	help
	  Control debugging of the boot state machine.  When selected displays
	  the state boundaries in ramstage.

config DEBUG_PRINT_PAGE_TABLES


# The four POWER_BUTTON_DEFAULT_ENABLE, POWER_BUTTON_DEFAULT_DISABLE,
# POWER_BUTTON_FORCE_ENABLE and POWER_BUTTON_FORCE_DISABLE options are
# mutually exclusive. One of these options must be selected in the
# mainboard Kconfig if the chipset supports enabling and disabling of
# the power button. Chipset code uses the ENABLE_POWER_BUTTON option set
# in mainboard/Kconfig to know if the button should be enabled or not.

config POWER_BUTTON_DEFAULT_ENABLE
	def_bool n
	help
	  Select when the board has a power button which can optionally be
	  disabled by the user.

config POWER_BUTTON_DEFAULT_DISABLE
	def_bool n
	help
	  Select when the board has a power button which can optionally be
	  enabled by the user, e.g. when the board ships with a jumper over
	  the power switch contacts.

config POWER_BUTTON_FORCE_ENABLE
	def_bool n
	help
	  Select when the board requires that the power button is always
	  enabled.

config POWER_BUTTON_FORCE_DISABLE
	def_bool n
	help
	  Select when the board requires that the power button is always
	  disabled, e.g. when it has been hardwired to ground.

config POWER_BUTTON_IS_OPTIONAL

	bool
	default n
	help
	  When selected, creates a webpage showing the implementation status for
	  the board.  Routines highlighted in green are complete, yellow are
	  optional and red are required and must be implemented.  A table is
	  produced for each stage of the boot process except the bootblock.  The

	bool
	default n
	help
	  When selected, build/$(CONFIG_MAINBOARD_PART_NUMBER)_checklist.html
	  is copied into the Documentation/$(CONFIG_MAINBOARD_VENDOR)/Board
	  directory.


config RELOCATABLE_MODULES
	bool
	help
	  If RELOCATABLE_MODULES is selected then support is enabled for
	  building relocatable modules in the RAM stage. Those modules can be
	  loaded anywhere and all the relocations are handled automatically.


	bool

config BOOTBLOCK_CUSTOM
	# To be selected by arch, SoC or mainboard if it does not want use the normal
	# src/lib/bootblock.c#main() C entry point.
	bool

config C_ENVIRONMENT_BOOTBLOCK
	# To be selected by arch or platform if a C environment is available during the
	# bootblock. Normally this signifies availability of RW memory (e.g. SRAM).
	bool


	bool "Support SD/MMC erase operations"
	default n
	help
	  Select to enable SD/MMC erase oprations

config STORAGE_EARLY_ERASE
	bool "Enable erase operations in bootblock and verstage"

	bool "Support SD/MMC write operations"
	default n
	help
	  Select to enable SD/MMC write oprations

config STORAGE_EARLY_WRITE
	bool "Enable write operations in bootblock and verstage"

config VBOOT
	bool "Verify firmware with vboot."
	default n
	select TPM if !MAINBOARD_HAS_TPM2 && !VBOOT_MOCK_SECDATA
	select TPM2 if MAINBOARD_HAS_TPM2 && !VBOOT_MOCK_SECDATA
	select TPM_INIT_FAILURE_IS_FATAL if PC80_SYSTEM && LPC_TPM
	select SKIP_TPM_STARTUP_ON_NORMAL_BOOT if PC80_SYSTEM && LPC_TPM
	depends on HAVE_HARD_RESET
	help
	  Enabling VBOOT will use vboot to verify the components of the firmware

	help
	  EC software sync is a mechanism where the AP helps the EC verify its
	  firmware similar to how vboot verifies the main system firmware. This
	  option selects whether vboot should support EC software sync.

config VBOOT_EC_SLOW_UPDATE
	bool

	default n
	depends on VBOOT_EC_SOFTWARE_SYNC
	help
 Early Firmware Selection. If it's enabled,
	  software sync need to also support it. This setting tells vboot to
	  perform EFS software sync.


config ARCH_X86
	bool
	default n
	select PCI

# stage selectors for x86

config ARCH_BOOTBLOCK_X86_32
	bool
	default n
	select ARCH_X86
	select BOOTBLOCK_CUSTOM if !C_ENVIRONMENT_BOOTBLOCK

config ARCH_VERSTAGE_X86_32
	bool

	bool
	default n

# stage selectors for x64

config ARCH_BOOTBLOCK_X86_64
	bool
	default n
	select ARCH_X86
	select BOOTBLOCK_CUSTOM if !C_ENVIRONMENT_BOOTBLOCK

config ARCH_VERSTAGE_X86_64
	bool

config USE_MARCH_586
	def_bool n
	help
	  Allow a platform or processor to select to be compiled using
march=i686'

# This is an SMP option. It relates to starting up APs.


config LATE_CBMEM_INIT
	def_bool n
	select CBMEM_TOP_BACKUP
	help
	  Enable this in chipset's Kconfig if northbridge does not implement
	  early cbmem_top() call for romstage. CBMEM tables will be allocated

	help
	  Initialize BIOS EBDA area early in romstage to allow bootloader to
	  use this region for storing data which can be available across
	  various stages. If user is selecting this option then its users
	  responsibility to perform EBDA initialization call during romstage.

config PC80_SYSTEM

	bool
	default n
	help
	  Select this value to provide a routine to save the BIST and timestamp
	  values.  The default code places the BIST value in MM0 and the
MM1.  Another file is necessary when the CPU
	  does not support the MMx register set.

# from a program loaded in RAM and subsequently loading ramstage.
config POSTCAR_STAGE
	def_bool n
	select NO_CAR_GLOBAL_MIGRATION
	select RELOCATABLE_MODULES

config VERSTAGE_DEBUG_SPINLOOP
	bool

config ARCH_BOOTBLOCK_ARM64
	bool
	default n
	select ARCH_ARM64
	select C_ENVIRONMENT_BOOTBLOCK

config ARCH_VERSTAGE_ARM64
	bool

A53 revisions had a hardware bug that results in
	  incorrect address calculations in rare cases. This option enables a
	  linker workaround to avoid those cases if your toolchain supports it.
	  Should be selected automatically by SoCs that are affected.

config ARCH_BOOTBLOCK_ARMV8_64
	def_bool n
	select ARCH_BOOTBLOCK_ARM64

config ARCH_VERSTAGE_ARMV8_64
	def_bool n
	select ARCH_VERSTAGE_ARM64

config ARCH_ROMSTAGE_ARMV8_64
	def_bool n
	select ARCH_ROMSTAGE_ARM64

config ARCH_RAMSTAGE_ARMV8_64
	def_bool n
	select ARCH_RAMSTAGE_ARM64

config ARCH_BOOTBLOCK_RISCV
	bool
	default n
	select ARCH_RISCV
	select C_ENVIRONMENT_BOOTBLOCK

config ARCH_VERSTAGE_RISCV
	bool

config ARCH_BOOTBLOCK_ARM
	bool
	default n
	select ARCH_ARM
	select C_ENVIRONMENT_BOOTBLOCK

config ARCH_VERSTAGE_ARM
	bool

config ARCH_BOOTBLOCK_ARMV7
	def_bool n
	select ARCH_BOOTBLOCK_ARM

config ARCH_VERSTAGE_ARMV7
	def_bool n
	select ARCH_VERSTAGE_ARM

config ARCH_ROMSTAGE_ARMV7
	def_bool n
	select ARCH_ROMSTAGE_ARM

config ARCH_RAMSTAGE_ARMV7
	def_bool n
	select ARCH_RAMSTAGE_ARM
config ARCH_BOOTBLOCK_ARMV7_M
	def_bool n
	select ARCH_BOOTBLOCK_ARM
config ARCH_VERSTAGE_ARMV7_M
	def_bool n
	select ARCH_VERSTAGE_ARM

config ARCH_BOOTBLOCK_ARMV7_R
	def_bool n
	select ARCH_BOOTBLOCK_ARM

config ARCH_VERSTAGE_ARMV7_R
	def_bool n
	select ARCH_VERSTAGE_ARM

config ARCH_ROMSTAGE_ARMV7_R
	def_bool n
	select ARCH_ROMSTAGE_ARM

config ARCH_RAMSTAGE_ARMV7_R
	def_bool n
	select ARCH_RAMSTAGE_ARM

config ARCH_BOOTBLOCK_ARMV4
	def_bool n
	select ARCH_BOOTBLOCK_ARM

config ARCH_VERSTAGE_ARMV4
	def_bool n
	select ARCH_VERSTAGE_ARM

config ARCH_ROMSTAGE_ARMV4
	def_bool n
	select ARCH_ROMSTAGE_ARM

config ARCH_RAMSTAGE_ARMV4
	def_bool n
	select ARCH_RAMSTAGE_ARM

config ARCH_BOOTBLOCK_POWER8
	bool
	default n
	select ARCH_POWER8
	select BOOTBLOCK_CUSTOM
	select C_ENVIRONMENT_BOOTBLOCK
	select ARCH_VERSTAGE_POWER8
	select ARCH_ROMSTAGE_POWER8
	select ARCH_RAMSTAGE_POWER8

config ARCH_VERSTAGE_POWER8
	bool

config ARCH_BOOTBLOCK_MIPS
	bool
	default n
	select ARCH_MIPS
	select BOOTBLOCK_CUSTOM
	select C_ENVIRONMENT_BOOTBLOCK

config ARCH_VERSTAGE_MIPS
	bool

	default CPU_AMD_AGESA_BINARY_PI if SOC_AMD_PI
	default CPU_AMD_AGESA_OPENSOURCE if CPU_AMD_AGESA
	help
	  Select the method for including the AMD Platform Initialization
	  code into coreboot.  Platform Initialization code is required for
	  all AMD processors.

config CPU_AMD_AGESA_BINARY_PI
	bool "binary PI"
	select HUDSON_DISABLE_IMC if CPU_AMD_PI_00730F01 || CPU_AMD_PI_00630F01
	help
	  Use a binary PI package.  Generally, these will be stored in the
	  "3rdparty/blobs" directory.  For some processors, these must be obtained

config CHROMEOS
	bool "Build for ChromeOS"
	default n
	select ELOG if BOOT_DEVICE_SUPPORTS_WRITES
	select COLLECT_TIMESTAMPS
	select VBOOT
	help
	  Enable ChromeOS specific features like the GPIO sub table in
 Enabling this option on an unsupported

	  Disable the platform heirarchy on resume path if the firmware
	  is involved in resume. The hierarchy is disabled prior to jumping
	  to the OS.  Note that this option is sepcific to TPM2 boards.
	  This option is auto selected if CHROMEOS because it matches with
	  vboot_reference model which disables the platform hierarchy in
	  the boot loader. However, those operations need to be symmetric
	  on normal boot as well as resume and coreboot is only involved

##
config NORTHBRIDGE_AMD_AGESA_FAMILY15
	bool
	select HAVE_DEBUG_RAM_SETUP
	select HAVE_DEBUG_SMBUS
	select HYPERTRANSPORT_PLUGIN_SUPPORT

if NORTHBRIDGE_AMD_AGESA_FAMILY15


config NORTHBRIDGE_AMD_AGESA
	bool
	default CPU_AMD_AGESA
	select RELOCATABLE_RAMSTAGE if EARLY_CBMEM_INIT
	select CBMEM_TOP_BACKUP
	select LATE_CBMEM_INIT if AGESA_LEGACY_WRAPPER

if NORTHBRIDGE_AMD_AGESA


##
config NORTHBRIDGE_AMD_AGESA_FAMILY12
	bool
	select HAVE_DEBUG_RAM_SETUP
	select HAVE_DEBUG_SMBUS
	select HYPERTRANSPORT_PLUGIN_SUPPORT

if NORTHBRIDGE_AMD_AGESA_FAMILY12



config NORTHBRIDGE_AMD_AMDFAM10
	bool
	select HAVE_DEBUG_RAM_SETUP
	select HAVE_DEBUG_SMBUS
	select HAVE_DEBUG_CAR
	select HYPERTRANSPORT_PLUGIN_SUPPORT
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select PCIEXP_CLK_PM
	select PCIEXP_L1_SUB_STATE

if NORTHBRIDGE_AMD_AMDFAM10
config AGP_APERTURE_SIZE

	bool
	default n
	help
	  Select this for boards with a Voltage Regulator able to operate
	  at 3.4 MHz in SVI mode. Ignored unless the AMD CPU is rev C3.

menu "HyperTransport setup"

	bool
	default y if CPU_AMD_PI
	default n
	select CBMEM_TOP_BACKUP
	select RELOCATABLE_RAMSTAGE

if NORTHBRIDGE_AMD_PI



config NORTHBRIDGE_AMD_AMDK8
	bool
	select HAVE_DEBUG_RAM_SETUP
	select HAVE_DEBUG_SMBUS
	select HAVE_DEBUG_CAR
	select HYPERTRANSPORT_PLUGIN_SUPPORT
	select LATE_CBMEM_INIT

if NORTHBRIDGE_AMD_AMDK8



config K8_REV_F_SUPPORT
	bool
	select RAMINIT_SYSINFO
	default n

if K8_REV_F_SUPPORT

config NORTHBRIDGE_AMD_CIMX_RD890
	bool
	default n
	select AMD_NB_CIMX

if NORTHBRIDGE_AMD_CIMX_RD890


config NORTHBRIDGE_AMD_LX
	bool
	select GEODE_VSA
	select LATE_CBMEM_INIT

if NORTHBRIDGE_AMD_LX



config NORTHBRIDGE_INTEL_I82810
	bool
	select NO_MMCONF_SUPPORT
	select HAVE_DEBUG_RAM_SETUP
	select LATE_CBMEM_INIT
	select UDELAY_IO

choice
	prompt "Onboard graphics"


config NORTHBRIDGE_SPECIFIC_OPTIONS # dummy
	def_bool y
	select NO_MMCONF_SUPPORT
	select HAVE_DEBUG_RAM_SETUP
	select LATE_CBMEM_INIT

config HW_SCRUBBER
	bool


config NORTHBRIDGE_SPECIFIC_OPTIONS # dummy
	def_bool y
	select HAVE_DEBUG_RAM_SETUP
	select LAPIC_MONOTONIC_TIMER
	select VGA
	select INTEL_GMA_ACPI
	select RELOCATABLE_RAMSTAGE
	select HAVE_LINEAR_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
	select HAVE_VGA_TEXT_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT

config CBFS_SIZE
	hex


config NORTHBRIDGE_SPECIFIC_OPTIONS # dummy
	def_bool y
	select HAVE_DEBUG_RAM_SETUP
	select LAPIC_MONOTONIC_TIMER
	select VGA
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select HAVE_VGA_TEXT_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
	select INTEL_EDID if MAINBOARD_DO_NATIVE_VGA_INIT
	select RELOCATABLE_RAMSTAGE
	select INTEL_GMA_ACPI

config BOOTBLOCK_NORTHBRIDGE_INIT
	string


config NORTHBRIDGE_INTEL_I440BX
	bool
	select NO_MMCONF_SUPPORT
	select HAVE_DEBUG_RAM_SETUP
	select UDELAY_IO

config SDRAMPWR_4DIMM
	bool

	  Memory clock signals will not be routed properly if this option
	  is set wrong.

	  If your board has 4 DIMM slots, you must use select this option, in
	  your Kconfig file of the board. On boards with 3 DIMM slots,
	  do _not_ select this option.


config NORTHBRIDGE_INTEL_SANDYBRIDGE
	bool
	select NORTHBRIDGE_INTEL_COMMON_MRC_CACHE
	select CPU_INTEL_MODEL_206AX
	select HAVE_DEBUG_RAM_SETUP
	select INTEL_GMA_ACPI
	select RELOCATABLE_RAMSTAGE

config NORTHBRIDGE_INTEL_IVYBRIDGE
	bool
	select NORTHBRIDGE_INTEL_COMMON_MRC_CACHE
	select CPU_INTEL_MODEL_306AX
	select HAVE_DEBUG_RAM_SETUP
	select INTEL_GMA_ACPI
	select RELOCATABLE_RAMSTAGE

if NORTHBRIDGE_INTEL_IVYBRIDGE || NORTHBRIDGE_INTEL_SANDYBRIDGE

config VBOOT
	select VBOOT_STARTS_IN_ROMSTAGE

config USE_NATIVE_RAMINIT
	bool "Use native raminit"
	default y
	help
	  Select if you want to use coreboot implementation of raminit rather than
	  System Agent/MRC.bin. You should answer Y.

config NATIVE_RAMINIT_IGNORE_MAX_MEM_FUSES

	depends on USE_NATIVE_RAMINIT
	help
	  Ignore the mainboard's vendor programmed fuses that might limit the
	  maximum DRAM frequency. By selecting this option the fuses will be
	  ignored and the only limits on DRAM frequency are set by RAM's SPD and
	  hard fuses in southbridge's clockgen.
	  Disabled by default as it might causes system instability.


config SANDYBRIDGE_IVYBRIDGE_LVDS
	def_bool n
	select VGA
	select MAINBOARD_HAS_NATIVE_VGA_INIT

config IF_NATIVE_VGA_INIT
	def_bool y
	depends on MAINBOARD_DO_NATIVE_VGA_INIT
	select VGA
	select INTEL_EDID
	select HAVE_LINEAR_FRAMEBUFFER
	select HAVE_VGA_TEXT_FRAMEBUFFER

config MRC_CACHE_SIZE
	hex


config NORTHBRIDGE_INTEL_NEHALEM
	bool
	select CPU_INTEL_MODEL_2065X
	select VGA
	select INTEL_EDID
	select TSC_MONOTONIC_TIMER
	select INTEL_GMA_ACPI
	select NORTHBRIDGE_INTEL_COMMON_MRC_CACHE
	select ACPI_HUGE_LOWMEM_BACKUP
	select HAVE_LINEAR_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
	select HAVE_VGA_TEXT_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT

if NORTHBRIDGE_INTEL_NEHALEM



config NORTHBRIDGE_SPECIFIC_OPTIONS # dummy
	def_bool y
	select HAVE_DEBUG_RAM_SETUP
	select LAPIC_MONOTONIC_TIMER
	select VGA
	select INTEL_EDID
	select INTEL_GMA_ACPI
	select INTEL_GMA_SSC_ALTERNATE_REF
	select RELOCATABLE_RAMSTAGE
	select HAVE_LINEAR_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
	select HAVE_VGA_TEXT_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT

config CBFS_SIZE
	hex


config SANDYBRIDGE_FSP_SPECIFIC_OPTIONS
	def_bool y
	select PLATFORM_USES_FSP1_0
	select USE_GENERIC_FSP_CAR_INC

config FSP_FILE
	string


config NORTHBRIDGE_INTEL_FSP_SANDYBRIDGE
	bool
	select CPU_INTEL_FSP_MODEL_206AX
	select INTEL_GMA_ACPI

config NORTHBRIDGE_INTEL_FSP_IVYBRIDGE
	bool
	select CPU_INTEL_FSP_MODEL_306AX
	select INTEL_GMA_ACPI

if NORTHBRIDGE_INTEL_FSP_IVYBRIDGE || NORTHBRIDGE_INTEL_FSP_SANDYBRIDGE



config NORTHBRIDGE_INTEL_HASWELL
	bool
	select CPU_INTEL_HASWELL
	select NORTHBRIDGE_INTEL_COMMON_MRC_CACHE
	select INTEL_DDI
	select INTEL_GMA_ACPI
	select RELOCATABLE_RAMSTAGE
	select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM

if NORTHBRIDGE_INTEL_HASWELL

config VBOOT
	select VBOOT_STARTS_IN_ROMSTAGE

config BOOTBLOCK_NORTHBRIDGE_INIT
	string

config HAVE_MRC
	bool "Add a System Agent binary"
	help
	  Select this option to add a System Agent binary to
	  the resulting coreboot image.

 Without this binary coreboot will not work


config RANGELEY_FSP_SPECIFIC_OPTIONS
	def_bool y
	select PLATFORM_USES_FSP1_0
	select USE_GENERIC_FSP_CAR_INC
	select FSP_USES_UPD
	select ENABLE_MRC_CACHE #rangeley FSP always needs MRC data

config FSP_FILE
	string


config NORTHBRIDGE_INTEL_FSP_RANGELEY
	bool
	select CPU_INTEL_FSP_MODEL_406DX

if NORTHBRIDGE_INTEL_FSP_RANGELEY



config NORTHBRIDGE_SPECIFIC_OPTIONS # dummy
	def_bool y
	select HAVE_DEBUG_RAM_SETUP
	select LAPIC_MONOTONIC_TIMER
	select VGA
	select INTEL_GMA_ACPI
	select INTEL_GMA_SSC_ALTERNATE_REF
	select RELOCATABLE_RAMSTAGE
	select INTEL_EDID
	select HAVE_VGA_TEXT_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT

config NORTHBRIDGE_INTEL_SUBTYPE_I945GC
	def_bool n


config I945_LVDS
	def_bool n
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select HAVE_LINEAR_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
	help
	  Selected by mainboards that use native graphics initialization
	  for the LVDS port. A linear framebuffer is only supported for
	  LVDS.


config NORTHBRIDGE_VIA_VX800
	bool
	select NO_MMCONF_SUPPORT
	select HAVE_DEBUG_RAM_SETUP
	select HAVE_DEBUG_SMBUS
	select LATE_CBMEM_INIT

config VIDEO_MB
	int


config NORTHBRIDGE_VIA_VX900
	bool
	select IOAPIC
	select DRIVERS_GENERIC_IOAPIC
	select HAVE_DEBUG_RAM_SETUP
	select HAVE_DEBUG_SMBUS
	select HAVE_HARD_RESET
	select LATE_CBMEM_INIT

if NORTHBRIDGE_VIA_VX900


config NORTHBRIDGE_VIA_CX700
	bool
	select NO_MMCONF_SUPPORT
	select HAVE_DEBUG_RAM_SETUP
	select HAVE_DEBUG_SMBUS
	select HAVE_HARD_RESET
	select IOAPIC
	select SMP
	select LATE_CBMEM_INIT

chipset default value here?
choice

config NORTHBRIDGE_VIA_CN700
	bool
	select NO_MMCONF_SUPPORT
	select HAVE_DEBUG_RAM_SETUP
	select LATE_CBMEM_INIT

 Values are from the CX700 datasheet, not sure if this matches CN700.
chipset default value here?

	bool
	default y if !MAINBOARD_DO_NATIVE_VGA_INIT
	help
	  Don't include default fill_lb_framebuffer() implementation. Select
	  this if your drivers uses MAINBOARD_DO_NATIVE_VGA_INIT but provides
	  its own fill_lb_framebuffer() implementation.

config RAMSTAGE_ADA
	bool
	help
	  Selected by features that use Ada code in ramstage.

config RAMSTAGE_LIBHWBASE
	bool
	select RAMSTAGE_ADA
	help
	  Selected by features that require `libhwbase` in ramstage.

if RAMSTAGE_LIBHWBASE


	default y
	depends on SMP
	help
	  When selected only the BSP CPU will output to early console.

	  Console drivers have unpredictable behaviour if multiple threads
	  attempt to share the same resources without a spinlock.

	help
	  Send coreboot debug output to a serial port.

	  The type of serial port driver selected based on your configuration is
	  shown on the following menu line. Supporting multiple different types
	  of UARTs in one build is not supported.


	int "Index for UART port to use for console"
	default 0
	help

	    0 = 0x3f8, 1 = 0x2f8, 2 = 0x3e8, 3 = 0x2e8

 Early programming in romstage is incorrect as we should

	help
	  Map the Baud rates to an integer.

friendly selection of settings other than 8n1.
config TTYS0_LCS
	int
	default 3

	default n
	depends on PCI
	help
	  If not selected, the last adapter found will be used.

config CONSOLE_NE2K
	bool "Network console over NE2000 compatible Ethernet adapter"

	default 0xe00
	help
	  This is the IO port address for the IO port
conflicting region,
	  32 bytes of IO spaces will be used (and align on 32 bytes
	  boundary, qemu needs broader align)


config CONSOLE_SPI_FLASH
	bool "SPI Flash console output"
	default n
	select BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY if !COMMON_CBFS_SPI_WRAPPER
	help
	  Send coreboot debug output to the SPI Flash in the FMAP CONSOLE area


config DRIVERS_TI_TPS65913_RTC
	bool "TI TPS65913 RTC support"
	default n
	select DRIVERS_TI_TPS65913
	select RTC

config DRIVERS_TI_TPS65913_RTC_BUS
	int "TI TPS65913 RTC bus"

config DRIVERS_XGI_Z9S
	bool
	select DRIVERS_XGI_Z79_COMMON

config DRIVERS_XGI_Z79_COMMON
	bool
	select VGA if VGA_TEXT_FRAMEBUFFER
	select NO_EDID_FILL_FB
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select HAVE_LINEAR_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT
	select HAVE_VGA_TEXT_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT

	default y
	depends on BOARD_EMULATION_QEMU_X86
	depends on MAINBOARD_DO_NATIVE_VGA_INIT
	select HAVE_VGA_TEXT_FRAMEBUFFER
	select HAVE_LINEAR_FRAMEBUFFER
	select VGA
	help
	   VGA driver for qemu emulated vga cards supporting
	   the bochs dispi interface.  This includes

	default n
	depends on !ARCH_X86
	depends on BOOT_DEVICE_SPI_FLASH
	select BOOT_DEVICE_SUPPORTS_WRITES
	help
	 Use common wrapper to interface CBFS to SPI bootrom.


	default y if BOOT_DEVICE_SPI_FLASH && BOOT_DEVICE_SUPPORTS_WRITES
	default n
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash.

if SPI_FLASH

	default n
	depends on HAVE_SMI_HANDLER
	help
	  Select this option if you want SPI flash support in SMM.

config SPI_FLASH_NO_FAST_READ
	bool "Disable Fast Read command"
	default n
	help
	  Select this option if your setup requires to avoid "fast read"s
	  from the SPI flash parts.

config SPI_FLASH_ADESTO
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by Adesto Technologies.

config SPI_FLASH_AMIC
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by AMIC.

config SPI_FLASH_ATMEL
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by Atmel.

config SPI_FLASH_EON
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by EON.

config SPI_FLASH_GIGADEVICE
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by Gigadevice.

config SPI_FLASH_MACRONIX
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by Macronix.

config SPI_FLASH_SPANSION
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by Spansion.

config SPI_FLASH_SST
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by SST.

config SPI_FLASH_STMICRO
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by ST MICRO.

config SPI_FLASH_WINBOND
	bool
	default y if SPI_FLASH_INCLUDE_ALL_DRIVERS
	help
	  Select this option if your chipset driver needs to store certain
	  data in the SPI flash and your SPI flash is made by Winbond.

config SPI_FLASH_FAST_READ_DUAL_OUTPUT_3B

	default n
	depends on SPI_FLASH
	help

	  output command (opcode 0x3b) where the opcode and address are sent
	  to the chip on MOSI and data is received on both MOSI and MISO.


	depends on SPI_TPM

config DRIVER_TPM_SPI_CHIP
	int "Chip Select of the TPM chip on its SPI bus"
	default 0
	depends on SPI_TPM


	def_bool n
	depends on DRIVERS_UART_8250IO

# Select this for mainboard without SuperIO serial port.
config NO_UART_ON_SUPERIO
	def_bool n


config DRIVERS_UART_8250MEM_32
	bool
	default n
	select DRIVERS_UART_8250MEM

config HAVE_UART_SPECIAL
	bool

	bool "Oxford OXPCIe952"
	default n
	depends on PCI && !DRIVERS_UART_8250MEM_32
	select DRIVERS_UART_8250MEM
	select EARLY_PCI_BRIDGE
	select UART_OVERRIDE_REFCLK
	help
	  Support for Oxford OXPCIe952 serial port PCIe cards.
	  Currently only devices with the vendor ID 0x1415 and device ID

config DRIVERS_UART_PL011
	bool
	default n
	select HAVE_UART_SPECIAL

config UART_USE_REFCLK_AS_INPUT_CLOCK
	bool


config PLATFORM_USES_FSP2_0
	bool
	select UDK_2015_BINDING
	help
	  Include FSP 2.0 wrappers and functionality


M XIP"
	default n
	help
place.

config VERIFY_HOBS
blocks"

	bool
	default y if HAS_RECOVERY_MRC_CACHE
	default n
	select VBOOT_HAS_REC_HASH_SPACE

config FSP_PLATFORM_MEMORY_SETTINGS_VERSIONS
	bool
	help
	  This is selected by SoC or mainboard to supply their own
	  concept of a version for the memory settings respectively.
	  This allows deployed systems to bump their version number
	  with the same FSP which will trigger a retrain of the memory.

config HAVE_FSP_BIN
	bool "Use Intel Firmware Support Package"
	help
	  Select this option to add an Intel FSP binary to
	  the resulting coreboot image.

 Without this binary, coreboot builds relying on the FSP


config ENABLE_FSP_FAST_BOOT
	bool "Enable Fast Boot"
	select ENABLE_MRC_CACHE
	default n
	help
	  Enabling this feature will force the MRC data to be cached in NV

	bool
	default n
	help
	  The chipset can select this to use a generic cache_as_ram.inc file
	  that should be good for all FSP based platforms.

config FSP_USES_UPD
	bool
	default n
	help
	  If this FSP uses UPD/VPD data regions, select this in the chipset Kconfig.
endif #PLATFORM_USES_FSP1_0


config PLATFORM_USES_FSP1_1
	bool
	select UEFI_2_4_BINDING
	select INTEL_GMA_ADD_VBT_DATA_FILE if RUN_FSP_GOP
	help
	  Does the code require the Intel Firmware Support Package?


config HAVE_FSP_BIN
	bool "Should the Intel FSP binary be added to the flash image"
	help
	  Select this option to add an Intel FSP binary to
	  the resulting coreboot image.

 Without this binary, coreboot builds relying on the FSP

	bool
	default n
	help
	  If this FSP uses UPD/VPD data regions, select this in the chipset
	  Kconfig.

config USE_GENERIC_FSP_CAR_INC
	bool
	default n
	help
	  The chipset can select this to use a generic cache_as_ram.inc file
	  that should be good for all FSP based platforms.

config CHECKLIST_DATA_FILE_LOCATION

config DRIVERS_ASPEED_AST_COMMON
	bool
	select VGA

config DRIVERS_ASPEED_AST2050
	bool
	select DRIVERS_ASPEED_AST_COMMON

	# Use "select HAVE_USBDEBUG" on southbridges which have Debug Port code.
config HAVE_USBDEBUG
	bool
	default y if HAVE_USBDEBUG_OPTIONS
	default n

# Use "select HAVE_USBDEBUG_OPTIONS" on southbridges with multiple
# EHCI controllers or multiple ports with Debug Port capability
config HAVE_USBDEBUG_OPTIONS
	def_bool n

	default 0
	prompt "Default USB port to use as Debug Port" if HAVE_USBDEBUG_OPTIONS
	help
	  Selects which physical USB port usbdebug dongle is connected to.
	  Setting of 0 means to scan possible ports starting from 1.

	  Intel platforms have hardwired the debug port location and this
	  setting makes no difference there.

	  Hence, if you select the correct port here, you can speed up
	  your boot time. Which USB port number refers to which actual
	  port on your mainboard (potentially also USB pin headers on
specific, and you'll likely

	bool "BeagleBone"
	help
	  Use this to configure the USB hub on BeagleBone board.
	  Do NOT select this for the BeagleBone Black.

config USBDEBUG_DONGLE_FTDI_FT232H
	bool "FTDI FT232H UART"

	default 115200
	depends on USBDEBUG_DONGLE_FTDI_FT232H
	help
	  Select baud rate for FT232H in the range 733..12,000,000. Make
	  sure that your receiving side supports the same setting and your
	  connection works with it. Multiples of 115,200 seem to be a good
	  choice, and EHCI debug usually can't saturate more than 576,000.

config DRIVERS_AS3722_RTC
	bool "AS3722 RTC support"
	default n
	select RTC

config DRIVERS_AS3722_RTC_BUS
	int "AS3722 RTC bus"

config RT8168_GET_MAC_FROM_VPD
	bool
	default n
	select REALTEK_8168_RESET

config RT8168_SET_LED_MODE
	bool
	default n
	select REALTEK_8168_RESET
	help
	  This is to set a customized LED mode to distinguish 10/100/1000
	  link and speed status with limited LEDs avaiable on a board.

config DRIVERS_I2C_ALPS
	bool
	select DRIVERS_I2C_GENERIC

config DRIVERS_I2C_HID
	bool
	select DRIVERS_I2C_GENERIC

config CPU_TI_AM335X
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_VERSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select HAVE_MONOTONIC_TIMER
	select HAVE_UART_SPECIAL
	select BOOTBLOCK_CONSOLE
	select GENERIC_UDELAY
	select UART_OVERRIDE_REFCLK
	select BOOT_DEVICE_NOT_SPI_FLASH
	bool
	default n


config CPU_QEMU_X86
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP

config CPU_AMD_SOCKET_FM2_NON_AGESA
	bool
	select CPU_AMD_MODEL_10XXX
	select PCI_IO_CFG_EXT
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_SOCKET_FM2_NON_AGESA



config CPU_AMD_AGESA_FAMILY16_KB
	bool
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_AGESA_FAMILY16_KB


		version for Kabini platform.
		Enable this option only if you have Socket AM1 board.
		Note that the AGESA release shipped with coreboot does not officially
		support the AM1 socket. Selecting this option might damage your hardware.

endif


config CPU_AMD_AGESA_FAMILY15
	bool
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_AGESA_FAMILY15


	default y if CPU_AMD_AGESA_FAMILY15_TN
	default y if CPU_AMD_AGESA_FAMILY16_KB
	default n
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select DRIVERS_AMD_PI
	select TSC_SYNC_LFENCE
	select UDELAY_LAPIC
	select LAPIC_MONOTONIC_TIMER
	select SPI_FLASH if HAVE_ACPI_RESUME
	select POSTCAR_STAGE if !AGESA_LEGACY_WRAPPER

if CPU_AMD_AGESA


config ENABLE_MRC_CACHE
	bool "Use cached memory configuration"
	default n
	select SPI_FLASH
	help
	  Try to restore memory training results
volatile memory.


config CPU_AMD_AGESA_FAMILY12
	bool
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_AGESA_FAMILY12



config CPU_AMD_AGESA_FAMILY15_TN
	bool
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_AGESA_FAMILY15_TN



config CPU_AMD_AGESA_FAMILY14
	bool
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_AGESA_FAMILY14


config CPU_AMD_SOCKET_F_1207
	bool
	select CPU_AMD_MODEL_10XXX
	select PCI_IO_CFG_EXT
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_SOCKET_F_1207



config CPU_AMD_PI_00730F01
	bool
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_PI_00730F01


	default y if CPU_AMD_PI_00730F01
	default y if CPU_AMD_PI_00660F01
	default n
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select DRIVERS_AMD_PI
	select TSC_SYNC_LFENCE
	select UDELAY_LAPIC
	select LAPIC_MONOTONIC_TIMER
	select SPI_FLASH if HAVE_ACPI_RESUME
	select POSTCAR_STAGE if !BINARYPI_LEGACY_WRAPPER

if CPU_AMD_PI



config CPU_AMD_PI_00630F01
	bool
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_PI_00630F01



config CPU_AMD_PI_00660F01
	bool
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_PI_00660F01


config CPU_AMD_SOCKET_AM2R2
	bool
	select CPU_AMD_MODEL_10XXX
	select PCI_IO_CFG_EXT
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_SOCKET_AM2R2


config CPU_AMD_SOCKET_G34_NON_AGESA
	bool
	select CPU_AMD_MODEL_10XXX
	select PCI_IO_CFG_EXT
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_SOCKET_G34_NON_AGESA


config CPU_AMD_MODEL_FXX
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select MMX
	select SSE
	select SSE2
	select TSC_SYNC_LFENCE
	select UDELAY_LAPIC
	select SUPPORT_CPU_UCODE_IN_CBFS
	select ACPI_HUGE_LOWMEM_BACKUP

if CPU_AMD_MODEL_FXX
config CPU_ADDR_BITS

config CPU_AMD_SOCKET_AM2
	bool
	select K8_REV_F_SUPPORT
	# Opteron K8 1G HT support
	select K8_HT_FREQ_1G_SUPPORT
	select CPU_AMD_MODEL_FXX
	select X86_AMD_FIXED_MTRRS

config CPU_SOCKET_TYPE
	hex

config CPU_AMD_SOCKET_F
	bool
	select K8_REV_F_SUPPORT
	select K8_HT_FREQ_1G_SUPPORT
	select CPU_AMD_MODEL_FXX
	select X86_AMD_FIXED_MTRRS

config CPU_SOCKET_TYPE
	hex

config CPU_AMD_SOCKET_C32_NON_AGESA
	bool
	select CPU_AMD_MODEL_10XXX
	select PCI_IO_CFG_EXT
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_SOCKET_C32_NON_AGESA



config SOCKET_SPECIFIC_OPTIONS
	def_bool y
	select CPU_AMD_MODEL_FXX
	select X86_AMD_FIXED_MTRRS

config DCACHE_RAM_BASE
	hex

config CPU_AMD_MODEL_10XXX
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SSE
	select SSE2
	select TSC_SYNC_LFENCE
	select UDELAY_LAPIC
	select HAVE_MONOTONIC_TIMER
	select SUPPORT_CPU_UCODE_IN_CBFS
	select CPU_MICROCODE_MULTIPLE_FILES if !CPU_MICROCODE_CBFS_NONE
	select ACPI_HUGE_LOWMEM_BACKUP

if CPU_AMD_MODEL_10XXX



config SOCKET_SPECIFIC_OPTIONS
	def_bool y
	select K8_REV_F_SUPPORT
	select K8_HT_FREQ_1G_SUPPORT
	select CPU_AMD_MODEL_FXX
	select X86_AMD_FIXED_MTRRS

config CPU_SOCKET_TYPE
	hex

config CPU_AMD_SOCKET_939
	bool
	select CPU_AMD_MODEL_FXX
	select X86_AMD_FIXED_MTRRS


config SOCKET_SPECIFIC_OPTIONS
	def_bool y
	select K8_HT_FREQ_1G_SUPPORT
	select CPU_AMD_MODEL_FXX
	select X86_AMD_FIXED_MTRRS

config DCACHE_RAM_BASE
	hex

config CPU_AMD_GEODE_LX
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32

if CPU_AMD_GEODE_LX

config CPU_SPECIFIC_OPTIONS
	def_bool y
	select NO_MMCONF_SUPPORT
	select TSC_MONOTONIC_TIMER

config DCACHE_RAM_BASE
	hex

	bool "Add a VSA image"
	default y
	help
	  Select this option if you have an AMD Geode LX vsa that you would
	  like to add to your ROM.

	  You will be able to specify the location and file name of the

config CPU_AMD_SOCKET_ASB2
	bool
	select CPU_AMD_MODEL_10XXX
	select PCI_IO_CFG_EXT
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_SOCKET_ASB2


config CPU_AMD_SOCKET_AM3
	bool
	select CPU_AMD_MODEL_10XXX
	select PCI_IO_CFG_EXT
	select X86_AMD_FIXED_MTRRS

if CPU_AMD_SOCKET_AM3


	default n
	depends on CACHE_AS_RAM
	help
	  This option is selected if there is no need to migrate CAR globals.
	  All stages which use CAR globals can directly access the variables
	  from their linked addresses.


config	MMX
	bool
	help
	  Select MMX in your socket or model Kconfig if your CPU has MMX
	  streaming SIMD instructions. ROMCC can build more efficient
	  code if it can spill to MMX registers.

config SSE
	bool
	help
	  Select SSE in your socket or model Kconfig if your CPU has SSE
	  streaming SIMD instructions. ROMCC can build more efficient
	  code if it can spill to SSE (aka XMM) registers.

config SSE2
	bool
	default n
	select SSE
	help
	  Select SSE2 in your socket or model Kconfig if your CPU has SSE2
	  streaming SIMD instructions. Some parts of coreboot can be built
	  with more efficient code if SSE2 instructions are available.



config USES_MICROCODE_HEADER_FILES
	def_bool n
	select SUPPORT_CPU_UCODE_IN_CBFS
	help
	  This is selected by a board or chipset to set the default for the
	  microcode source choice to a list of external microcode headers

choice

config CPU_MICROCODE_CBFS_GENERATE
	bool "Generate from tree"
	help
	  Select this option if you want microcode updates to be assembled when
	  building coreboot and included in the final image as a separate CBFS
coded into ramstage.

	  The microcode file may be removed from the ROM image at a later
	  time with cbfstool, if desired.

	  If unsure, select this option.

config CPU_MICROCODE_CBFS_EXTERNAL_HEADER
	bool "Include external microcode header files"
	help
	  Select this option if you want to include external c header files
	  containing the CPU microcode. This will be included as a separate
	  file in CBFS.

 only select this option if you are sure the
	  microcode that you have is newer than the microcode shipping with
	  coreboot.

	  The microcode file may be removed from the ROM image at a later
	  time with cbfstool, if desired.

	  If unsure, select "Generate from tree"

config CPU_MICROCODE_CBFS_NONE
	bool "Do not include microcode updates"
	help
	  Select this option if you do not want CPU microcode included in CBFS.
coded into the source
	  tree and is not loaded from CBFS. In this case, microcode will still
	  be updated. There is a push to move all microcode to CBFS, but this

	  Microcode may be added to the ROM image at a later time with cbfstool,
	  if desired.

	  If unsure, select "Generate from tree"


	  Microcode updates intend to solve issues that have been discovered

	  will hang when changing the frequency.

	  Make sure you have a way of flashing the ROM externally before
	  selecting this option.

endchoice


	default n
	depends on CPU_MICROCODE_CBFS_GENERATE
	help
	  Select this option to install separate microcode container files into
	  CBFS instead of using the traditional monolithic microcode file format.

config CPU_MICROCODE_HEADER_FILES

config LAPIC_MONOTONIC_TIMER
	def_bool n
	depends on UDELAY_LAPIC
	select HAVE_MONOTONIC_TIMER
	help
	  Expose monotonic time using the local APIC.


config TSC_MONOTONIC_TIMER
	def_bool n
	depends on UDELAY_TSC
	select HAVE_MONOTONIC_TIMER
	help
	  Expose monotonic time using the TSC.

# This option is used in code but never selected.
config UDELAY_TIMER2
	bool
	default n

	bool
	default n
	help
	  The CPU driver should select this if the CPU needs
	  to execute an lfence instruction in order to synchronize
	  rdtsc. This is true for all modern AMD CPUs.


	bool
	default n
	help
	  The CPU driver should select this if the CPU needs
	  to execute an mfence instruction in order to synchronize
	  rdtsc. This is true for all modern Intel CPUs.


config SMM_TSEG
	bool
	default n
	select RELOCATABLE_MODULES

config SMM_MODULE_HEAP_SIZE
	hex

	bool
	default n
	help
	  Selected for Intel processors/platform combinations that use the
	  Intel Firmware Support Package (FSP) 1.0 for initialization.

config MIRROR_PAYLOAD_TO_RAM_BEFORE_LOADING


config CPU_QEMU_POWER8
	bool
	select ARCH_BOOTBLOCK_POWER8
	select ARCH_VERSTAGE_POWER8
	select ARCH_ROMSTAGE_POWER8
	select ARCH_RAMSTAGE_POWER8


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SSE2
	select UDELAY_TSC
	select TSC_CONSTANT_RATE
	select TSC_MONOTONIC_TIMER
	select SMM_TSEG
	select SUPPORT_CPU_UCODE_IN_CBFS
	#select AP_IN_SIPI_WAIT
	select TSC_SYNC_MFENCE
	select CPU_INTEL_COMMON

config BOOTBLOCK_CPU_INIT
	string


config CPU_INTEL_SOCKET_FC_PGA370
	bool
	select CPU_INTEL_MODEL_68X
	select MMX
	select SSE

if CPU_INTEL_SOCKET_FC_PGA370


config CPU_INTEL_SOCKET_BGA956
	bool
	select CPU_INTEL_MODEL_1067X
	select MMX
	select SSE

if CPU_INTEL_SOCKET_BGA956


config CPU_INTEL_SOCKET_MPGA478MN
	bool
	select CPU_INTEL_MODEL_1067X
	select CPU_INTEL_MODEL_6FX
	select MMX
	select SSE

if CPU_INTEL_SOCKET_MPGA478MN


config CPU_INTEL_MODEL_F0X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS

config CPU_INTEL_SOCKET_MPGA478
	bool
	select CPU_INTEL_MODEL_69X
	select CPU_INTEL_MODEL_6DX


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select PLATFORM_USES_FSP1_0
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SSE2
	select UDELAY_LAPIC
	select SMM_TSEG
	select SUPPORT_CPU_UCODE_IN_CBFS
	select PARALLEL_CPU_INIT
	select TSC_SYNC_MFENCE
	select LAPIC_MONOTONIC_TIMER
	select CPU_INTEL_COMMON

config BOOTBLOCK_CPU_INIT
	string

config CPU_INTEL_MODEL_106CX
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SSE2
	select UDELAY_LAPIC
	select SIPI_VECTOR_IN_ROM
	select AP_IN_SIPI_WAIT
	select TSC_SYNC_MFENCE
	select SUPPORT_CPU_UCODE_IN_CBFS
	select SERIALIZED_SMM_INITIALIZATION
	select CPU_INTEL_COMMON

if CPU_INTEL_MODEL_106CX



config SOCKET_SPECIFIC_OPTIONS # dummy
	def_bool y
	select MMX
	select SSE

endif

config CPU_INTEL_SOCKET_MPGA603
	bool
	select CPU_INTEL_MODEL_F0X
	select CPU_INTEL_MODEL_F1X
	select CPU_INTEL_MODEL_F2X


config SOCKET_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_MODEL_F2X
	select CPU_INTEL_MODEL_F3X
	select CPU_INTEL_MODEL_F4X
	select MMX
	select SSE
	select UDELAY_TSC
	select SIPI_VECTOR_IN_ROM

# mPGA604 are usually Intel Netburst CPUs which should have SSE2
# but the ramtest.c code on the Dell S1850 seems to choke on


config SOCKET_SPECIFIC_OPTIONS # dummy
	def_bool y
	select MMX
	select SSE
	select SSE2

endif

config CPU_INTEL_MODEL_65X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SSE
	select SSE2
	select UDELAY_TSC
	select TSC_CONSTANT_RATE
	select SMM_TSEG
	select SUPPORT_CPU_UCODE_IN_CBFS
	select PARALLEL_CPU_INIT
	#select AP_IN_SIPI_WAIT
	select TSC_SYNC_MFENCE
	select CPU_INTEL_COMMON

config BOOTBLOCK_CPU_INIT
	string

config CPU_INTEL_MODEL_6FX
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SSE2
	select UDELAY_LAPIC
	select AP_IN_SIPI_WAIT
	select TSC_SYNC_MFENCE
	select SUPPORT_CPU_UCODE_IN_CBFS
	select CPU_INTEL_COMMON


config SOCKET_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_MODEL_6EX
	select CPU_INTEL_MODEL_6FX
	select MMX
	select SSE

config DCACHE_RAM_BASE
	hex

config CPU_INTEL_MODEL_1067X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SSE2
	select UDELAY_LAPIC
	select TSC_SYNC_MFENCE
	select SUPPORT_CPU_UCODE_IN_CBFS
	select CPU_INTEL_COMMON


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select PLATFORM_USES_FSP1_0
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SSE2
	select UDELAY_LAPIC
	select SUPPORT_CPU_UCODE_IN_CBFS
	select PARALLEL_CPU_INIT
	select TSC_SYNC_MFENCE
	select LAPIC_MONOTONIC_TIMER
	select CPU_INTEL_COMMON

	# Microcode header files are delivered in FSP package
	select USES_MICROCODE_HEADER_FILES if HAVE_FSP_BIN

choice
	prompt "Rangeley CPU Stepping"


config SOCKET_SPECIFIC_OPTIONS
	def_bool y
	select CPU_INTEL_MODEL_106CX
	select MMX
	select SSE

config DCACHE_RAM_BASE
	hex


config SOCKET_SPECIFIC_OPTIONS # dummy
	def_bool y
	select MMX
	select SSE

endif


config CPU_INTEL_MODEL_68X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS

config CPU_INTEL_MODEL_F2X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS

config CPU_INTEL_MODEL_F3X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS

config CPU_INTEL_MODEL_6EX
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SSE2
	select UDELAY_LAPIC
	select AP_IN_SIPI_WAIT
	select TSC_SYNC_MFENCE
	select SUPPORT_CPU_UCODE_IN_CBFS
	select CPU_INTEL_COMMON

config CPU_INTEL_FIRMWARE_INTERFACE_TABLE
	def_bool n
	help
	  This option selects building a Firmware Interface Table (FIT).

config CPU_INTEL_NUM_FIT_ENTRIES
	int
	default 4
	depends on CPU_INTEL_FIRMWARE_INTERFACE_TABLE
	help
	  This option selects the number of empty entries in the FIT table.


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select HAVE_MONOTONIC_TIMER
	select SMP
	select MMX
	select SSE
	select SSE2
	select UDELAY_TSC
	select TSC_CONSTANT_RATE
	select SMM_TSEG
	select RELOCATABLE_MODULES
	select RELOCATABLE_RAMSTAGE
	select SUPPORT_CPU_UCODE_IN_CBFS
	#select AP_IN_SIPI_WAIT
	select TSC_SYNC_MFENCE
	select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
	select PARALLEL_CPU_INIT
	select PARALLEL_MP
	select CPU_INTEL_COMMON

config BOOTBLOCK_CPU_INIT
	string

	  The haswell romstage code caches the loaded ramstage program
	  in SMM space. On S3 wake the romstage will copy over a fresh
	  ramstage that was cached in the SMM space. This option determines
	  the action to take when the ramstage cache is invalid. If selected
	  the system will reset otherwise the ramstage will be reloaded from
	  cbfs.


config CPU_INTEL_MODEL_F1X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS

config CPU_INTEL_MODEL_6BX
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS


config SLOT_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_MODEL_65X
	select CPU_INTEL_MODEL_67X
	select CPU_INTEL_MODEL_68X
	select CPU_INTEL_MODEL_6BX
	select CPU_INTEL_MODEL_6XX

config DCACHE_RAM_BASE
	hex

config CPU_INTEL_MODEL_67X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS


config SOCKET_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_MODEL_6FX
	select CPU_INTEL_MODEL_F3X
	select CPU_INTEL_MODEL_F4X
#	select CPU_INTEL_MODEL_F6X
#	select CPU_INTEL_MODEL_1066X
	select CPU_INTEL_MODEL_1067X
	select MMX
	select SSE
	select SIPI_VECTOR_IN_ROM

config DCACHE_RAM_SIZE
	hex


config SOCKET_SPECIFIC_OPTIONS # dummy
	def_bool y
	select CPU_INTEL_MODEL_106CX
	select MMX
	select SSE

config DCACHE_RAM_BASE
	hex

config CPU_INTEL_MODEL_6XX
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS

config CPU_INTEL_MODEL_F4X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS


config SOCKET_SPECIFIC_OPTIONS # dummy
	def_bool y
	select MMX
	select SSE

endif


config SOCKET_SPECIFIC_OPTIONS # dummy
	def_bool y
	select MMX
	select SSE

endif # CPU_INTEL_SOCKET_LGA1155

config CPU_INTEL_MODEL_69X
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS


config CPU_INTEL_SOCKET_PGA370
	bool
	select CPU_INTEL_MODEL_6XX
	select MMX

if CPU_INTEL_SOCKET_PGA370


config CPU_INTEL_MODEL_6DX
	bool
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SUPPORT_CPU_UCODE_IN_CBFS


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select UDELAY_TSC
	select MMX
	select SSE2
	select SUPPORT_CPU_UCODE_IN_CBFS

config DCACHE_RAM_BASE
	hex


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select UDELAY_TSC
	select MMX
	select IOAPIC_INTERRUPTS_ON_APIC_SERIAL_BUS

endif # CPU_VIA_C3


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	# Missing tsc_freq_mhz and TSC_CONSTANT_RATE
	#select UDELAY_TSC
	select UDELAY_IO
	select MMX
	select SSE2

config DCACHE_RAM_BASE
	hex


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_VERSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select HAVE_MONOTONIC_TIMER
	select HAVE_UART_SPECIAL
	select BOOTBLOCK_CONSOLE
	select UART_OVERRIDE_REFCLK
	select BOOT_DEVICE_NOT_SPI_FLASH

endif # if CPU_ALLWINNER_A10

config CPU_ARMLTD_CORTEX_A9
	bool
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_VERSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	default n

if CPU_ARMLTD_CORTEX_A9

config SOC_BROADCOM_CYGNUS
	bool
	default n
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_VERSTAGE_ARMV7
	select BOOTBLOCK_CONSOLE
	select GENERIC_UDELAY
	select HAVE_MONOTONIC_TIMER
	select HAVE_UART_SPECIAL
	select GENERIC_GPIO_LIB

if SOC_BROADCOM_CYGNUS

config VBOOT
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_RETURN_FROM_VERSTAGE

config CONSOLE_SERIAL_UART_ADDRESS
	hex

config SOC_MARVELL_MVMAP2315
	bool
	default n
	select ARCH_BOOTBLOCK_ARMV7_R
	select ARCH_RAMSTAGE_ARMV8_64
	select ARCH_ROMSTAGE_ARMV8_64
	select ARCH_VERSTAGE_ARMV8_64
	select BOOTBLOCK_CONSOLE
	select COLLECT_TIMESTAMPS
	select DRIVERS_UART_8250MEM_32
	select HAVE_HARD_RESET
	select HAVE_MONOTONIC_TIMER
	select GENERIC_UDELAY
	select UNCOMPRESSED_RAMSTAGE
	select UART_OVERRIDE_REFCLK

if SOC_MARVELL_MVMAP2315

config VBOOT
	select VBOOT_STARTS_IN_ROMSTAGE

config CONSOLE_SERIAL_MVMAP2315_UART_ADDRESS
	hex

#

config CPU_IMGTEC_PISTACHIO
	select ARCH_BOOTBLOCK_MIPS
	select ARCH_VERSTAGE_MIPS
	select ARCH_ROMSTAGE_MIPS
	select ARCH_RAMSTAGE_MIPS
	select GENERIC_UDELAY
	select HAVE_MONOTONIC_TIMER
	select HAVE_UART_SPECIAL
	select GENERIC_GPIO_LIB
	select HAVE_HARD_RESET
	select UART_OVERRIDE_REFCLK
	bool

if CPU_IMGTEC_PISTACHIO

	  This option builds in the Platform Security Processor initialization
	  functions.

config SOC_AMD_PSP_SELECTABLE_SMU_FW
	bool
	default n
	help
	  Some PSP implementations allow storing SMU firmware into cbfs and
	  calling the PSP to load the blobs at the proper time.

	  The soc/<codename> should select this if its PSP supports the feature
	  and each mainboard can choose to select an appropriate fanless or
	  fanned set of blobs.  Ask your AMD representative whether your APU
	  is considered fanless.

	bool
	default n
	help
	  Select this option to add S3 related functions to the build.


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select ACPI_AMD_HARDWARE_SLEEP_VALUES
	select DRIVERS_I2C_DESIGNWARE
	select GENERIC_GPIO_LIB
	select IOAPIC
	select HAVE_USBDEBUG_OPTIONS
	select HAVE_HARD_RESET
	select UDELAY_TSC
	select HAVE_MONOTONIC_TIMER
	select TSC_MONOTONIC_TIMER
	select TSC_CONSTANT_RATE
	select SPI_FLASH if HAVE_ACPI_RESUME
	select TSC_SYNC_LFENCE
	select COLLECT_TIMESTAMPS
	select SOC_AMD_PI
	select SOC_AMD_COMMON
	select SOC_AMD_COMMON_BLOCK
	select SOC_AMD_COMMON_BLOCK_PCI
	select SOC_AMD_COMMON_BLOCK_PI
	select SOC_AMD_COMMON_BLOCK_PSP
	select SOC_AMD_COMMON_BLOCK_CAR
	select SOC_AMD_COMMON_BLOCK_S3
	select C_ENVIRONMENT_BOOTBLOCK
	select BOOTBLOCK_CONSOLE
	select BOOT_DEVICE_SUPPORTS_WRITES if BOOT_DEVICE_SPI_FLASH
	select RELOCATABLE_MODULES
	select PARALLEL_MP
	select PARALLEL_MP_AP_WORK
	select HAVE_SMI_HANDLER
	select SMM_TSEG
	select RELOCATABLE_RAMSTAGE
	select POSTCAR_STAGE
	select POSTCAR_CONSOLE
	select SSE
	select SSE2
	select RTC

config VBOOT
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT

config UDELAY_LAPIC_FIXED_FSB
	int

	default 0
	range 0 6
	help
	  Select the mode in which SATA should be driven.
	  The default is NATIVE.
 NATIVE mode does not require a ROM.
 AHCI may work with or without AHCI ROM. It depends on the payload support.

config STONEYRIDGE_LEGACY_FREE
	bool "System is legacy free"
	help
	  Select y if there is no keyboard controller in the system.
	  This sets variables in AGESA and ACPI.

config SERIRQ_CONTINUOUS_MODE

config STONEYRIDGE_UART
	bool "UART controller on Stoney Ridge"
	default n
	select DRIVERS_UART_8250MEM
	select DRIVERS_UART_8250MEM_32
	select NO_UART_ON_SUPERIO
	select UART_OVERRIDE_REFCLK
	help
	  There are two UART controllers in Stoney Ridge.
mapped. UART


config SOC_AMD_SMU_FANLESS
	bool
	depends on SOC_AMD_PSP_SELECTABLE_SMU_FW
	default n if SOC_AMD_SMU_NOTFANLESS
	default y

config SOC_AMD_SMU_FANNED
	bool
	depends on SOC_AMD_PSP_SELECTABLE_SMU_FW
	default n
	select SOC_AMD_SMU_NOTFANLESS

 do not use
	bool
	depends on SOC_AMD_PSP_SELECTABLE_SMU_FW

config AMDFW_OUTSIDE_CBFS
	bool "The AMD firmware is outside CBFS"
	default n
	help
	  The AMDFW (PSP) is typically locatable in cbfs.  Select this
	  option to manually attach the generated amdfw.rom outside of
	  cbfs.  The location is selected by the FWM position.

config AMD_FWM_POSITION_INDEX
	int "Firmware Directory Table location (0 to 5)"

config CPU_SAMSUNG_EXYNOS5420
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_VERSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select HAVE_MONOTONIC_TIMER
	select GENERIC_UDELAY
	select HAVE_UART_SPECIAL
	select RELOCATABLE_MODULES
	bool
	default n

if CPU_SAMSUNG_EXYNOS5420

config VBOOT
	select VBOOT_STARTS_IN_ROMSTAGE

endif

config CPU_SAMSUNG_EXYNOS5250
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_VERSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select HAVE_MONOTONIC_TIMER
	select GENERIC_UDELAY
	select HAVE_UART_SPECIAL
	select BOOTBLOCK_CONSOLE
	select HAVE_HARD_RESET
	bool
	default n

if CPU_SAMSUNG_EXYNOS5250

config VBOOT
	select VBOOT_STARTS_IN_ROMSTAGE

endif

config SOC_UCB_RISCV
	select ARCH_RISCV
	select ARCH_BOOTBLOCK_RISCV
	select ARCH_VERSTAGE_RISCV
	select ARCH_ROMSTAGE_RISCV
	select ARCH_RAMSTAGE_RISCV
	select BOOTBLOCK_CONSOLE
	bool
	default n


config SOC_QC_IPQ40XX
	bool
	default n
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_VERSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select BOOTBLOCK_CONSOLE
	select HAVE_UART_SPECIAL
	select GENERIC_GPIO_LIB
	select HAVE_MONOTONIC_TIMER

if SOC_QC_IPQ40XX

config VBOOT
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_RETURN_FROM_VERSTAGE
	select VBOOT_VBNV_FLASH

config IPQ_QFN_PART
	bool

config SOC_QC_IPQ806X
	bool
	default n
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_VERSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select BOOTBLOCK_CONSOLE
	select HAVE_UART_SPECIAL
	select GENERIC_GPIO_LIB

if SOC_QC_IPQ806X

config VBOOT
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_VBNV_FLASH
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_RETURN_FROM_VERSTAGE

config MBN_ENCAPSULATION
	depends on USE_BLOBS


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select BOOT_DEVICE_SUPPORTS_WRITES
	select CACHE_MRC_SETTINGS
	select CPU_INTEL_TURBO_NOT_PACKAGE_SCOPED
	select SUPPORT_CPU_UCODE_IN_CBFS
	select HAVE_SMI_HANDLER
	select HAVE_HARD_RESET
	select NO_FIXED_XIP_ROM_SIZE
	select RELOCATABLE_MODULES
	select RELOCATABLE_RAMSTAGE
	select PARALLEL_MP
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select REG_SCRIPT
	select RTC
	select SMM_TSEG
	select SMP
	select SPI_FLASH
	select SSE2
	select SUPPORT_CPU_UCODE_IN_CBFS
	select TSC_CONSTANT_RATE
	select TSC_MONOTONIC_TIMER
	select TSC_SYNC_MFENCE
	select UDELAY_TSC
	select SOC_INTEL_COMMON
	select HAVE_INTEL_FIRMWARE
	select HAVE_SPI_CONSOLE_SUPPORT

config VBOOT
	select VBOOT_STARTS_IN_ROMSTAGE

config BOOTBLOCK_CPU_INIT
	string

	bool "Add a Memory Reference Code binary"
	default y
	help
	  Select this option to add a blob containing
	  memory reference code.
 Without this binary coreboot will not work


	  The baytrail romstage code caches the loaded ramstage program
	  in SMM space. On S3 wake the romstage will copy over a fresh
	  ramstage that was cached in the SMM space. This option determines
	  the action to take when the ramstage cache is invalid. If selected
	  the system will reset otherwise the ramstage will be reloaded from
	  cbfs.


config SOC_INTEL_GLK
	bool
	default n
	select SOC_INTEL_APOLLOLAKE
	select SOC_INTEL_COMMON_BLOCK_CPU_MPINIT
	select SOC_INTEL_COMMON_BLOCK_SGX
	help
	  Intel GLK support



config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_RAMSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_VERSTAGE_X86_32
	select BOOTBLOCK_CONSOLE
	select BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY if BOOT_DEVICE_SPI_FLASH
	select BOOT_DEVICE_SUPPORTS_WRITES
	# CPU specific options
	select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
	select IOAPIC
	select PCR_COMMON_IOSF_1_0
	select SMP
	select SSE2
	select SUPPORT_CPU_UCODE_IN_CBFS
	# Audio options
	select ACPI_NHLT
	select SOC_INTEL_COMMON_NHLT
	# Misc options
	select C_ENVIRONMENT_BOOTBLOCK
	select CACHE_MRC_SETTINGS
	select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM if RELOCATABLE_RAMSTAGE
	select COLLECT_TIMESTAMPS
	select COMMON_FADT
	select FSP_PLATFORM_MEMORY_SETTINGS_VERSIONS
	select GENERIC_GPIO_LIB
	select HAVE_INTEL_FIRMWARE
	select HAVE_SMI_HANDLER
	select MRC_SETTINGS_PROTECT
	select MRC_SETTINGS_VARIABLE_DATA
	select NO_FIXED_XIP_ROM_SIZE
	select NO_XIP_EARLY_STAGES
	select PARALLEL_MP
	select PARALLEL_MP_AP_WORK
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select PCIEXP_CLK_PM
	select PCIEXP_L1_SUB_STATE
	select PCIEX_LENGTH_256MB
	select POSTCAR_CONSOLE
	select POSTCAR_STAGE
	select REG_SCRIPT
	select RELOCATABLE_RAMSTAGE	# Build fails if this is not selected
	select RTC
	select SMM_TSEG
	select SA_ENABLE_IMR
	select SOC_INTEL_COMMON
	select SOC_INTEL_COMMON_ACPI_WAKE_SOURCE
	select SOC_INTEL_COMMON_BLOCK
	select SOC_INTEL_COMMON_BLOCK_ACPI
	select SOC_INTEL_COMMON_BLOCK_CPU
	select SOC_INTEL_COMMON_BLOCK_DSP
	select SOC_INTEL_COMMON_BLOCK_FAST_SPI
	select SOC_INTEL_COMMON_BLOCK_GPIO
	select SOC_INTEL_COMMON_BLOCK_GPIO_MULTI_ACPI_DEVICES
	select SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG
	select SOC_INTEL_COMMON_BLOCK_GPIO_IOSTANDBY
	select SOC_INTEL_COMMON_BLOCK_GRAPHICS
	select SOC_INTEL_COMMON_BLOCK_ITSS
	select SOC_INTEL_COMMON_BLOCK_I2C
	select SOC_INTEL_COMMON_BLOCK_LPC
	select SOC_INTEL_COMMON_BLOCK_LPSS
	select SOC_INTEL_COMMON_BLOCK_PCR
	select SOC_INTEL_COMMON_BLOCK_P2SB
	select SOC_INTEL_COMMON_BLOCK_PMC
	select SOC_INTEL_COMMON_BLOCK_SRAM
	select SOC_INTEL_COMMON_BLOCK_RTC
	select SOC_INTEL_COMMON_BLOCK_SA
	select SOC_INTEL_COMMON_BLOCK_SCS
	select SOC_INTEL_COMMON_BLOCK_TIMER
	select SOC_INTEL_COMMON_BLOCK_UART
	select SOC_INTEL_COMMON_BLOCK_XDCI
	select SOC_INTEL_COMMON_BLOCK_XHCI
	select SOC_INTEL_COMMON_BLOCK_SMM
	select SOC_INTEL_COMMON_BLOCK_SPI
	select SOC_INTEL_COMMON_BLOCK_CSE
	select SOC_INTEL_COMMON_GFX_OPREGION
	select UDELAY_TSC
	select TSC_CONSTANT_RATE
	select TSC_MONOTONIC_TIMER
	select HAVE_MONOTONIC_TIMER
	select PLATFORM_USES_FSP2_0
	select HAVE_HARD_RESET
	select INTEL_GMA_ADD_VBT_DATA_FILE if RUN_FSP_GOP
	select HAVE_FSP_GOP

config CHROMEOS
	select CHROMEOS_RAMOOPS_DYNAMIC

config VBOOT
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_OPROM_MATTERS
	select VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_VBNV_CMOS
	select VBOOT_VBNV_CMOS_BACKUP_TO_FLASH

config TPM_ON_FAST_SPI
	bool
	default n
	select LPC_TPM
	help
	 TPM part is conntected on Fast SPI interface, but the LPC MMIO
	 TPM transactions are decoded and serialized over the SPI interface.

	hex
	default 0xd0000000
	help
	  This option allows you to select MMIO Base Address of sideband bus.

config DCACHE_RAM_BASE
	hex

	default 0xde000000

config SOC_UART_DEBUG
	bool "Enable SoC UART debug port selected by UART_FOR_CONSOLE."
	default n
	select CONSOLE_SERIAL
	select DRIVERS_UART
	select DRIVERS_UART_8250MEM_32
	select NO_UART_ON_SUPERIO

# 32KiB bootblock is all that is mapped in by the CSE at top of 4GiB.
config C_ENV_BOOTBLOCK_SIZE

	default CAR_CQOS if !SOC_INTEL_GLK
	default CAR_NEM
	help
ram (CAR) is set up.

config CAR_NEM
evict mode"
	select SOC_INTEL_COMMON_BLOCK_CAR
	select INTEL_CAR_NEM
	help
Evict mode. This method
exist, because cache fills are


config CAR_CQOS
	bool "Cache Quality of Service"
	select SOC_INTEL_COMMON_BLOCK_CAR
	select INTEL_CAR_CQOS
	help
grained control of cache
	  usage. As result, it is possible to set up portion of L2 cache for


config USE_APOLLOLAKE_FSP_CAR
	bool "Use FSP CAR"
	select FSP_CAR
	help
Ram.


	default NO_COMMON_MPINIT if SOC_INTEL_APOLLOLAKE
	default COMMON_MPINIT
	help
	  This option allows you to select MP Init Code path either
	  from Intel Common Code implementation, or from SOC files.

config NO_COMMON_MPINIT


config COMMON_MPINIT
	bool "Using Common MP Init code"
	select SOC_INTEL_COMMON_BLOCK_CPU_MPINIT
	help
	  Common code MP Init path is used.



config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_RAMSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_VERSTAGE_X86_32
	select BOOTBLOCK_CONSOLE
	select BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY if BOOT_DEVICE_SPI_FLASH
	select BOOT_DEVICE_SUPPORTS_WRITES
	select POSTCAR_CONSOLE
	select SOC_INTEL_COMMON
	select SOC_INTEL_COMMON_RESET
	select PLATFORM_USES_FSP2_0
	select HAVE_HARD_RESET
	select POSTCAR_STAGE
	select C_ENVIRONMENT_BOOTBLOCK
	select IOAPIC
	select HAVE_SMI_HANDLER
	select SMM_TSEG
	select CACHE_MRC_SETTINGS
	select RELOCATABLE_RAMSTAGE     # Build fails if this is not selected
	select PARALLEL_MP
	select SMP
	select SOC_INTEL_COMMON_BLOCK
#	select SOC_INTEL_COMMON_BLOCK_SA
	select SOC_INTEL_COMMON_BLOCK_FAST_SPI
	select TSC_CONSTANT_RATE
	select TSC_MONOTONIC_TIMER
	select TSC_SYNC_MFENCE
	select UDELAY_TSC

config FSP_T_ADDR
T (temp ram init) binary location"

	default 0x0

choice
	prompt "UART mode selection"
	default NON_LEGACY_UART_MODE

config NON_LEGACY_UART_MODE


config ENABLE_HSUART
	depends on (!DRIVERS_UART_8250IO && NON_LEGACY_UART_MODE)
speed UART debug port selected by UART_FOR_CONSOLE."
	default n
	select CONSOLE_SERIAL
	select DRIVERS_UART
	select DRIVERS_UART_8250MEM

config CONSOLE_UART_BASE_ADDRESS
	depends on ENABLE_HSUART

evict mode"
	depends on !FSP_CAR
	default y
	select SOC_INTEL_COMMON_BLOCK_CAR
	select INTEL_CAR_NEM_ENHANCED
	help
Evict mode) is that code and data sizes
	  are derived from the requirement to not write out any modified cache line.

	help
	  Maximum number of GSPI controllers supported by the PCH. SoC
	  must define this config if SOC_INTEL_COMMON_BLOCK_GSPI is
	  selected.

config SOC_INTEL_COMMON_BLOCK_GSPI_VERSION_2
	bool
	default n
	select SOC_INTEL_COMMON_BLOCK_GSPI
	help
	  Intel Processor Common GSPI support with quirks to handle
	  SPI_CS_CONTROL changes introduced in CNL.

	default 0x4000000 if (PCIEX_LENGTH_64MB)
	default 0x10000000
	help
	  This option allows you to select length of PCIEX region.

config PCIEX_LENGTH_256MB
	bool

config SOC_INTEL_COMMON_BLOCK_UART
	bool
	select SOC_INTEL_COMMON_BLOCK_LPSS
	help
	  Intel Processor common UART support


	bool
	default n
	help
	  This option selects Intel Common CPU Model support code
	  which provides various CPU related APIs which are common
	  between all Intel Processor families. Common CPU code is supported
	  for SOCs starting from SKL,KBL,APL, and future.

	bool
	default n
	help
	  This option selects Intel Common CPU MP Init code. In
	  this common MP Init mechanism, the MP Init is occurring before
	  calling FSP Silicon Init. Hence, MP Init will be pulled to
	  BS_DEV_INIT_CHIPS Entry. And on Exit of BS_DEV_INIT, it is

	bool
	default n
	help
ram (CAR) is set up.

config INTEL_CAR_NEM
	bool

config SOC_INTEL_COMMON_BLOCK_EBDA
	bool
	select EARLY_EBDA_INIT
	help
	  Intel Processor common EBDA library support

config SOC_INTEL_COMMON_BLOCK_I2C
	bool
	select DRIVERS_I2C_DESIGNWARE
	help
	  Intel Processor Common I2C support


config BROADWELL_DE_FSP_SPECIFIC_OPTIONS
	def_bool y
	select PLATFORM_USES_FSP1_0
	select USE_GENERIC_FSP_CAR_INC
	select FSP_USES_UPD

config FSP_FILE
	string

	default n
	depends on FSP_MEMORY_DOWN
	help
	  Select Y if Channel 0, DIMM 0 is present.

config FSP_MEMORY_DOWN_CH0DIMM0_SPD_FILE
	string "Channel 0, DIMM 0 SPD File"

	default n
	depends on FSP_MEMORY_DOWN
	help
	  Select Y if Channel 0, DIMM 1 is present.

config FSP_MEMORY_DOWN_CH0DIMM1_SPD_FILE
	string "Channel 0, DIMM 1 SPD File"

	default n
	depends on FSP_MEMORY_DOWN
	help
	  Select Y if Channel 1, DIMM 0 is present.

config FSP_MEMORY_DOWN_CH1DIMM0_SPD_FILE
	string "Channel 1, DIMM 0 SPD File"

	default n
	depends on FSP_MEMORY_DOWN
	help
	  Select Y if Channel 1, DIMM 1 is present.

config FSP_MEMORY_DOWN_CH1DIMM1_SPD_FILE
	string "Channel 1, DIMM 1 SPD File"


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select HAVE_HARD_RESET
	select RELOCATABLE_MODULES
	select PARALLEL_MP
	select SMP
	select IOAPIC
	select SPI_FLASH
	select UDELAY_TSC
	select SUPPORT_CPU_UCODE_IN_CBFS
	# Microcode header files are delivered in FSP package
	select USES_MICROCODE_HEADER_FILES if HAVE_FSP_BIN
	select HAVE_INTEL_FIRMWARE
	select SMM_TSEG
	select HAVE_SMI_HANDLER

config CBFS_SIZE
	hex

config INTEGRATED_UART
	bool "Integrated UART ports"
	default y
	select DRIVERS_UART_8250IO
	select DRIVERS_UART_8250IO_SKIP_INIT
	select CONSOLE_SERIAL
	help
DE Integrated UART ports @3F8h and 2F8h.


config SOC_INTEL_KABYLAKE
	bool
	default n
	select SOC_INTEL_SKYLAKE
	help
	  Intel Kabylake support



config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_RAMSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_VERSTAGE_X86_32
	select ACPI_NHLT
	select BOOTBLOCK_CONSOLE
	select BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY if BOOT_DEVICE_SPI_FLASH
	select BOOT_DEVICE_SUPPORTS_WRITES
	select CACHE_MRC_SETTINGS
	select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM if RELOCATABLE_RAMSTAGE
	select C_ENVIRONMENT_BOOTBLOCK
	select COLLECT_TIMESTAMPS
	select COMMON_FADT
	select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
	select GENERIC_GPIO_LIB
	select HAVE_HARD_RESET
	select HAVE_INTEL_FIRMWARE
	select HAVE_MONOTONIC_TIMER
	select HAVE_SMI_HANDLER
	select IOAPIC
	select NO_FIXED_XIP_ROM_SIZE
	select MRC_SETTINGS_PROTECT
	select PARALLEL_MP
	select PARALLEL_MP_AP_WORK
	select PCIEXP_ASPM
	select PCIEXP_COMMON_CLOCK
	select PCIEXP_CLK_PM
	select PCIEXP_L1_SUB_STATE
	select PCIEX_LENGTH_64MB
	select REG_SCRIPT
	select RELOCATABLE_MODULES
	select RELOCATABLE_RAMSTAGE
	select RTC
	select SA_ENABLE_DPR
	select SOC_INTEL_COMMON
	select SOC_INTEL_COMMON_ACPI_WAKE_SOURCE
	select SOC_INTEL_COMMON_BLOCK
	select SOC_INTEL_COMMON_BLOCK_CPU
	select SOC_INTEL_COMMON_BLOCK_CPU_MPINIT
	select SOC_INTEL_COMMON_BLOCK_CSE
	select SOC_INTEL_COMMON_BLOCK_DSP
	select SOC_INTEL_COMMON_BLOCK_EBDA
	select SOC_INTEL_COMMON_BLOCK_FAST_SPI
	select SOC_INTEL_COMMON_BLOCK_GPIO
	select SOC_INTEL_COMMON_BLOCK_GPIO_PADCFG_PADTOL
	select SOC_INTEL_COMMON_BLOCK_GPIO_LEGACY_MACROS
	select SOC_INTEL_COMMON_BLOCK_GRAPHICS
	select SOC_INTEL_COMMON_BLOCK_GSPI
	select SOC_INTEL_COMMON_BLOCK_ITSS
	select SOC_INTEL_COMMON_BLOCK_I2C
	select SOC_INTEL_COMMON_BLOCK_LPC
	select SOC_INTEL_COMMON_BLOCK_LPSS
	select SOC_INTEL_COMMON_BLOCK_PCIE
	select SOC_INTEL_COMMON_BLOCK_PMC
	select SOC_INTEL_COMMON_BLOCK_PCR
	select SOC_INTEL_COMMON_BLOCK_RTC
	select SOC_INTEL_COMMON_BLOCK_SA
	select SOC_INTEL_COMMON_BLOCK_SATA
	select SOC_INTEL_COMMON_BLOCK_SCS
	select SOC_INTEL_COMMON_BLOCK_SGX
	select SOC_INTEL_COMMON_BLOCK_SMBUS
	select SOC_INTEL_COMMON_BLOCK_SMM
	select SOC_INTEL_COMMON_BLOCK_SMM_IO_TRAP
	select SOC_INTEL_COMMON_BLOCK_SPI
	select SOC_INTEL_COMMON_BLOCK_TIMER
	select SOC_INTEL_COMMON_BLOCK_UART
	select SOC_INTEL_COMMON_BLOCK_XHCI
	select SOC_INTEL_COMMON_NHLT
	select SOC_INTEL_COMMON_RESET
	select SMM_TSEG
	select SMP
	select SSE2
	select SUPPORT_CPU_UCODE_IN_CBFS
	select TSC_CONSTANT_RATE
	select TSC_MONOTONIC_TIMER
	select TSC_SYNC_MFENCE
	select UDELAY_TSC
	select ACPI_NHLT
	select HAVE_FSP_GOP
	select SOC_INTEL_COMMON_GFX_OPREGION

config MAINBOARD_USES_FSP2_0
	bool

config USE_FSP2_0_DRIVER
	def_bool y
	depends on MAINBOARD_USES_FSP2_0
	select PLATFORM_USES_FSP2_0
	select INTEL_GMA_ADD_VBT_DATA_FILE if RUN_FSP_GOP
	select POSTCAR_CONSOLE
	select POSTCAR_STAGE

config USE_FSP1_1_DRIVER
	def_bool y
	depends on !MAINBOARD_USES_FSP2_0
	select PLATFORM_USES_FSP1_1
	select DISPLAY_FSP_ENTRY_POINTS

config CHROMEOS
	select CHROMEOS_RAMOOPS_DYNAMIC

config VBOOT
	select VBOOT_EC_SLOW_UPDATE if VBOOT_EC_SOFTWARE_SYNC
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_OPROM_MATTERS
	select VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_VBNV_CMOS
	select VBOOT_VBNV_CMOS_BACKUP_TO_FLASH

config BOOTBLOCK_RESETS
	string

	hex
	default 0xfd000000
	help
	  This option allows you to select MMIO Base Address of sideband bus.

config SERIAL_CPU_INIT
	bool

config UART_DEBUG
	bool "Enable UART debug port."
	default n
	select CONSOLE_SERIAL
	select DRIVERS_UART
	select DRIVERS_UART_8250MEM_32
	select NO_UART_ON_SUPERIO

config UART_FOR_CONSOLE
	int "Index for LPSS UART port to use for console"

ram implementation"
	default CAR_NEM_ENHANCED
	help
ram (CAR) is set up.

config CAR_NEM_ENHANCED
evict mode"
	select SOC_INTEL_COMMON_BLOCK_CAR
	select INTEL_CAR_NEM_ENHANCED
	help
Evict mode) is that code and data sizes
	  are derived from the requirement to not write out any modified cache line.


config USE_SKYLAKE_FSP_CAR
	bool "Use FSP CAR"
	select FSP_CAR
	help
Ram.



config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select BOOT_DEVICE_SUPPORTS_WRITES
	select CACHE_MRC_SETTINGS
	select MRC_SETTINGS_PROTECT
	select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM if RELOCATABLE_RAMSTAGE
	select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
	select SUPPORT_CPU_UCODE_IN_CBFS
	select HAVE_MONOTONIC_TIMER
	select HAVE_SMI_HANDLER
	select HAVE_HARD_RESET
	select HAVE_USBDEBUG
	select IOAPIC
	select RELOCATABLE_MODULES
	select RELOCATABLE_RAMSTAGE
	select REG_SCRIPT
	select PARALLEL_MP
	select RTC
	select SMM_TSEG
	select SMP
	select SPI_FLASH
	select SSE2
	select SUPPORT_CPU_UCODE_IN_CBFS
	select TSC_CONSTANT_RATE
	select TSC_SYNC_MFENCE
	select UDELAY_TSC
	select SOC_INTEL_COMMON
	select HAVE_INTEL_FIRMWARE
	select SOC_INTEL_COMMON_ACPI_WAKE_SOURCE
	select HAVE_SPI_CONSOLE_SUPPORT
	select CPU_INTEL_COMMON

config PCIEXP_ASPM
	bool

	default y

config VBOOT
	select VBOOT_STARTS_IN_ROMSTAGE

config BOOTBLOCK_CPU_INIT
	string

config HAVE_MRC
	bool "Add a Memory Reference Code binary"
	help
	  Select this option to add a Memory Reference Code binary to
	  the resulting coreboot image.

 Without this binary coreboot will not work

	  The romstage code caches the loaded ramstage program in SMM space.
	  On S3 wake the romstage will copy over a fresh ramstage that was
	  cached in the SMM space. This option determines the action to take
	  when the ramstage cache is invalid. If selected the system will
	  reset otherwise the ramstage will be reloaded from cbfs.

config INTEL_PCH_UART_CONSOLE
	bool "Use Serial IO UART for console"
	default n
	select DRIVERS_UART_8250MEM

config INTEL_PCH_UART_CONSOLE_NUMBER
	hex "Serial IO UART number to use for console"


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_RAMSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_VERSTAGE_X86_32
	select BOOTBLOCK_SAVE_BIST_AND_TIMESTAMP
	select C_ENVIRONMENT_BOOTBLOCK
	select HAVE_HARD_RESET
	select HAVE_MONOTONIC_TIMER
	select NO_MMCONF_SUPPORT
	select REG_SCRIPT
	select RELOCATABLE_RAMSTAGE
	select SOC_INTEL_COMMON
	select SOC_INTEL_COMMON_RESET
	select SOC_SETS_MSRS
	select SPI_FLASH
	select TSC_CONSTANT_RATE
	select UART_OVERRIDE_REFCLK
	select UDELAY_TSC
	select UNCOMPRESSED_RAMSTAGE
	select USE_MARCH_586

config MMCOMF_SUPPORT_DEFAULT
	bool

config ENABLE_BUILTIN_HSUART0
in HSUART0"
	default n
	select NO_UART_ON_SUPERIO
	select DRIVERS_UART_8250MEM_32
	help
	  The Quark SoC has two HSUART. Choose this option to configure the pads
	  and enable HSUART0, which can be used for the debug console.

in HSUART1"
	default n
	depends on ! ENABLE_BUILTIN_HSUART0
	select NO_UART_ON_SUPERIO
	select DRIVERS_UART_8250MEM_32
	help
	  The Quark SoC has two HSUART. Choose this option to configure the pads
	  and enable HSUART1, which can be used for the debug console.

config ENABLE_DEBUG_LED_ESRAM
	bool "SD LED indicates ESRAM initialized"
	default n
	select ENABLE_DEBUG_LED
	help
	  Indicate that ESRAM has been successfully initialized.  If the SD LED
	  does not light then the ESRAM initialization needs to be debugged.

	bool "SD LED indicates fsp.bin file was found"
	depends on PLATFORM_USES_FSP1_1
	default n
	select ENABLE_DEBUG_LED
	help
	  Indicate that fsp.bin was found.  If the SD LED does not light then
	  the code between ESRAM initialization through find_fsp needs to

config ENABLE_DEBUG_LED_BOOTBLOCK_ENTRY
	bool "SD LED indicates bootblock.c successfully entered"
	default n
	select ENABLE_DEBUG_LED
	help
	  Indicate that bootblock_c_entry was entered.  If the SD LED does not
	  light then debug the code between ESRAM and bootblock_c_entry.  For

config ENABLE_DEBUG_LED_SOC_EARLY_INIT_ENTRY
	bool "SD LED indicates bootblock_soc_early_init successfully entered"
	default n
	select ENABLE_DEBUG_LED
	help
	  Indicate that bootblock_soc_early_init was entered.  If the SD LED
	  does not light then debug the code in bootblock_main_with_timestamp.

config ENABLE_DEBUG_LED_SOC_EARLY_INIT_EXIT
	bool "SD LED indicates bootblock_soc_early_init successfully exited"
	default n
	select ENABLE_DEBUG_LED
	help
	  Indicate that bootblock_soc_early_init exited.  If the SD LED does not
	  light then debug the scripts in bootblock_soc_early_init.

config ENABLE_DEBUG_LED_SOC_INIT_ENTRY
	bool "SD LED indicates bootblock_soc_init successfully entered"
	default n
	select ENABLE_DEBUG_LED
	help
	  Indicate that bootblock_soc_init was entered.  If the SD LED does not
	  light then debug the code in bootblock_mainboard_early_init and

	bool "Display ESRAM layout"
	default n
	help
	  Select this option to display coreboot's use of ESRAM.

#####
# Flash layout

	default n
	depends on PLATFORM_USES_FSP1_1
	help
	  Select this option to add an Intel FSP binary to
	  the resulting coreboot image.

 Without this binary, coreboot builds relying on the FSP

config STORAGE_TEST
	bool "Test SD/MMC/eMMC card or device access"
	default n
	select COMMONLIB_STORAGE
	select SDHCI_CONTROLLER
	help
	  Read block 0 from each parition of the storage device.  User
	  must also enable one or both of COMMONLIB_STORAGE_SD or


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_RAMSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_VERSTAGE_X86_32
	select BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY if BOOT_DEVICE_SPI_FLASH
	select BOOT_DEVICE_SUPPORTS_WRITES
	select C_ENVIRONMENT_BOOTBLOCK
	select CACHE_MRC_SETTINGS
	select COMMON_FADT
	select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
	select GENERIC_GPIO_LIB
	select HAVE_FSP_GOP
	select HAVE_HARD_RESET
	select HAVE_INTEL_FIRMWARE
	select HAVE_MONOTONIC_TIMER
	select HAVE_SMI_HANDLER
	select INTEL_CAR_NEM_ENHANCED
	select INTEL_GMA_ACPI
	select INTEL_GMA_ADD_VBT_DATA_FILE if RUN_FSP_GOP
	select IOAPIC
	select MRC_SETTINGS_PROTECT
	select PARALLEL_MP
	select PARALLEL_MP_AP_WORK
	select PLATFORM_USES_FSP2_0
	select POSTCAR_CONSOLE
	select POSTCAR_STAGE
	select REG_SCRIPT
	select RELOCATABLE_MODULES
	select RELOCATABLE_RAMSTAGE
	select SMM_TSEG
	select SMP
	select SOC_INTEL_COMMON
	select SOC_INTEL_COMMON_ACPI_WAKE_SOURCE
	select SOC_INTEL_COMMON_BLOCK
	select SOC_INTEL_COMMON_BLOCK_ACPI
	select SOC_INTEL_COMMON_BLOCK_CAR
	select SOC_INTEL_COMMON_BLOCK_CPU
	select SOC_INTEL_COMMON_BLOCK_CPU_MPINIT
	select SOC_INTEL_COMMON_BLOCK_CSE
	select SOC_INTEL_COMMON_BLOCK_DSP
	select SOC_INTEL_COMMON_BLOCK_EBDA
	select SOC_INTEL_COMMON_BLOCK_FAST_SPI
	select SOC_INTEL_COMMON_BLOCK_GPIO
	select SOC_INTEL_COMMON_BLOCK_GRAPHICS
	select SOC_INTEL_COMMON_BLOCK_GSPI_VERSION_2
	select SOC_INTEL_COMMON_BLOCK_ITSS
	select SOC_INTEL_COMMON_BLOCK_I2C
	select SOC_INTEL_COMMON_BLOCK_LPC
	select SOC_INTEL_COMMON_BLOCK_LPSS
	select SOC_INTEL_COMMON_BLOCK_P2SB
	select SOC_INTEL_COMMON_BLOCK_PCR
	select SOC_INTEL_COMMON_BLOCK_PMC
	select SOC_INTEL_COMMON_BLOCK_RTC
	select SOC_INTEL_COMMON_BLOCK_SA
	select SOC_INTEL_COMMON_BLOCK_SCS
	select SOC_INTEL_COMMON_BLOCK_SMBUS
	select SOC_INTEL_COMMON_BLOCK_SMM
	select SOC_INTEL_COMMON_BLOCK_SMM_IO_TRAP
	select SOC_INTEL_COMMON_BLOCK_SPI
	select SOC_INTEL_COMMON_BLOCK_TIMER
	select SOC_INTEL_COMMON_BLOCK_UART
	select SOC_INTEL_COMMON_RESET
	select SSE2
	select SUPPORT_CPU_UCODE_IN_CBFS
	select TSC_CONSTANT_RATE
	select TSC_MONOTONIC_TIMER
	select UDELAY_TSC

config UART_DEBUG
	bool "Enable UART debug port."
	default y
	select CONSOLE_SERIAL
	select BOOTBLOCK_CONSOLE
	select DRIVERS_UART
	select DRIVERS_UART_8250MEM_32
	select NO_UART_ON_SUPERIO

config UART_FOR_CONSOLE
	int "Index for LPSS UART port to use for console"

	hex
	default 0xfd000000
	help
	  This option allows you to select MMIO Base Address of sideband bus.

config CPU_BCLK_MHZ
	int

	default 0xc35

config CHROMEOS
	select CHROMEOS_RAMOOPS_DYNAMIC

config VBOOT
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_OPROM_MATTERS
	select VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_VBNV_CMOS
	select VBOOT_VBNV_CMOS_BACKUP_TO_FLASH

config C_ENV_BOOTBLOCK_SIZE
	hex


config BAYTRAIL_FSP_SPECIFIC_OPTIONS
	def_bool y
	select PLATFORM_USES_FSP1_0
	select USE_GENERIC_FSP_CAR_INC
	select FSP_USES_UPD

config FSP_FILE
	string


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_VERSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select HAVE_SMI_HANDLER
	select HAVE_HARD_RESET
	select RELOCATABLE_MODULES
	select PARALLEL_MP
	select REG_SCRIPT
	select SMM_TSEG
	select SMP
	select SPI_FLASH
	select SSE2
	select TSC_CONSTANT_RATE
	select TSC_SYNC_MFENCE
	select UDELAY_TSC
	select SUPPORT_CPU_UCODE_IN_CBFS
	select HAVE_INTEL_FIRMWARE
	select HAVE_SPI_CONSOLE_SUPPORT

	# Microcode header files are delivered in FSP package
	select USES_MICROCODE_HEADER_FILES if HAVE_FSP_BIN

config SOC_INTEL_FSP_BAYTRAIL_MD
	bool


config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ACPI_INTEL_HARDWARE_SLEEP_VALUES
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_RAMSTAGE_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_VERSTAGE_X86_32
	select BOOT_DEVICE_SUPPORTS_WRITES
	select CACHE_MRC_SETTINGS
	select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM if RELOCATABLE_RAMSTAGE
	select COLLECT_TIMESTAMPS
	select SUPPORT_CPU_UCODE_IN_CBFS
	select CPU_INTEL_TURBO_NOT_PACKAGE_SCOPED
	select HAVE_MONOTONIC_TIMER
	select HAVE_SMI_HANDLER
	select HAVE_HARD_RESET
	select NO_FIXED_XIP_ROM_SIZE
	select RELOCATABLE_MODULES
	select RELOCATABLE_RAMSTAGE
	select PARALLEL_MP
	select PCIEXP_ASPM
	select PCIEXP_CLK_PM
	select PCIEXP_COMMON_CLOCK
	select PLATFORM_USES_FSP1_1
	select REG_SCRIPT
	select RTC
	select SOC_INTEL_COMMON
	select SOC_INTEL_COMMON_ACPI_WAKE_SOURCE
	select SOC_INTEL_COMMON_RESET
	select SMM_TSEG
	select SMP
	select SPI_FLASH
	select SSE2
	select SUPPORT_CPU_UCODE_IN_CBFS
	select TSC_CONSTANT_RATE
	select TSC_MONOTONIC_TIMER
	select TSC_SYNC_MFENCE
	select UDELAY_TSC
	select USE_GENERIC_FSP_CAR_INC
	select HAVE_INTEL_FIRMWARE
	select HAVE_SPI_CONSOLE_SUPPORT
	select HAVE_FSP_GOP
	select GENERIC_GPIO_LIB
	select SOC_INTEL_COMMON_GFX_OPREGION

config VBOOT
	select VBOOT_STARTS_IN_ROMSTAGE

config BOOTBLOCK_CPU_INIT
	string

	  The haswell romstage code caches the loaded ramstage program
	  in SMM space. On S3 wake the romstage will copy over a fresh
	  ramstage that was cached in the SMM space. This option determines
	  the action to take when the ramstage cache is invalid. If selected
	  the system will reset otherwise the ramstage will be reloaded from
	  cbfs.


config SOC_LOWRISC_LOWRISC
	select ARCH_RISCV
	select ARCH_BOOTBLOCK_RISCV
	select ARCH_VERSTAGE_RISCV
	select ARCH_ROMSTAGE_RISCV
	select ARCH_RAMSTAGE_RISCV
	select BOOTBLOCK_CONSOLE
	select DRIVERS_UART_8250MEM_32
	bool
	default n


config SOC_NVIDIA_TEGRA210
	bool
	default n
	select ARCH_BOOTBLOCK_ARMV4
	select BOOTBLOCK_CUSTOM
	select ARCH_VERSTAGE_ARMV4
	select ARCH_ROMSTAGE_ARMV4
	select ARCH_RAMSTAGE_ARMV8_64
	select BOOTBLOCK_CONSOLE
	select GIC
	select HAVE_MONOTONIC_TIMER
	select GENERIC_UDELAY
	select HAVE_HARD_RESET
	select HAVE_UART_SPECIAL
	select ARM64_USE_ARM_TRUSTED_FIRMWARE
	select GENERIC_GPIO_LIB

if SOC_NVIDIA_TEGRA210

config VBOOT
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_OPROM_MATTERS

config MAINBOARD_DO_DSI_INIT
	bool "Use dsi graphics interface"
	depends on MAINBOARD_DO_NATIVE_VGA_INIT
	default n
	select HAVE_LINEAR_FRAMEBUFFER
	help
	  Initialize dsi display


	bool "Use dp graphics interface"
	depends on MAINBOARD_DO_NATIVE_VGA_INIT
	default n
	select HAVE_LINEAR_FRAMEBUFFER
	help
	  Initialize dp display


	default n
	depends on USE_BLOBS
	help
	  Select this option to add emc training firmware

if HAVE_MTC


config SOC_NVIDIA_TEGRA124
	bool
	default n
	select ARCH_BOOTBLOCK_ARMV4
	select BOOTBLOCK_CUSTOM
	select ARCH_VERSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select HAVE_UART_SPECIAL
	select HAVE_HARD_RESET
	select HAVE_MONOTONIC_TIMER
	select GENERIC_UDELAY
	select BOOTBLOCK_CONSOLE
	select ARM_LPAE
	select GENERIC_GPIO_LIB
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select HAVE_LINEAR_FRAMEBUFFER

if SOC_NVIDIA_TEGRA124

config VBOOT
	select VBOOT_OPROM_MATTERS
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_SEPARATE_VERSTAGE

config TEGRA124_MODEL_TD570D
	bool "TD570D"

config SOC_ROCKCHIP_RK3399
	bool
	default n
	select ARCH_BOOTBLOCK_ARMV8_64
	select ARCH_RAMSTAGE_ARMV8_64
	select ARCH_ROMSTAGE_ARMV8_64
	select ARCH_VERSTAGE_ARMV8_64
	select ARM64_USE_ARM_TRUSTED_FIRMWARE
	select BOOTBLOCK_CONSOLE
	select DRIVERS_UART_8250MEM_32
	select GENERIC_GPIO_LIB
	select GENERIC_UDELAY
	select HAVE_MONOTONIC_TIMER
	select UART_OVERRIDE_REFCLK
	select HAVE_LINEAR_FRAMEBUFFER if MAINBOARD_DO_NATIVE_VGA_INIT

if SOC_ROCKCHIP_RK3399

config VBOOT
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_RETURN_FROM_VERSTAGE
	select VBOOT_OPROM_MATTERS
	select VBOOT_STARTS_IN_BOOTBLOCK

config PMIC_BUS
	int

spectrum DDR clock"
	default n
	help
digital circuit
	  used to modulate the frequency of the Silicon Creations’ Fractional
	  PLL in order to reduce EMI.


config SOC_ROCKCHIP_RK3288
	bool
	default n
	select ARCH_BOOTBLOCK_ARMV7
	select ARCH_VERSTAGE_ARMV7
	select ARCH_ROMSTAGE_ARMV7
	select ARCH_RAMSTAGE_ARMV7
	select DRIVERS_UART_8250MEM_32
	select HAVE_MONOTONIC_TIMER
	select GENERIC_UDELAY
	select BOOTBLOCK_CONSOLE
	select UNCOMPRESSED_RAMSTAGE
	select GENERIC_GPIO_LIB
	select RTC
	select UART_OVERRIDE_REFCLK
	select MAINBOARD_HAS_NATIVE_VGA_INIT
	select MAINBOARD_FORCE_NATIVE_VGA_INIT
	select HAVE_LINEAR_FRAMEBUFFER

if SOC_ROCKCHIP_RK3288

config VBOOT
	select VBOOT_OPROM_MATTERS
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_SEPARATE_VERSTAGE
	select VBOOT_RETURN_FROM_VERSTAGE

config PMIC_BUS
	int

config SOC_MEDIATEK_MT8173
	bool
	default n
	select ARM64_A53_ERRATUM_843419
	select ARCH_BOOTBLOCK_ARMV8_64
	select ARCH_RAMSTAGE_ARMV8_64
	select ARCH_ROMSTAGE_ARMV8_64
	select ARCH_VERSTAGE_ARMV8_64
	select ARM64_USE_ARM_TRUSTED_FIRMWARE
	select BOOTBLOCK_CONSOLE
	select HAVE_UART_SPECIAL
	select HAVE_MONOTONIC_TIMER
	select GENERIC_UDELAY
	select GENERIC_GPIO_LIB
	select HAVE_HARD_RESET
	select RTC

if SOC_MEDIATEK_MT8173

config VBOOT
	select VBOOT_OPROM_MATTERS
	select VBOOT_STARTS_IN_BOOTBLOCK
	select VBOOT_SEPARATE_VERSTAGE

config MEMORY_TEST
	bool

config DEBUG_SOC_DRIVER
	bool "The top level switch for soc driver debug messages"
	default n
	select DEBUG_DRAM
	select DEBUG_I2C
	select DEBUG_PMIC
	select DEBUG_PMIC_WRAP

config DEBUG_DRAM
	bool "Output verbose DRAM related debug messages"


config SUPERIO_NUVOTON_NCT6776
	bool
	select SUPERIO_NUVOTON_COMMON_ROMSTAGE

config SUPERIO_NUVOTON_NCT6776_COM_A
	bool


config SUPERIO_NUVOTON_NCT6779D
	bool
	select SUPERIO_NUVOTON_COMMON_ROMSTAGE


config SUPERIO_NUVOTON_NCT5572D
	bool
	select SUPERIO_NUVOTON_COMMON_ROMSTAGE


config SUPERIO_NUVOTON_NCT6791D
	bool
	select SUPERIO_NUVOTON_COMMON_ROMSTAGE


config SUPERIO_NUVOTON_NCT5104D
	bool
	select SUPERIO_NUVOTON_COMMON_ROMSTAGE


config SUPERIO_FINTEK_F71808A
	bool
	select SUPERIO_FINTEK_COMMON_ROMSTAGE


config SUPERIO_FINTEK_F71863FG
	bool
	select SUPERIO_FINTEK_COMMON_ROMSTAGE


config SUPERIO_FINTEK_F71869AD
	bool
	select SUPERIO_FINTEK_COMMON_ROMSTAGE


config SUPERIO_FINTEK_F81866D
	bool
	select SUPERIO_FINTEK_COMMON_ROMSTAGE


config SUPERIO_FINTEK_F71859
	bool
	select SUPERIO_FINTEK_COMMON_ROMSTAGE


config SUPERIO_FINTEK_F71872
	bool
	select SUPERIO_FINTEK_COMMON_ROMSTAGE


config SUPERIO_FINTEK_F71805F
	bool
	select SUPERIO_FINTEK_COMMON_ROMSTAGE


config SUPERIO_FINTEK_F81865F
	bool
	select SUPERIO_FINTEK_COMMON_ROMSTAGE


config SUPERIO_SMSC_SMSCSUPERIO
	bool
	select SUPERIO_WANTS_14MHZ_CLOCK


config SUPERIO_ITE_IT8772F
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE


config SUPERIO_ITE_IT8718F
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE
	select SUPERIO_ITE_ENV_CTRL
	select SUPERIO_ITE_ENV_CTRL_FAN16_CONFIG
	select SUPERIO_ITE_ENV_CTRL_PWM_FREQ2


config SUPERIO_ITE_IT8671F
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE


config SUPERIO_ITE_IT8783EF
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE
	select SUPERIO_ITE_ENV_CTRL
	select SUPERIO_ITE_ENV_CTRL_FAN16_CONFIG
	select SUPERIO_ITE_ENV_CTRL_PWM_FREQ2


config SUPERIO_ITE_IT8712F
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE


config SUPERIO_ITE_IT8728F
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE
	select SUPERIO_ITE_ENV_CTRL
	select SUPERIO_ITE_ENV_CTRL_PWM_FREQ2
	select SUPERIO_ITE_ENV_CTRL_FAN16_CONFIG
	select SUPERIO_ITE_ENV_CTRL_8BIT_PWM


config SUPERIO_ITE_IT8716F
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE

config SUPERIO_ITE_IT8716F_OVERRIDE_FANCTL
	bool
	depends on SUPERIO_ITE_IT8716F
	default n
	select SUPERIO_ITE_COMMON_ROMSTAGE


config SUPERIO_ITE_IT8720F
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE
	select SUPERIO_ITE_ENV_CTRL
	select SUPERIO_ITE_ENV_CTRL_FAN16_CONFIG
	select SUPERIO_ITE_ENV_CTRL_PWM_FREQ2


config SUPERIO_ITE_IT8623E
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE


config SUPERIO_ITE_IT8721F
	bool
	select SUPERIO_ITE_COMMON_ROMSTAGE


config SUPERIO_WINBOND_W83627THG
	bool
	select SUPERIO_WINBOND_COMMON_ROMSTAGE


config SUPERIO_WINBOND_W83627UHG
	bool
	select SUPERIO_WINBOND_COMMON_ROMSTAGE


config SUPERIO_WINBOND_W83627DHG
	bool
	select SUPERIO_WINBOND_COMMON_ROMSTAGE


config SUPERIO_WINBOND_W83627EHG
	bool
	select SUPERIO_WINBOND_COMMON_ROMSTAGE


config SUPERIO_WINBOND_WPCD376I
	bool
	select SUPERIO_WINBOND_COMMON_ROMSTAGE


config SUPERIO_WINBOND_W83977TF
	bool
	select SUPERIO_WINBOND_COMMON_ROMSTAGE


config SUPERIO_WINBOND_W83627HF
	bool
	select SUPERIO_WINBOND_COMMON_ROMSTAGE


config SUPERIO_WINBOND_W83697HF
	bool
	select SUPERIO_WINBOND_COMMON_ROMSTAGE


config SUPERIO_WINBOND_W83667HG_A
	bool
	select SUPERIO_WINBOND_COMMON_ROMSTAGE


config EC_RODA_IT8518
	bool
	select EC_ACPI
	help
	  Interface to IT8518 embedded controller in Roda notebooks.

config EC_KONTRON_IT8516E
	select EC_ACPI
	bool
	help
	  Kontron uses an ITE IT8516E on the KTQM77. Its firmware might

config EC_LENOVO_H8
	select EC_ACPI
	bool

if EC_LENOVO_H8


if EC_HP_KBC1126

comment "Please select the following otherwise your laptop cannot be powered on."

config KBC1126_FIRMWARE
	bool "Add firmware images for KBC1126 EC"
	depends on EC_HP_KBC1126
	default n
	help
	  Select this option to add the two firmware blobs for KBC1126.
	  You need these two blobs to power on your machine.

config KBC1126_FW1

config PAYLOAD_NONE
	bool "None"
	help
	  Select this option if you want to create an "empty" coreboot
	  ROM image for a certain mainboard, i.e. a coreboot ROM image
	  which does not yet contain a payload.


config PAYLOAD_ELF
	bool "An ELF executable payload"
	help
	  Select this option if you have a payload image (an ELF file)
	  which coreboot should run as soon as the basic hardware
	  initialization is completed.


config PAYLOAD_BAYOU
	bool "Bayou"
	help
	  Select this option if you want to set bayou as your primary
	  payload.

source "payloads/external/*/Kconfig.name"

	help
	  Stable Memtest86+ version.

	  For reproducible builds, this option must be selected.
config MEMTEST_MASTER
	bool "Master"
	help

	bool "Chrome OS Options"
	default n
	help
	  Select configuration defaults appropriate for Chrome OS boards.

choice
	prompt "Compiler to use"
	default COMPILER_GCC
	help
	  This option allows you to select the compiler.

config COMPILER_GCC
	bool "GCC"

	default n
	depends on ARCH_X86
	help
	  Allow a platform or processor to select to be compiled using
march=i686'

menu "Standard Libraries"

	depends on USB
	default n
	help
	  Select this option if you want to debug the memory allocator. This


	    void free(void *ptr);


config ARCH_SPECIFIC_OPTIONS # dummy
	def_bool y
	select LITTLE_ENDIAN
	select IO_ADDRESS_SPACE

endif


config ARCH_SPECIFIC_OPTIONS # dummy
	def_bool y
	select LITTLE_ENDIAN

config ARM64_A53_ERRATUM_843419
A53 erratum 843419 linker workaround"


config ARCH_SPECIFIC_OPTIONS # dummy
	def_bool y
	select LITTLE_ENDIAN

endif


config ARCH_SPECIFIC_OPTIONS # dummy
	def_bool y
	select LITTLE_ENDIAN

endif

	depends on USB && ARCH_X86
	default y if !CHROMEOS
	help
	  Select this option if you are going to use USB 1.1 on an Intel based
	  system.

config USB_OHCI

	depends on USB
	default y if !CHROMEOS
	help
Intel based
	  system.

config USB_EHCI

	depends on USB
	default y if !CHROMEOS
	help
	  Select this option if you want to use USB 2.0

config USB_XHCI
	bool "Support for USB xHCI controllers"
	depends on USB
	default y if !CHROMEOS
	help
	  Select this option if you want to use USB 3.0

config USB_XHCI_MTK_QUIRK
	bool "Support for USB xHCI controllers on MTK SoC"
	depends on USB_XHCI
	help
	  Select this option if you want to use USB 3.0 on MTK platform.

config USB_DWC2
	bool "Support for USB DesignWare HCD controllers"
	depends on USB
	help
	  Select this option if you want to use DesignWare USB 2.0 host controller

config USB_HID
	bool "Support for USB keyboards"
	depends on USB
	default y
	help
	  Select this option if you want to use devices complying to the
	  USB HID (Human Interface Device) standard. Such devices are for
	  example keyboards and mice. Currently only keyboards are supported.
	  Say Y here unless you know exactly what you are doing.

	depends on USB
	default y
	help
	  Select this option if you want to compile in support for USB hubs.
	  Say Y here unless you know exactly what you are doing.

config USB_EHCI_HOSTPC_ROOT_HUB_TT

	depends on USB_EHCI
	default n
	help
	  Select this option if USB EHCI root hub supports TT (Transaction
	  Translator).
standard
	  register HOSTPC (offset 84h of Operational Register base).

	depends on USB
	default y
	help
	  Select this option if you want to compile in support for USB mass
	  storage devices (USB memory sticks, hard drives, CDROM/DVD drives)
	  Say Y here unless you know exactly what you are doing.


	bool "USB device mode support"
	default n
	help
	  Select this option to add support for running as
	  a USB device.

config UDC_CI

	depends on UDC
	default n
	help
	  Select this option to add the driver for ChipIdea
	  USB device controller.

config UDC_DWC2

	depends on UDC
	default n
	help
	  Select this option to add the driver for Designware
	  USB device controller.

	bool "Support for storage devices"
	default y if !CHROMEOS
	help
	  Select this option if you want support for storage devices (like
	  hard drives, memory sticks or optical drives).

config STORAGE_64BIT_LBA

	depends on STORAGE
	default n
	help
bit integer.
48 for ATA drives.

config STORAGE_ATA
	bool "Support ATA drives (i.e. hard drives)"
	depends on STORAGE
	default y
	help
	  Select this option if you want support for ATA storage devices
	  (i.e. hard drives).

config STORAGE_ATAPI
	bool "Support ATAPI drives (i.e. optical drives)"
	depends on STORAGE
	default y
	select STORAGE_ATA
	help
	  Select this option if you want support for ATAPI storage devices
	  (i.e. optical drives like CD or DVD drives).

config STORAGE_AHCI

	depends on STORAGE && (STORAGE_ATA || STORAGE_ATAPI) && PCI
	default y
	help
	  Select this option if you want support for SATA controllers in
	  AHCI mode.

config STORAGE_AHCI_ONLY_TESTED

	depends on STORAGE_AHCI
	default y
	help
	  If this option is selected only AHCI controllers which are known
	  to work will be used.


config PAYLOAD_SPECIFIC_OPTIONS # dummy
	def_bool y
	select PAYLOAD_IS_FLAT_BINARY

choice
Boot version"

config PXE_ROM
	bool "Add an existing PXE ROM image"
	help
	  Select this option if you have a PXE ROM image that you would
	  like to add to your ROM.

config BUILD_IPXE
	bool "Build and add an iPXE ROM"
	help
	  Select this option to fetch and build a ROM from the iPXE project.

endchoice


config DEPTHCHARGE_REVISION
	bool "git revision"
	help
	  Select this option if you have a specific commit or branch that
	  you want to use as the revision from which to build Depthcharge.

	  You will be able to specify the name of a branch or a commit SHA

config SEABIOS_REVISION
	bool "git revision"
	help
	  Select this option if you have a specific commit or branch
	  that you want to use as the revision from which to
	  build SeaBIOS.


	prompt "Tianocore version"
	default TIANOCORE_STABLE
	help
	  Select which version of Tianocore to build (default is to build stable)
 a version of Tianocore that builds without any errors
 most recent version from upstream Tianocore repository
 use specific commit or branch to build Tianocore (specified by user)

config TIANOCORE_STABLE
	bool "stable"
	help
	  Select this option to build the stable tianocore version 
	  i.e. a version of Tianocore that builds without any errors

config TIANOCORE_MASTER
	bool "master"
	help
	  Select this option to build the master tianocore version
	  i.e. most recent version from upstream Tianocore repository

config TIANOCORE_REVISION
	bool "git revision"
	help
	  Select this option if you have a specific commit or branch
	  that you want to use as the revision from which to
	  build Tianocore.


	help
	  The Tianocore coreboot Payload Package binary can be
	  built for either only IA32 or both X64 and IA32 architectures.
	  Select which architecture(s) to build for; default is to build
	  for both X64 and IA32.

config TIANOCORE_TARGET_IA32
	bool "IA32"
	help
	  By selecting this option, the target architecture will be built
	  for only IA32.

config TIANOCORE_TARGET_X64
	bool "X64"
	help
	  By selecting this option, the target architecture will be built
	  for X64 and IA32.

endchoice

	prompt "Tianocore build"
	default TIANOCORE_RELEASE
	help
	  Select whether to generate a debug or release build for
	  Tianocore; default is to generate a release build.

config TIANOCORE_DEBUG

config GRUB2_REVISION
	bool "git revision"
	help
	  Select this option if you have a specific commit or branch
	  that you want to use as the revision from which to
	  build GRUB2.



	  This configuration may need to be coreboot specific.

	  Select this option, if you want to include the GRUB2 runtime
	  configuration file into CBFS as `etc/grub.cfg` automatically.

	  You will be able to specify the path of the configuration file later.

