5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd case2.vcd -o case2.cdd -v case2.v
3 0 $root $root NA 0 0 1
3 0 main main case2.v 1 27 1
2 1 8 110014 1 0 20008 0 0 1 4 1
2 2 8 c000c 0 1 400 0 0 b
2 3 8 c0014 2 38 600a 1 2
2 4 9 110014 0 0 20010 0 0 1 4 0
2 5 9 c000c 0 1 400 0 0 b
2 6 9 c0014 0 38 6022 4 5
2 7 9 40007 0 0 20010 0 0 1 4 1
2 8 7 80008 2 1 6 0 0 a
2 9 9 0 0 2d 24022 7 8 1 2 2
2 10 8 40007 1 0 20004 0 0 1 4 0
2 11 8 0 2 2d 2004a 10 8 1 2 1002
2 12 6 110015 5 1 c 0 0 clock
2 13 6 9000f 0 2a 20000 0 0 1 2 2
2 14 6 90015 8 27 2100a 12 13 1 2 2
1 clock 3 30004 1 0 0 0 1 1 1102
1 a 4 30004 1 0 0 0 1 1 2
1 b 4 30007 1 0 0 0 1 1 2
4 6 14 14
4 9 6 14
4 3 14 14
4 11 3 9
4 14 11 0
