|AudioOutputTest
rst => rst.IN15
clk => clk.IN15
sw0 => sw0.IN1
sw1 => sw1.IN1
sw2 => sw2.IN1
sw3 => sw3.IN1
sw4 => sw4.IN1
sw5 => sw5.IN1
AUD_XCK <= AudioClocker:myAudioClocker.audio_clk_clk
AUD_BCLK => AUD_BCLK.IN6
AUD_DACDAT <= AUD_DACDAT.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACLRCK => AUD_DACLRCK.IN5
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN5
SDAT <> AudioInit:myAudioInit.SDAT
SDCLK <= AudioInit:myAudioInit.SDCLK
errorLED <= Debouncer:sw1D.out
initSuccessLED <= initSuccessLED~reg0.DB_MAX_OUTPUT_PORT_TYPE
ss1[0] <= output7Seg:my7.port1
ss1[1] <= output7Seg:my7.port1
ss1[2] <= output7Seg:my7.port1
ss1[3] <= output7Seg:my7.port1
ss1[4] <= output7Seg:my7.port1
ss1[5] <= output7Seg:my7.port1
ss1[6] <= output7Seg:my7.port1
ss2[0] <= output7Seg:i2cError7.port1
ss2[1] <= output7Seg:i2cError7.port1
ss2[2] <= output7Seg:i2cError7.port1
ss2[3] <= output7Seg:i2cError7.port1
ss2[4] <= output7Seg:i2cError7.port1
ss2[5] <= output7Seg:i2cError7.port1
ss2[6] <= output7Seg:i2cError7.port1
redLEDs[0] <= Visualizer:myVisual1.port3
redLEDs[1] <= Visualizer:myVisual1.port3
redLEDs[2] <= Visualizer:myVisual1.port3
redLEDs[3] <= Visualizer:myVisual1.port3
redLEDs[4] <= Visualizer:myVisual1.port3
redLEDs[5] <= Visualizer:myVisual1.port3
redLEDs[6] <= Visualizer:myVisual1.port3
redLEDs[7] <= Visualizer:myVisual1.port3
redLEDs[8] <= Visualizer:myVisual1.port3
redLEDs[9] <= Visualizer:myVisual1.port3
redLEDs[10] <= Visualizer:myVisual1.port3
redLEDs[11] <= Visualizer:myVisual1.port3
redLEDs[12] <= Visualizer:myVisual1.port3
redLEDs[13] <= Visualizer:myVisual1.port3
redLEDs[14] <= Visualizer:myVisual1.port3
redLEDs[15] <= Visualizer:myVisual1.port3


|AudioOutputTest|AudioClocker:myAudioClocker
audio_clk_clk <= AudioClocker_audio_pll_0:audio_pll_0.audio_clk_clk
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
reset_source_reset <= AudioClocker_audio_pll_0:audio_pll_0.reset_source_reset


|AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
audio_clk_clk <= altera_up_altpll:audio_pll.outclk0
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll
refclk => refclk.IN1
reset => ~NO_FANOUT~
outclk0 <= altpll:PLL_for_DE_Series_Boards.clk
outclk1 <= altpll:PLL_for_DE_Series_Boards.clk
outclk2 <= altpll:PLL_for_DE_Series_Boards.clk
locked <= altpll:PLL_for_DE_Series_Boards.locked


|AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards
inclk[0] => altpll_dkb2:auto_generated.inclk[0]
inclk[1] => altpll_dkb2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_dkb2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Debouncer:sw0D
rst => lastInp.ALOAD
rst => out~reg0.ALOAD
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
rst => counter[28].ACLR
rst => counter[29].ACLR
rst => counter[30].ACLR
rst => counter[31].ACLR
clk => lastInp.CLK
clk => out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
inp => always0.IN1
inp => lastInp.ADATA
inp => out~reg0.ADATA
inp => lastInp.DATAIN
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Debouncer:sw1D
rst => lastInp.ALOAD
rst => out~reg0.ALOAD
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
rst => counter[28].ACLR
rst => counter[29].ACLR
rst => counter[30].ACLR
rst => counter[31].ACLR
clk => lastInp.CLK
clk => out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
inp => always0.IN1
inp => lastInp.ADATA
inp => out~reg0.ADATA
inp => lastInp.DATAIN
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Debouncer:sw2D
rst => lastInp.ALOAD
rst => out~reg0.ALOAD
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
rst => counter[28].ACLR
rst => counter[29].ACLR
rst => counter[30].ACLR
rst => counter[31].ACLR
clk => lastInp.CLK
clk => out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
inp => always0.IN1
inp => lastInp.ADATA
inp => out~reg0.ADATA
inp => lastInp.DATAIN
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Debouncer:sw3D
rst => lastInp.ALOAD
rst => out~reg0.ALOAD
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
rst => counter[28].ACLR
rst => counter[29].ACLR
rst => counter[30].ACLR
rst => counter[31].ACLR
clk => lastInp.CLK
clk => out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
inp => always0.IN1
inp => lastInp.ADATA
inp => out~reg0.ADATA
inp => lastInp.DATAIN
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Debouncer:sw4D
rst => lastInp.ALOAD
rst => out~reg0.ALOAD
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
rst => counter[28].ACLR
rst => counter[29].ACLR
rst => counter[30].ACLR
rst => counter[31].ACLR
clk => lastInp.CLK
clk => out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
inp => always0.IN1
inp => lastInp.ADATA
inp => out~reg0.ADATA
inp => lastInp.DATAIN
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Debouncer:sw5D
rst => lastInp.ALOAD
rst => out~reg0.ALOAD
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
rst => counter[28].ACLR
rst => counter[29].ACLR
rst => counter[30].ACLR
rst => counter[31].ACLR
clk => lastInp.CLK
clk => out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
inp => always0.IN1
inp => lastInp.ADATA
inp => out~reg0.ADATA
inp => lastInp.DATAIN
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|AudioInit:myAudioInit
rst => i2cRegister[0].OUTPUTSELECT
rst => i2cRegister[1].OUTPUTSELECT
rst => i2cRegister[2].OUTPUTSELECT
rst => i2cRegister[3].OUTPUTSELECT
rst => i2cRegister[4].OUTPUTSELECT
rst => i2cRegister[5].OUTPUTSELECT
rst => i2cRegister[6].OUTPUTSELECT
rst => i2cData[0].OUTPUTSELECT
rst => i2cData[1].OUTPUTSELECT
rst => i2cData[2].OUTPUTSELECT
rst => i2cData[3].OUTPUTSELECT
rst => i2cData[4].OUTPUTSELECT
rst => i2cData[5].OUTPUTSELECT
rst => i2cData[6].OUTPUTSELECT
rst => i2cData[7].OUTPUTSELECT
rst => i2cData[8].OUTPUTSELECT
rst => i2cEnable.OUTPUTSELECT
rst => initState[0].ACLR
rst => initState[1].ACLR
rst => initState[2].ACLR
rst => REGISTERS[5][0].ENA
rst => manualDone~reg0.ENA
rst => doneInit~reg0.ENA
rst => currentInit[3].ENA
rst => currentInit[2].ENA
rst => currentInit[1].ENA
rst => currentInit[0].ENA
rst => DATA[0][8].ENA
rst => DATA[0][7].ENA
rst => DATA[0][6].ENA
rst => DATA[0][5].ENA
rst => DATA[0][4].ENA
rst => DATA[0][3].ENA
rst => DATA[0][2].ENA
rst => DATA[0][1].ENA
rst => DATA[0][0].ENA
rst => DATA[1][8].ENA
rst => DATA[1][7].ENA
rst => DATA[1][6].ENA
rst => DATA[1][5].ENA
rst => DATA[1][4].ENA
rst => DATA[1][3].ENA
rst => DATA[1][2].ENA
rst => DATA[1][1].ENA
rst => DATA[1][0].ENA
rst => DATA[2][8].ENA
rst => DATA[2][7].ENA
rst => DATA[2][6].ENA
rst => DATA[2][5].ENA
rst => DATA[2][4].ENA
rst => DATA[2][3].ENA
rst => DATA[2][2].ENA
rst => DATA[2][1].ENA
rst => DATA[2][0].ENA
rst => DATA[3][8].ENA
rst => DATA[3][7].ENA
rst => DATA[3][6].ENA
rst => DATA[3][5].ENA
rst => DATA[3][4].ENA
rst => DATA[3][3].ENA
rst => DATA[3][2].ENA
rst => DATA[3][1].ENA
rst => DATA[3][0].ENA
rst => DATA[4][8].ENA
rst => DATA[4][7].ENA
rst => DATA[4][6].ENA
rst => DATA[4][5].ENA
rst => DATA[4][4].ENA
rst => DATA[4][3].ENA
rst => DATA[4][2].ENA
rst => DATA[4][1].ENA
rst => DATA[4][0].ENA
rst => DATA[5][8].ENA
rst => DATA[5][7].ENA
rst => DATA[5][6].ENA
rst => DATA[5][5].ENA
rst => DATA[5][4].ENA
rst => DATA[5][3].ENA
rst => DATA[5][2].ENA
rst => DATA[5][1].ENA
rst => DATA[5][0].ENA
rst => REGISTERS[0][6].ENA
rst => REGISTERS[0][5].ENA
rst => REGISTERS[0][4].ENA
rst => REGISTERS[0][3].ENA
rst => REGISTERS[0][2].ENA
rst => REGISTERS[0][1].ENA
rst => REGISTERS[0][0].ENA
rst => REGISTERS[1][6].ENA
rst => REGISTERS[1][5].ENA
rst => REGISTERS[1][4].ENA
rst => REGISTERS[1][3].ENA
rst => REGISTERS[1][2].ENA
rst => REGISTERS[1][1].ENA
rst => REGISTERS[1][0].ENA
rst => REGISTERS[2][6].ENA
rst => REGISTERS[2][5].ENA
rst => REGISTERS[2][4].ENA
rst => REGISTERS[2][3].ENA
rst => REGISTERS[2][2].ENA
rst => REGISTERS[2][1].ENA
rst => REGISTERS[2][0].ENA
rst => REGISTERS[3][6].ENA
rst => REGISTERS[3][5].ENA
rst => REGISTERS[3][4].ENA
rst => REGISTERS[3][3].ENA
rst => REGISTERS[3][2].ENA
rst => REGISTERS[3][1].ENA
rst => REGISTERS[3][0].ENA
rst => REGISTERS[4][6].ENA
rst => REGISTERS[4][5].ENA
rst => REGISTERS[4][4].ENA
rst => REGISTERS[4][3].ENA
rst => REGISTERS[4][2].ENA
rst => REGISTERS[4][1].ENA
rst => REGISTERS[4][0].ENA
rst => REGISTERS[5][6].ENA
rst => REGISTERS[5][5].ENA
rst => REGISTERS[5][4].ENA
rst => REGISTERS[5][3].ENA
rst => REGISTERS[5][2].ENA
rst => REGISTERS[5][1].ENA
clk => clk.IN1
initPulse => initState.OUTPUTSELECT
initPulse => initState.OUTPUTSELECT
initPulse => initState.OUTPUTSELECT
SDAT <> i2c:myI2c.SDAT
SDCLK <= i2c:myI2c.SDCLK
doneInit <= doneInit~reg0.DB_MAX_OUTPUT_PORT_TYPE
audioInitError[0] <= i2c:myI2c.error
audioInitError[1] <= i2c:myI2c.error
audioInitError[2] <= i2c:myI2c.error
audioInitError[3] <= i2c:myI2c.error
manualSend => i2cData.OUTPUTSELECT
manualSend => i2cData.OUTPUTSELECT
manualSend => i2cData.OUTPUTSELECT
manualSend => i2cData.OUTPUTSELECT
manualSend => i2cData.OUTPUTSELECT
manualSend => i2cData.OUTPUTSELECT
manualSend => i2cData.OUTPUTSELECT
manualSend => i2cData.OUTPUTSELECT
manualSend => i2cData.OUTPUTSELECT
manualSend => i2cRegister.OUTPUTSELECT
manualSend => i2cRegister.OUTPUTSELECT
manualSend => i2cRegister.OUTPUTSELECT
manualSend => i2cRegister.OUTPUTSELECT
manualSend => i2cRegister.OUTPUTSELECT
manualSend => i2cRegister.OUTPUTSELECT
manualSend => i2cRegister.OUTPUTSELECT
manualSend => initState.OUTPUTSELECT
manualSend => initState.OUTPUTSELECT
manualSend => initState.OUTPUTSELECT
manualSend => Mux16.IN3
manualRegister[0] => i2cRegister.DATAB
manualRegister[1] => i2cRegister.DATAB
manualRegister[2] => i2cRegister.DATAB
manualRegister[3] => i2cRegister.DATAB
manualRegister[4] => i2cRegister.DATAB
manualRegister[5] => i2cRegister.DATAB
manualRegister[6] => i2cRegister.DATAB
manualData[0] => i2cData.DATAB
manualData[1] => i2cData.DATAB
manualData[2] => i2cData.DATAB
manualData[3] => i2cData.DATAB
manualData[4] => i2cData.DATAB
manualData[5] => i2cData.DATAB
manualData[6] => i2cData.DATAB
manualData[7] => i2cData.DATAB
manualData[8] => i2cData.DATAB
manualDone <= manualDone~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|AudioInit:myAudioInit|i2c:myI2c
rst => SDAT.OUTPUTSELECT
rst => errorReg.1111.OUTPUTSELECT
rst => errorReg.0101.OUTPUTSELECT
rst => errorReg.0100.OUTPUTSELECT
rst => errorReg.0011.OUTPUTSELECT
rst => errorReg.0010.OUTPUTSELECT
rst => errorReg.0001.OUTPUTSELECT
rst => errorReg.0000.OUTPUTSELECT
rst => done~reg0.ACLR
rst => i2cState[0].ACLR
rst => i2cState[1].ACLR
rst => i2cState[2].ACLR
rst => i2cState[3].ACLR
rst => i2cState[4].ACLR
rst => i2cState[5].ACLR
rst => i2cState[6].ACLR
rst => i2cState[7].ACLR
rst => i2cState[8].ACLR
rst => i2cState[9].ACLR
rst => slowi2cclk.ACLR
rst => clkCount[0].ACLR
rst => clkCount[1].ACLR
rst => clkCount[2].ACLR
rst => clkCount[3].ACLR
rst => clkCount[4].ACLR
rst => clkCount[5].ACLR
rst => clkCount[6].ACLR
rst => clkCount[7].ACLR
rst => clkCount[8].ACLR
rst => clkCount[9].ACLR
rst => SDCLKOUT.ENA
rst => SDATOUT.ENA
clk => slowi2cclk.CLK
clk => clkCount[0].CLK
clk => clkCount[1].CLK
clk => clkCount[2].CLK
clk => clkCount[3].CLK
clk => clkCount[4].CLK
clk => clkCount[5].CLK
clk => clkCount[6].CLK
clk => clkCount[7].CLK
clk => clkCount[8].CLK
clk => clkCount[9].CLK
address[0] => Selector8.IN35
address[1] => Selector8.IN34
address[2] => Selector8.IN33
address[3] => Selector8.IN32
address[4] => Selector8.IN31
address[5] => Selector8.IN30
address[6] => Selector8.IN29
register[0] => Selector8.IN42
register[1] => Selector8.IN41
register[2] => Selector8.IN40
register[3] => Selector8.IN39
register[4] => Selector8.IN38
register[5] => Selector8.IN37
register[6] => Selector8.IN36
data[0] => Selector8.IN51
data[1] => Selector8.IN50
data[2] => Selector8.IN49
data[3] => Selector8.IN48
data[4] => Selector8.IN47
data[5] => Selector8.IN46
data[6] => Selector8.IN45
data[7] => Selector8.IN44
data[8] => Selector8.IN43
rw => Selector8.IN52
error[0] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
error[1] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
error[2] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
error[3] <= error[3].DB_MAX_OUTPUT_PORT_TYPE
SDAT <> SDAT
SDCLK <= SDCLKOUT.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|AudioDAC:myDAC
clk => ~NO_FANOUT~
rst => countDACBits[0].PRESET
rst => countDACBits[1].PRESET
rst => countDACBits[2].PRESET
rst => countDACBits[3].PRESET
rst => countDACBits[4].PRESET
rst => s~3.DATAIN
rst => dataCopy[31].ENA
rst => dataCopy[30].ENA
rst => dataCopy[29].ENA
rst => dataCopy[28].ENA
rst => dataCopy[27].ENA
rst => dataCopy[26].ENA
rst => dataCopy[25].ENA
rst => dataCopy[24].ENA
rst => dataCopy[23].ENA
rst => dataCopy[22].ENA
rst => dataCopy[21].ENA
rst => dataCopy[20].ENA
rst => dataCopy[19].ENA
rst => dataCopy[18].ENA
rst => dataCopy[17].ENA
rst => dataCopy[16].ENA
rst => dataCopy[15].ENA
rst => dataCopy[14].ENA
rst => dataCopy[13].ENA
rst => dataCopy[12].ENA
rst => dataCopy[11].ENA
rst => dataCopy[10].ENA
rst => dataCopy[9].ENA
rst => dataCopy[8].ENA
rst => dataCopy[7].ENA
rst => dataCopy[6].ENA
rst => dataCopy[5].ENA
rst => dataCopy[4].ENA
rst => dataCopy[3].ENA
rst => dataCopy[2].ENA
rst => dataCopy[1].ENA
rst => dataCopy[0].ENA
AUD_BCLK => dataCopy[0].CLK
AUD_BCLK => dataCopy[1].CLK
AUD_BCLK => dataCopy[2].CLK
AUD_BCLK => dataCopy[3].CLK
AUD_BCLK => dataCopy[4].CLK
AUD_BCLK => dataCopy[5].CLK
AUD_BCLK => dataCopy[6].CLK
AUD_BCLK => dataCopy[7].CLK
AUD_BCLK => dataCopy[8].CLK
AUD_BCLK => dataCopy[9].CLK
AUD_BCLK => dataCopy[10].CLK
AUD_BCLK => dataCopy[11].CLK
AUD_BCLK => dataCopy[12].CLK
AUD_BCLK => dataCopy[13].CLK
AUD_BCLK => dataCopy[14].CLK
AUD_BCLK => dataCopy[15].CLK
AUD_BCLK => dataCopy[16].CLK
AUD_BCLK => dataCopy[17].CLK
AUD_BCLK => dataCopy[18].CLK
AUD_BCLK => dataCopy[19].CLK
AUD_BCLK => dataCopy[20].CLK
AUD_BCLK => dataCopy[21].CLK
AUD_BCLK => dataCopy[22].CLK
AUD_BCLK => dataCopy[23].CLK
AUD_BCLK => dataCopy[24].CLK
AUD_BCLK => dataCopy[25].CLK
AUD_BCLK => dataCopy[26].CLK
AUD_BCLK => dataCopy[27].CLK
AUD_BCLK => dataCopy[28].CLK
AUD_BCLK => dataCopy[29].CLK
AUD_BCLK => dataCopy[30].CLK
AUD_BCLK => dataCopy[31].CLK
AUD_BCLK => countDACBits[0].CLK
AUD_BCLK => countDACBits[1].CLK
AUD_BCLK => countDACBits[2].CLK
AUD_BCLK => countDACBits[3].CLK
AUD_BCLK => countDACBits[4].CLK
AUD_BCLK => s~1.DATAIN
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => dataCopy.OUTPUTSELECT
AUD_DACLRCK => Selector6.IN3
AUD_DACLRCK => Selector5.IN2
data[0] => dataCopy.DATAB
data[1] => dataCopy.DATAB
data[2] => dataCopy.DATAB
data[3] => dataCopy.DATAB
data[4] => dataCopy.DATAB
data[5] => dataCopy.DATAB
data[6] => dataCopy.DATAB
data[7] => dataCopy.DATAB
data[8] => dataCopy.DATAB
data[9] => dataCopy.DATAB
data[10] => dataCopy.DATAB
data[11] => dataCopy.DATAB
data[12] => dataCopy.DATAB
data[13] => dataCopy.DATAB
data[14] => dataCopy.DATAB
data[15] => dataCopy.DATAB
data[16] => dataCopy.DATAB
data[17] => dataCopy.DATAB
data[18] => dataCopy.DATAB
data[19] => dataCopy.DATAB
data[20] => dataCopy.DATAB
data[21] => dataCopy.DATAB
data[22] => dataCopy.DATAB
data[23] => dataCopy.DATAB
data[24] => dataCopy.DATAB
data[25] => dataCopy.DATAB
data[26] => dataCopy.DATAB
data[27] => dataCopy.DATAB
data[28] => dataCopy.DATAB
data[29] => dataCopy.DATAB
data[30] => dataCopy.DATAB
data[31] => dataCopy.DATAB
done <= done.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|AudioADC:myADC
clk => ~NO_FANOUT~
rst => countADCBits[0].PRESET
rst => countADCBits[1].PRESET
rst => countADCBits[2].PRESET
rst => countADCBits[3].PRESET
rst => countADCBits[4].PRESET
rst => s~3.DATAIN
rst => tempData[31].ENA
rst => tempData[30].ENA
rst => tempData[29].ENA
rst => tempData[28].ENA
rst => tempData[27].ENA
rst => tempData[26].ENA
rst => tempData[25].ENA
rst => tempData[24].ENA
rst => tempData[23].ENA
rst => tempData[22].ENA
rst => tempData[21].ENA
rst => tempData[20].ENA
rst => tempData[19].ENA
rst => tempData[18].ENA
rst => tempData[17].ENA
rst => tempData[16].ENA
rst => tempData[15].ENA
rst => tempData[14].ENA
rst => tempData[13].ENA
rst => tempData[12].ENA
rst => tempData[11].ENA
rst => tempData[10].ENA
rst => tempData[9].ENA
rst => tempData[8].ENA
rst => tempData[7].ENA
rst => tempData[6].ENA
rst => tempData[5].ENA
rst => tempData[4].ENA
rst => tempData[3].ENA
rst => tempData[2].ENA
rst => tempData[1].ENA
rst => tempData[0].ENA
rst => data[31]~reg0.ENA
rst => data[30]~reg0.ENA
rst => data[29]~reg0.ENA
rst => data[28]~reg0.ENA
rst => data[27]~reg0.ENA
rst => data[26]~reg0.ENA
rst => data[25]~reg0.ENA
rst => data[24]~reg0.ENA
rst => data[23]~reg0.ENA
rst => data[22]~reg0.ENA
rst => data[21]~reg0.ENA
rst => data[20]~reg0.ENA
rst => data[19]~reg0.ENA
rst => data[18]~reg0.ENA
rst => data[17]~reg0.ENA
rst => data[16]~reg0.ENA
rst => data[15]~reg0.ENA
rst => data[14]~reg0.ENA
rst => data[13]~reg0.ENA
rst => data[12]~reg0.ENA
rst => data[11]~reg0.ENA
rst => data[10]~reg0.ENA
rst => data[9]~reg0.ENA
rst => data[8]~reg0.ENA
rst => data[7]~reg0.ENA
rst => data[6]~reg0.ENA
rst => data[5]~reg0.ENA
rst => data[4]~reg0.ENA
rst => data[3]~reg0.ENA
rst => data[2]~reg0.ENA
rst => data[1]~reg0.ENA
rst => data[0]~reg0.ENA
AUD_BCLK => data[0]~reg0.CLK
AUD_BCLK => data[1]~reg0.CLK
AUD_BCLK => data[2]~reg0.CLK
AUD_BCLK => data[3]~reg0.CLK
AUD_BCLK => data[4]~reg0.CLK
AUD_BCLK => data[5]~reg0.CLK
AUD_BCLK => data[6]~reg0.CLK
AUD_BCLK => data[7]~reg0.CLK
AUD_BCLK => data[8]~reg0.CLK
AUD_BCLK => data[9]~reg0.CLK
AUD_BCLK => data[10]~reg0.CLK
AUD_BCLK => data[11]~reg0.CLK
AUD_BCLK => data[12]~reg0.CLK
AUD_BCLK => data[13]~reg0.CLK
AUD_BCLK => data[14]~reg0.CLK
AUD_BCLK => data[15]~reg0.CLK
AUD_BCLK => data[16]~reg0.CLK
AUD_BCLK => data[17]~reg0.CLK
AUD_BCLK => data[18]~reg0.CLK
AUD_BCLK => data[19]~reg0.CLK
AUD_BCLK => data[20]~reg0.CLK
AUD_BCLK => data[21]~reg0.CLK
AUD_BCLK => data[22]~reg0.CLK
AUD_BCLK => data[23]~reg0.CLK
AUD_BCLK => data[24]~reg0.CLK
AUD_BCLK => data[25]~reg0.CLK
AUD_BCLK => data[26]~reg0.CLK
AUD_BCLK => data[27]~reg0.CLK
AUD_BCLK => data[28]~reg0.CLK
AUD_BCLK => data[29]~reg0.CLK
AUD_BCLK => data[30]~reg0.CLK
AUD_BCLK => data[31]~reg0.CLK
AUD_BCLK => tempData[0].CLK
AUD_BCLK => tempData[1].CLK
AUD_BCLK => tempData[2].CLK
AUD_BCLK => tempData[3].CLK
AUD_BCLK => tempData[4].CLK
AUD_BCLK => tempData[5].CLK
AUD_BCLK => tempData[6].CLK
AUD_BCLK => tempData[7].CLK
AUD_BCLK => tempData[8].CLK
AUD_BCLK => tempData[9].CLK
AUD_BCLK => tempData[10].CLK
AUD_BCLK => tempData[11].CLK
AUD_BCLK => tempData[12].CLK
AUD_BCLK => tempData[13].CLK
AUD_BCLK => tempData[14].CLK
AUD_BCLK => tempData[15].CLK
AUD_BCLK => tempData[16].CLK
AUD_BCLK => tempData[17].CLK
AUD_BCLK => tempData[18].CLK
AUD_BCLK => tempData[19].CLK
AUD_BCLK => tempData[20].CLK
AUD_BCLK => tempData[21].CLK
AUD_BCLK => tempData[22].CLK
AUD_BCLK => tempData[23].CLK
AUD_BCLK => tempData[24].CLK
AUD_BCLK => tempData[25].CLK
AUD_BCLK => tempData[26].CLK
AUD_BCLK => tempData[27].CLK
AUD_BCLK => tempData[28].CLK
AUD_BCLK => tempData[29].CLK
AUD_BCLK => tempData[30].CLK
AUD_BCLK => tempData[31].CLK
AUD_BCLK => countADCBits[0].CLK
AUD_BCLK => countADCBits[1].CLK
AUD_BCLK => countADCBits[2].CLK
AUD_BCLK => countADCBits[3].CLK
AUD_BCLK => countADCBits[4].CLK
AUD_BCLK => s~1.DATAIN
AUD_ADCLRCK => Selector6.IN3
AUD_ADCLRCK => Selector5.IN2
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
AUD_ADCDAT => tempData.DATAB
done <= done.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Visualizer:myVisual1
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
inputAudio[0] => Add0.IN64
inputAudio[1] => Add0.IN63
inputAudio[2] => Add0.IN62
inputAudio[3] => Add0.IN61
inputAudio[4] => Add0.IN60
inputAudio[5] => Add0.IN59
inputAudio[6] => Add0.IN58
inputAudio[7] => Add0.IN57
inputAudio[8] => Add0.IN56
inputAudio[9] => Add0.IN55
inputAudio[10] => Add0.IN54
inputAudio[11] => Add0.IN53
inputAudio[12] => Add0.IN52
inputAudio[13] => Add0.IN51
inputAudio[14] => Add0.IN50
inputAudio[15] => Add0.IN33
inputAudio[15] => Add0.IN34
inputAudio[15] => Add0.IN35
inputAudio[15] => Add0.IN36
inputAudio[15] => Add0.IN37
inputAudio[15] => Add0.IN38
inputAudio[15] => Add0.IN39
inputAudio[15] => Add0.IN40
inputAudio[15] => Add0.IN41
inputAudio[15] => Add0.IN42
inputAudio[15] => Add0.IN43
inputAudio[15] => Add0.IN44
inputAudio[15] => Add0.IN45
inputAudio[15] => Add0.IN46
inputAudio[15] => Add0.IN47
inputAudio[15] => Add0.IN48
inputAudio[15] => Add0.IN49
inputAudio[16] => Add0.IN32
inputAudio[17] => Add0.IN31
inputAudio[18] => Add0.IN30
inputAudio[19] => Add0.IN29
inputAudio[20] => Add0.IN28
inputAudio[21] => Add0.IN27
inputAudio[22] => Add0.IN26
inputAudio[23] => Add0.IN25
inputAudio[24] => Add0.IN24
inputAudio[25] => Add0.IN23
inputAudio[26] => Add0.IN22
inputAudio[27] => Add0.IN21
inputAudio[28] => Add0.IN20
inputAudio[29] => Add0.IN19
inputAudio[30] => Add0.IN18
inputAudio[31] => Add0.IN1
inputAudio[31] => Add0.IN2
inputAudio[31] => Add0.IN3
inputAudio[31] => Add0.IN4
inputAudio[31] => Add0.IN5
inputAudio[31] => Add0.IN6
inputAudio[31] => Add0.IN7
inputAudio[31] => Add0.IN8
inputAudio[31] => Add0.IN9
inputAudio[31] => Add0.IN10
inputAudio[31] => Add0.IN11
inputAudio[31] => Add0.IN12
inputAudio[31] => Add0.IN13
inputAudio[31] => Add0.IN14
inputAudio[31] => Add0.IN15
inputAudio[31] => Add0.IN16
inputAudio[31] => Add0.IN17
leds[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
leds[7] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
leds[8] <= LessThan8.DB_MAX_OUTPUT_PORT_TYPE
leds[9] <= LessThan9.DB_MAX_OUTPUT_PORT_TYPE
leds[10] <= LessThan10.DB_MAX_OUTPUT_PORT_TYPE
leds[11] <= LessThan11.DB_MAX_OUTPUT_PORT_TYPE
leds[12] <= LessThan12.DB_MAX_OUTPUT_PORT_TYPE
leds[13] <= LessThan13.DB_MAX_OUTPUT_PORT_TYPE
leds[14] <= LessThan14.DB_MAX_OUTPUT_PORT_TYPE
leds[15] <= LessThan15.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Echo:myEcho1
clk => clk.IN1
rst => s~3.DATAIN
rst => echoSample[31].ENA
rst => echoSample[30].ENA
rst => echoSample[29].ENA
rst => echoSample[28].ENA
rst => echoSample[27].ENA
rst => echoSample[26].ENA
rst => echoSample[25].ENA
rst => echoSample[24].ENA
rst => echoSample[23].ENA
rst => echoSample[22].ENA
rst => echoSample[21].ENA
rst => echoSample[20].ENA
rst => echoSample[19].ENA
rst => echoSample[18].ENA
rst => echoSample[17].ENA
rst => echoSample[16].ENA
rst => echoSample[15].ENA
rst => echoSample[14].ENA
rst => echoSample[13].ENA
rst => echoSample[12].ENA
rst => echoSample[11].ENA
rst => echoSample[10].ENA
rst => echoSample[9].ENA
rst => echoSample[8].ENA
rst => echoSample[7].ENA
rst => echoSample[6].ENA
rst => echoSample[5].ENA
rst => echoSample[4].ENA
rst => echoSample[3].ENA
rst => echoSample[2].ENA
rst => echoSample[1].ENA
rst => echoSample[0].ENA
rst => lastSample[14].ENA
rst => lastSample[13].ENA
rst => lastSample[12].ENA
rst => lastSample[11].ENA
rst => lastSample[10].ENA
rst => lastSample[9].ENA
rst => lastSample[8].ENA
rst => lastSample[7].ENA
rst => lastSample[6].ENA
rst => lastSample[5].ENA
rst => lastSample[4].ENA
rst => lastSample[3].ENA
rst => lastSample[2].ENA
rst => lastSample[1].ENA
rst => lastSample[0].ENA
AUD_BCLK => currentSample[0].CLK
AUD_BCLK => currentSample[1].CLK
AUD_BCLK => currentSample[2].CLK
AUD_BCLK => currentSample[3].CLK
AUD_BCLK => currentSample[4].CLK
AUD_BCLK => currentSample[5].CLK
AUD_BCLK => currentSample[6].CLK
AUD_BCLK => currentSample[7].CLK
AUD_BCLK => currentSample[8].CLK
AUD_BCLK => currentSample[9].CLK
AUD_BCLK => currentSample[10].CLK
AUD_BCLK => currentSample[11].CLK
AUD_BCLK => currentSample[12].CLK
AUD_BCLK => currentSample[13].CLK
AUD_BCLK => currentSample[14].CLK
AUD_DACLRCK => currentSample[14].ENA
AUD_DACLRCK => currentSample[13].ENA
AUD_DACLRCK => currentSample[12].ENA
AUD_DACLRCK => currentSample[11].ENA
AUD_DACLRCK => currentSample[10].ENA
AUD_DACLRCK => currentSample[9].ENA
AUD_DACLRCK => currentSample[8].ENA
AUD_DACLRCK => currentSample[7].ENA
AUD_DACLRCK => currentSample[6].ENA
AUD_DACLRCK => currentSample[5].ENA
AUD_DACLRCK => currentSample[4].ENA
AUD_DACLRCK => currentSample[3].ENA
AUD_DACLRCK => currentSample[2].ENA
AUD_DACLRCK => currentSample[1].ENA
AUD_DACLRCK => currentSample[0].ENA
AUD_ADCLRCK => ~NO_FANOUT~
audioIn[0] => data.DATAB
audioIn[1] => data.DATAB
audioIn[2] => data.DATAB
audioIn[3] => data.DATAB
audioIn[4] => data.DATAB
audioIn[5] => data.DATAB
audioIn[6] => data.DATAB
audioIn[7] => data.DATAB
audioIn[8] => data.DATAB
audioIn[9] => data.DATAB
audioIn[10] => data.DATAB
audioIn[11] => data.DATAB
audioIn[12] => data.DATAB
audioIn[13] => data.DATAB
audioIn[14] => data.DATAB
audioIn[15] => data.DATAB
audioIn[16] => data.DATAB
audioIn[17] => data.DATAB
audioIn[18] => data.DATAB
audioIn[19] => data.DATAB
audioIn[20] => data.DATAB
audioIn[21] => data.DATAB
audioIn[22] => data.DATAB
audioIn[23] => data.DATAB
audioIn[24] => data.DATAB
audioIn[25] => data.DATAB
audioIn[26] => data.DATAB
audioIn[27] => data.DATAB
audioIn[28] => data.DATAB
audioIn[29] => data.DATAB
audioIn[30] => data.DATAB
audioIn[31] => data.DATAB
audioOut[0] <= echoSample[0].DB_MAX_OUTPUT_PORT_TYPE
audioOut[1] <= echoSample[1].DB_MAX_OUTPUT_PORT_TYPE
audioOut[2] <= echoSample[2].DB_MAX_OUTPUT_PORT_TYPE
audioOut[3] <= echoSample[3].DB_MAX_OUTPUT_PORT_TYPE
audioOut[4] <= echoSample[4].DB_MAX_OUTPUT_PORT_TYPE
audioOut[5] <= echoSample[5].DB_MAX_OUTPUT_PORT_TYPE
audioOut[6] <= echoSample[6].DB_MAX_OUTPUT_PORT_TYPE
audioOut[7] <= echoSample[7].DB_MAX_OUTPUT_PORT_TYPE
audioOut[8] <= echoSample[8].DB_MAX_OUTPUT_PORT_TYPE
audioOut[9] <= echoSample[9].DB_MAX_OUTPUT_PORT_TYPE
audioOut[10] <= echoSample[10].DB_MAX_OUTPUT_PORT_TYPE
audioOut[11] <= echoSample[11].DB_MAX_OUTPUT_PORT_TYPE
audioOut[12] <= echoSample[12].DB_MAX_OUTPUT_PORT_TYPE
audioOut[13] <= echoSample[13].DB_MAX_OUTPUT_PORT_TYPE
audioOut[14] <= echoSample[14].DB_MAX_OUTPUT_PORT_TYPE
audioOut[15] <= echoSample[15].DB_MAX_OUTPUT_PORT_TYPE
audioOut[16] <= echoSample[16].DB_MAX_OUTPUT_PORT_TYPE
audioOut[17] <= echoSample[17].DB_MAX_OUTPUT_PORT_TYPE
audioOut[18] <= echoSample[18].DB_MAX_OUTPUT_PORT_TYPE
audioOut[19] <= echoSample[19].DB_MAX_OUTPUT_PORT_TYPE
audioOut[20] <= echoSample[20].DB_MAX_OUTPUT_PORT_TYPE
audioOut[21] <= echoSample[21].DB_MAX_OUTPUT_PORT_TYPE
audioOut[22] <= echoSample[22].DB_MAX_OUTPUT_PORT_TYPE
audioOut[23] <= echoSample[23].DB_MAX_OUTPUT_PORT_TYPE
audioOut[24] <= echoSample[24].DB_MAX_OUTPUT_PORT_TYPE
audioOut[25] <= echoSample[25].DB_MAX_OUTPUT_PORT_TYPE
audioOut[26] <= echoSample[26].DB_MAX_OUTPUT_PORT_TYPE
audioOut[27] <= echoSample[27].DB_MAX_OUTPUT_PORT_TYPE
audioOut[28] <= echoSample[28].DB_MAX_OUTPUT_PORT_TYPE
audioOut[29] <= echoSample[29].DB_MAX_OUTPUT_PORT_TYPE
audioOut[30] <= echoSample[30].DB_MAX_OUTPUT_PORT_TYPE
audioOut[31] <= echoSample[31].DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Echo:myEcho1|Rambo:myRam
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component
wren_a => altsyncram_qkf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qkf1:auto_generated.data_a[0]
data_a[1] => altsyncram_qkf1:auto_generated.data_a[1]
data_a[2] => altsyncram_qkf1:auto_generated.data_a[2]
data_a[3] => altsyncram_qkf1:auto_generated.data_a[3]
data_a[4] => altsyncram_qkf1:auto_generated.data_a[4]
data_a[5] => altsyncram_qkf1:auto_generated.data_a[5]
data_a[6] => altsyncram_qkf1:auto_generated.data_a[6]
data_a[7] => altsyncram_qkf1:auto_generated.data_a[7]
data_a[8] => altsyncram_qkf1:auto_generated.data_a[8]
data_a[9] => altsyncram_qkf1:auto_generated.data_a[9]
data_a[10] => altsyncram_qkf1:auto_generated.data_a[10]
data_a[11] => altsyncram_qkf1:auto_generated.data_a[11]
data_a[12] => altsyncram_qkf1:auto_generated.data_a[12]
data_a[13] => altsyncram_qkf1:auto_generated.data_a[13]
data_a[14] => altsyncram_qkf1:auto_generated.data_a[14]
data_a[15] => altsyncram_qkf1:auto_generated.data_a[15]
data_a[16] => altsyncram_qkf1:auto_generated.data_a[16]
data_a[17] => altsyncram_qkf1:auto_generated.data_a[17]
data_a[18] => altsyncram_qkf1:auto_generated.data_a[18]
data_a[19] => altsyncram_qkf1:auto_generated.data_a[19]
data_a[20] => altsyncram_qkf1:auto_generated.data_a[20]
data_a[21] => altsyncram_qkf1:auto_generated.data_a[21]
data_a[22] => altsyncram_qkf1:auto_generated.data_a[22]
data_a[23] => altsyncram_qkf1:auto_generated.data_a[23]
data_a[24] => altsyncram_qkf1:auto_generated.data_a[24]
data_a[25] => altsyncram_qkf1:auto_generated.data_a[25]
data_a[26] => altsyncram_qkf1:auto_generated.data_a[26]
data_a[27] => altsyncram_qkf1:auto_generated.data_a[27]
data_a[28] => altsyncram_qkf1:auto_generated.data_a[28]
data_a[29] => altsyncram_qkf1:auto_generated.data_a[29]
data_a[30] => altsyncram_qkf1:auto_generated.data_a[30]
data_a[31] => altsyncram_qkf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qkf1:auto_generated.address_a[0]
address_a[1] => altsyncram_qkf1:auto_generated.address_a[1]
address_a[2] => altsyncram_qkf1:auto_generated.address_a[2]
address_a[3] => altsyncram_qkf1:auto_generated.address_a[3]
address_a[4] => altsyncram_qkf1:auto_generated.address_a[4]
address_a[5] => altsyncram_qkf1:auto_generated.address_a[5]
address_a[6] => altsyncram_qkf1:auto_generated.address_a[6]
address_a[7] => altsyncram_qkf1:auto_generated.address_a[7]
address_a[8] => altsyncram_qkf1:auto_generated.address_a[8]
address_a[9] => altsyncram_qkf1:auto_generated.address_a[9]
address_a[10] => altsyncram_qkf1:auto_generated.address_a[10]
address_a[11] => altsyncram_qkf1:auto_generated.address_a[11]
address_a[12] => altsyncram_qkf1:auto_generated.address_a[12]
address_a[13] => altsyncram_qkf1:auto_generated.address_a[13]
address_a[14] => altsyncram_qkf1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qkf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qkf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qkf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qkf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qkf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qkf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qkf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qkf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qkf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_qkf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_qkf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_qkf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_qkf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_qkf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_qkf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_qkf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_qkf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_qkf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_qkf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_qkf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_qkf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_qkf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_qkf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_qkf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_qkf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_qkf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_qkf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_qkf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_qkf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_qkf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_qkf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_qkf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_qkf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_msa:decode3.data[0]
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_msa:decode3.data[1]
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[16] => ram_block1a112.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[17] => ram_block1a113.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[18] => ram_block1a114.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[19] => ram_block1a115.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[20] => ram_block1a116.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[21] => ram_block1a117.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[22] => ram_block1a118.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[23] => ram_block1a119.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[24] => ram_block1a120.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[25] => ram_block1a121.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[26] => ram_block1a122.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[27] => ram_block1a123.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[28] => ram_block1a124.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[29] => ram_block1a125.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[30] => ram_block1a126.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_a[31] => ram_block1a127.PORTADATAIN
q_a[0] <= mux_job:mux2.result[0]
q_a[1] <= mux_job:mux2.result[1]
q_a[2] <= mux_job:mux2.result[2]
q_a[3] <= mux_job:mux2.result[3]
q_a[4] <= mux_job:mux2.result[4]
q_a[5] <= mux_job:mux2.result[5]
q_a[6] <= mux_job:mux2.result[6]
q_a[7] <= mux_job:mux2.result[7]
q_a[8] <= mux_job:mux2.result[8]
q_a[9] <= mux_job:mux2.result[9]
q_a[10] <= mux_job:mux2.result[10]
q_a[11] <= mux_job:mux2.result[11]
q_a[12] <= mux_job:mux2.result[12]
q_a[13] <= mux_job:mux2.result[13]
q_a[14] <= mux_job:mux2.result[14]
q_a[15] <= mux_job:mux2.result[15]
q_a[16] <= mux_job:mux2.result[16]
q_a[17] <= mux_job:mux2.result[17]
q_a[18] <= mux_job:mux2.result[18]
q_a[19] <= mux_job:mux2.result[19]
q_a[20] <= mux_job:mux2.result[20]
q_a[21] <= mux_job:mux2.result[21]
q_a[22] <= mux_job:mux2.result[22]
q_a[23] <= mux_job:mux2.result[23]
q_a[24] <= mux_job:mux2.result[24]
q_a[25] <= mux_job:mux2.result[25]
q_a[26] <= mux_job:mux2.result[26]
q_a[27] <= mux_job:mux2.result[27]
q_a[28] <= mux_job:mux2.result[28]
q_a[29] <= mux_job:mux2.result[29]
q_a[30] <= mux_job:mux2.result[30]
q_a[31] <= mux_job:mux2.result[31]
wren_a => decode_msa:decode3.enable


|AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|decode_msa:decode3
data[0] => w_anode823w[1].IN0
data[0] => w_anode836w[1].IN1
data[0] => w_anode844w[1].IN0
data[0] => w_anode852w[1].IN1
data[1] => w_anode823w[2].IN0
data[1] => w_anode836w[2].IN0
data[1] => w_anode844w[2].IN1
data[1] => w_anode852w[2].IN1
enable => w_anode823w[1].IN0
enable => w_anode836w[1].IN0
enable => w_anode844w[1].IN0
enable => w_anode852w[1].IN0
eq[0] <= w_anode823w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode836w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode844w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode852w[2].DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode861w[1].IN0
data[0] => w_anode875w[1].IN1
data[0] => w_anode884w[1].IN0
data[0] => w_anode893w[1].IN1
data[1] => w_anode861w[2].IN0
data[1] => w_anode875w[2].IN0
data[1] => w_anode884w[2].IN1
data[1] => w_anode893w[2].IN1
eq[0] <= w_anode861w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode875w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode884w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode893w[2].DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|mux_job:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[95] => _.IN1
data[96] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|AudioOutputTest|LowPassFilter:lowPassFilter
clk => ~NO_FANOUT~
rst => lastOutput[0].ACLR
rst => lastOutput[1].ACLR
rst => lastOutput[2].ACLR
rst => lastOutput[3].ACLR
rst => lastOutput[4].ACLR
rst => lastOutput[5].ACLR
rst => lastOutput[6].ACLR
rst => lastOutput[7].ACLR
rst => lastOutput[8].ACLR
rst => lastOutput[9].ACLR
rst => lastOutput[10].ACLR
rst => lastOutput[11].ACLR
rst => lastOutput[12].ACLR
rst => lastOutput[13].ACLR
rst => lastOutput[14].ACLR
rst => lastOutput[15].ACLR
rst => lastOutput[16].ACLR
rst => lastOutput[17].ACLR
rst => lastOutput[18].ACLR
rst => lastOutput[19].ACLR
rst => lastOutput[20].ACLR
rst => lastOutput[21].ACLR
rst => lastOutput[22].ACLR
rst => lastOutput[23].ACLR
rst => lastOutput[24].ACLR
rst => lastOutput[25].ACLR
rst => lastOutput[26].ACLR
rst => lastOutput[27].ACLR
rst => lastOutput[28].ACLR
rst => lastOutput[29].ACLR
rst => lastOutput[30].ACLR
rst => lastOutput[31].ACLR
AUD_BCLK => lastOutput[0].CLK
AUD_BCLK => lastOutput[1].CLK
AUD_BCLK => lastOutput[2].CLK
AUD_BCLK => lastOutput[3].CLK
AUD_BCLK => lastOutput[4].CLK
AUD_BCLK => lastOutput[5].CLK
AUD_BCLK => lastOutput[6].CLK
AUD_BCLK => lastOutput[7].CLK
AUD_BCLK => lastOutput[8].CLK
AUD_BCLK => lastOutput[9].CLK
AUD_BCLK => lastOutput[10].CLK
AUD_BCLK => lastOutput[11].CLK
AUD_BCLK => lastOutput[12].CLK
AUD_BCLK => lastOutput[13].CLK
AUD_BCLK => lastOutput[14].CLK
AUD_BCLK => lastOutput[15].CLK
AUD_BCLK => lastOutput[16].CLK
AUD_BCLK => lastOutput[17].CLK
AUD_BCLK => lastOutput[18].CLK
AUD_BCLK => lastOutput[19].CLK
AUD_BCLK => lastOutput[20].CLK
AUD_BCLK => lastOutput[21].CLK
AUD_BCLK => lastOutput[22].CLK
AUD_BCLK => lastOutput[23].CLK
AUD_BCLK => lastOutput[24].CLK
AUD_BCLK => lastOutput[25].CLK
AUD_BCLK => lastOutput[26].CLK
AUD_BCLK => lastOutput[27].CLK
AUD_BCLK => lastOutput[28].CLK
AUD_BCLK => lastOutput[29].CLK
AUD_BCLK => lastOutput[30].CLK
AUD_BCLK => lastOutput[31].CLK
AUD_DACLRCK => lastOutput[0].ENA
AUD_DACLRCK => lastOutput[31].ENA
AUD_DACLRCK => lastOutput[30].ENA
AUD_DACLRCK => lastOutput[29].ENA
AUD_DACLRCK => lastOutput[28].ENA
AUD_DACLRCK => lastOutput[27].ENA
AUD_DACLRCK => lastOutput[26].ENA
AUD_DACLRCK => lastOutput[25].ENA
AUD_DACLRCK => lastOutput[24].ENA
AUD_DACLRCK => lastOutput[23].ENA
AUD_DACLRCK => lastOutput[22].ENA
AUD_DACLRCK => lastOutput[21].ENA
AUD_DACLRCK => lastOutput[20].ENA
AUD_DACLRCK => lastOutput[19].ENA
AUD_DACLRCK => lastOutput[18].ENA
AUD_DACLRCK => lastOutput[17].ENA
AUD_DACLRCK => lastOutput[16].ENA
AUD_DACLRCK => lastOutput[15].ENA
AUD_DACLRCK => lastOutput[14].ENA
AUD_DACLRCK => lastOutput[13].ENA
AUD_DACLRCK => lastOutput[12].ENA
AUD_DACLRCK => lastOutput[11].ENA
AUD_DACLRCK => lastOutput[10].ENA
AUD_DACLRCK => lastOutput[9].ENA
AUD_DACLRCK => lastOutput[8].ENA
AUD_DACLRCK => lastOutput[7].ENA
AUD_DACLRCK => lastOutput[6].ENA
AUD_DACLRCK => lastOutput[5].ENA
AUD_DACLRCK => lastOutput[4].ENA
AUD_DACLRCK => lastOutput[3].ENA
AUD_DACLRCK => lastOutput[2].ENA
AUD_DACLRCK => lastOutput[1].ENA
AUD_ADCLRCK => ~NO_FANOUT~
audioIn[0] => Div2.IN36
audioIn[1] => Div2.IN35
audioIn[2] => Div2.IN34
audioIn[3] => Div2.IN33
audioIn[4] => Div2.IN32
audioIn[5] => Div2.IN31
audioIn[6] => Div2.IN30
audioIn[7] => Div2.IN29
audioIn[8] => Div2.IN28
audioIn[9] => Div2.IN27
audioIn[10] => Div2.IN26
audioIn[11] => Div2.IN25
audioIn[12] => Div2.IN24
audioIn[13] => Div2.IN23
audioIn[14] => Div2.IN22
audioIn[15] => Div2.IN5
audioIn[15] => Div2.IN6
audioIn[15] => Div2.IN7
audioIn[15] => Div2.IN8
audioIn[15] => Div2.IN9
audioIn[15] => Div2.IN10
audioIn[15] => Div2.IN11
audioIn[15] => Div2.IN12
audioIn[15] => Div2.IN13
audioIn[15] => Div2.IN14
audioIn[15] => Div2.IN15
audioIn[15] => Div2.IN16
audioIn[15] => Div2.IN17
audioIn[15] => Div2.IN18
audioIn[15] => Div2.IN19
audioIn[15] => Div2.IN20
audioIn[15] => Div2.IN21
audioIn[16] => Div0.IN36
audioIn[17] => Div0.IN35
audioIn[18] => Div0.IN34
audioIn[19] => Div0.IN33
audioIn[20] => Div0.IN32
audioIn[21] => Div0.IN31
audioIn[22] => Div0.IN30
audioIn[23] => Div0.IN29
audioIn[24] => Div0.IN28
audioIn[25] => Div0.IN27
audioIn[26] => Div0.IN26
audioIn[27] => Div0.IN25
audioIn[28] => Div0.IN24
audioIn[29] => Div0.IN23
audioIn[30] => Div0.IN22
audioIn[31] => Div0.IN5
audioIn[31] => Div0.IN6
audioIn[31] => Div0.IN7
audioIn[31] => Div0.IN8
audioIn[31] => Div0.IN9
audioIn[31] => Div0.IN10
audioIn[31] => Div0.IN11
audioIn[31] => Div0.IN12
audioIn[31] => Div0.IN13
audioIn[31] => Div0.IN14
audioIn[31] => Div0.IN15
audioIn[31] => Div0.IN16
audioIn[31] => Div0.IN17
audioIn[31] => Div0.IN18
audioIn[31] => Div0.IN19
audioIn[31] => Div0.IN20
audioIn[31] => Div0.IN21
audioOut[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|HighPassFilter:highPassFilter
clk => ~NO_FANOUT~
rst => lastOutput[0].ACLR
rst => lastOutput[1].ACLR
rst => lastOutput[2].ACLR
rst => lastOutput[3].ACLR
rst => lastOutput[4].ACLR
rst => lastOutput[5].ACLR
rst => lastOutput[6].ACLR
rst => lastOutput[7].ACLR
rst => lastOutput[8].ACLR
rst => lastOutput[9].ACLR
rst => lastOutput[10].ACLR
rst => lastOutput[11].ACLR
rst => lastOutput[12].ACLR
rst => lastOutput[13].ACLR
rst => lastOutput[14].ACLR
rst => lastOutput[15].ACLR
rst => lastOutput[16].ACLR
rst => lastOutput[17].ACLR
rst => lastOutput[18].ACLR
rst => lastOutput[19].ACLR
rst => lastOutput[20].ACLR
rst => lastOutput[21].ACLR
rst => lastOutput[22].ACLR
rst => lastOutput[23].ACLR
rst => lastOutput[24].ACLR
rst => lastOutput[25].ACLR
rst => lastOutput[26].ACLR
rst => lastOutput[27].ACLR
rst => lastOutput[28].ACLR
rst => lastOutput[29].ACLR
rst => lastOutput[30].ACLR
rst => lastOutput[31].ACLR
rst => lastAudioIn[0].ENA
rst => lastAudioIn[31].ENA
rst => lastAudioIn[30].ENA
rst => lastAudioIn[29].ENA
rst => lastAudioIn[28].ENA
rst => lastAudioIn[27].ENA
rst => lastAudioIn[26].ENA
rst => lastAudioIn[25].ENA
rst => lastAudioIn[24].ENA
rst => lastAudioIn[23].ENA
rst => lastAudioIn[22].ENA
rst => lastAudioIn[21].ENA
rst => lastAudioIn[20].ENA
rst => lastAudioIn[19].ENA
rst => lastAudioIn[18].ENA
rst => lastAudioIn[17].ENA
rst => lastAudioIn[16].ENA
rst => lastAudioIn[15].ENA
rst => lastAudioIn[14].ENA
rst => lastAudioIn[13].ENA
rst => lastAudioIn[12].ENA
rst => lastAudioIn[11].ENA
rst => lastAudioIn[10].ENA
rst => lastAudioIn[9].ENA
rst => lastAudioIn[8].ENA
rst => lastAudioIn[7].ENA
rst => lastAudioIn[6].ENA
rst => lastAudioIn[5].ENA
rst => lastAudioIn[4].ENA
rst => lastAudioIn[3].ENA
rst => lastAudioIn[2].ENA
rst => lastAudioIn[1].ENA
AUD_BCLK => lastAudioIn[0].CLK
AUD_BCLK => lastAudioIn[1].CLK
AUD_BCLK => lastAudioIn[2].CLK
AUD_BCLK => lastAudioIn[3].CLK
AUD_BCLK => lastAudioIn[4].CLK
AUD_BCLK => lastAudioIn[5].CLK
AUD_BCLK => lastAudioIn[6].CLK
AUD_BCLK => lastAudioIn[7].CLK
AUD_BCLK => lastAudioIn[8].CLK
AUD_BCLK => lastAudioIn[9].CLK
AUD_BCLK => lastAudioIn[10].CLK
AUD_BCLK => lastAudioIn[11].CLK
AUD_BCLK => lastAudioIn[12].CLK
AUD_BCLK => lastAudioIn[13].CLK
AUD_BCLK => lastAudioIn[14].CLK
AUD_BCLK => lastAudioIn[15].CLK
AUD_BCLK => lastAudioIn[16].CLK
AUD_BCLK => lastAudioIn[17].CLK
AUD_BCLK => lastAudioIn[18].CLK
AUD_BCLK => lastAudioIn[19].CLK
AUD_BCLK => lastAudioIn[20].CLK
AUD_BCLK => lastAudioIn[21].CLK
AUD_BCLK => lastAudioIn[22].CLK
AUD_BCLK => lastAudioIn[23].CLK
AUD_BCLK => lastAudioIn[24].CLK
AUD_BCLK => lastAudioIn[25].CLK
AUD_BCLK => lastAudioIn[26].CLK
AUD_BCLK => lastAudioIn[27].CLK
AUD_BCLK => lastAudioIn[28].CLK
AUD_BCLK => lastAudioIn[29].CLK
AUD_BCLK => lastAudioIn[30].CLK
AUD_BCLK => lastAudioIn[31].CLK
AUD_BCLK => lastOutput[0].CLK
AUD_BCLK => lastOutput[1].CLK
AUD_BCLK => lastOutput[2].CLK
AUD_BCLK => lastOutput[3].CLK
AUD_BCLK => lastOutput[4].CLK
AUD_BCLK => lastOutput[5].CLK
AUD_BCLK => lastOutput[6].CLK
AUD_BCLK => lastOutput[7].CLK
AUD_BCLK => lastOutput[8].CLK
AUD_BCLK => lastOutput[9].CLK
AUD_BCLK => lastOutput[10].CLK
AUD_BCLK => lastOutput[11].CLK
AUD_BCLK => lastOutput[12].CLK
AUD_BCLK => lastOutput[13].CLK
AUD_BCLK => lastOutput[14].CLK
AUD_BCLK => lastOutput[15].CLK
AUD_BCLK => lastOutput[16].CLK
AUD_BCLK => lastOutput[17].CLK
AUD_BCLK => lastOutput[18].CLK
AUD_BCLK => lastOutput[19].CLK
AUD_BCLK => lastOutput[20].CLK
AUD_BCLK => lastOutput[21].CLK
AUD_BCLK => lastOutput[22].CLK
AUD_BCLK => lastOutput[23].CLK
AUD_BCLK => lastOutput[24].CLK
AUD_BCLK => lastOutput[25].CLK
AUD_BCLK => lastOutput[26].CLK
AUD_BCLK => lastOutput[27].CLK
AUD_BCLK => lastOutput[28].CLK
AUD_BCLK => lastOutput[29].CLK
AUD_BCLK => lastOutput[30].CLK
AUD_BCLK => lastOutput[31].CLK
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastOutput[31].ENA
AUD_DACLRCK => lastOutput[30].ENA
AUD_DACLRCK => lastOutput[29].ENA
AUD_DACLRCK => lastOutput[28].ENA
AUD_DACLRCK => lastOutput[27].ENA
AUD_DACLRCK => lastOutput[26].ENA
AUD_DACLRCK => lastOutput[25].ENA
AUD_DACLRCK => lastOutput[24].ENA
AUD_DACLRCK => lastOutput[23].ENA
AUD_DACLRCK => lastOutput[22].ENA
AUD_DACLRCK => lastOutput[21].ENA
AUD_DACLRCK => lastOutput[20].ENA
AUD_DACLRCK => lastOutput[19].ENA
AUD_DACLRCK => lastOutput[18].ENA
AUD_DACLRCK => lastOutput[17].ENA
AUD_DACLRCK => lastOutput[16].ENA
AUD_DACLRCK => lastOutput[15].ENA
AUD_DACLRCK => lastOutput[14].ENA
AUD_DACLRCK => lastOutput[13].ENA
AUD_DACLRCK => lastOutput[12].ENA
AUD_DACLRCK => lastOutput[11].ENA
AUD_DACLRCK => lastOutput[10].ENA
AUD_DACLRCK => lastOutput[9].ENA
AUD_DACLRCK => lastOutput[8].ENA
AUD_DACLRCK => lastOutput[7].ENA
AUD_DACLRCK => lastOutput[6].ENA
AUD_DACLRCK => lastOutput[5].ENA
AUD_DACLRCK => lastOutput[4].ENA
AUD_DACLRCK => lastOutput[3].ENA
AUD_DACLRCK => lastOutput[2].ENA
AUD_DACLRCK => lastOutput[1].ENA
AUD_DACLRCK => lastOutput[0].ENA
AUD_ADCLRCK => ~NO_FANOUT~
audioIn[0] => Add2.IN64
audioIn[0] => lastAudioIn.DATAB
audioIn[1] => Add2.IN63
audioIn[1] => lastAudioIn.DATAB
audioIn[2] => Add2.IN62
audioIn[2] => lastAudioIn.DATAB
audioIn[3] => Add2.IN61
audioIn[3] => lastAudioIn.DATAB
audioIn[4] => Add2.IN60
audioIn[4] => lastAudioIn.DATAB
audioIn[5] => Add2.IN59
audioIn[5] => lastAudioIn.DATAB
audioIn[6] => Add2.IN58
audioIn[6] => lastAudioIn.DATAB
audioIn[7] => Add2.IN57
audioIn[7] => lastAudioIn.DATAB
audioIn[8] => Add2.IN56
audioIn[8] => lastAudioIn.DATAB
audioIn[9] => Add2.IN55
audioIn[9] => lastAudioIn.DATAB
audioIn[10] => Add2.IN54
audioIn[10] => lastAudioIn.DATAB
audioIn[11] => Add2.IN53
audioIn[11] => lastAudioIn.DATAB
audioIn[12] => Add2.IN52
audioIn[12] => lastAudioIn.DATAB
audioIn[13] => Add2.IN51
audioIn[13] => lastAudioIn.DATAB
audioIn[14] => Add2.IN50
audioIn[14] => lastAudioIn.DATAB
audioIn[15] => lastAudioIn.DATAB
audioIn[15] => Add2.IN33
audioIn[15] => Add2.IN34
audioIn[15] => Add2.IN35
audioIn[15] => Add2.IN36
audioIn[15] => Add2.IN37
audioIn[15] => Add2.IN38
audioIn[15] => Add2.IN39
audioIn[15] => Add2.IN40
audioIn[15] => Add2.IN41
audioIn[15] => Add2.IN42
audioIn[15] => Add2.IN43
audioIn[15] => Add2.IN44
audioIn[15] => Add2.IN45
audioIn[15] => Add2.IN46
audioIn[15] => Add2.IN47
audioIn[15] => Add2.IN48
audioIn[15] => Add2.IN49
audioIn[16] => Add0.IN64
audioIn[16] => lastAudioIn.DATAB
audioIn[17] => Add0.IN63
audioIn[17] => lastAudioIn.DATAB
audioIn[18] => Add0.IN62
audioIn[18] => lastAudioIn.DATAB
audioIn[19] => Add0.IN61
audioIn[19] => lastAudioIn.DATAB
audioIn[20] => Add0.IN60
audioIn[20] => lastAudioIn.DATAB
audioIn[21] => Add0.IN59
audioIn[21] => lastAudioIn.DATAB
audioIn[22] => Add0.IN58
audioIn[22] => lastAudioIn.DATAB
audioIn[23] => Add0.IN57
audioIn[23] => lastAudioIn.DATAB
audioIn[24] => Add0.IN56
audioIn[24] => lastAudioIn.DATAB
audioIn[25] => Add0.IN55
audioIn[25] => lastAudioIn.DATAB
audioIn[26] => Add0.IN54
audioIn[26] => lastAudioIn.DATAB
audioIn[27] => Add0.IN53
audioIn[27] => lastAudioIn.DATAB
audioIn[28] => Add0.IN52
audioIn[28] => lastAudioIn.DATAB
audioIn[29] => Add0.IN51
audioIn[29] => lastAudioIn.DATAB
audioIn[30] => Add0.IN50
audioIn[30] => lastAudioIn.DATAB
audioIn[31] => lastAudioIn.DATAB
audioIn[31] => Add0.IN33
audioIn[31] => Add0.IN34
audioIn[31] => Add0.IN35
audioIn[31] => Add0.IN36
audioIn[31] => Add0.IN37
audioIn[31] => Add0.IN38
audioIn[31] => Add0.IN39
audioIn[31] => Add0.IN40
audioIn[31] => Add0.IN41
audioIn[31] => Add0.IN42
audioIn[31] => Add0.IN43
audioIn[31] => Add0.IN44
audioIn[31] => Add0.IN45
audioIn[31] => Add0.IN46
audioIn[31] => Add0.IN47
audioIn[31] => Add0.IN48
audioIn[31] => Add0.IN49
audioOut[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|HighPassFilter:myHighPass2
clk => ~NO_FANOUT~
rst => lastOutput[0].ACLR
rst => lastOutput[1].ACLR
rst => lastOutput[2].ACLR
rst => lastOutput[3].ACLR
rst => lastOutput[4].ACLR
rst => lastOutput[5].ACLR
rst => lastOutput[6].ACLR
rst => lastOutput[7].ACLR
rst => lastOutput[8].ACLR
rst => lastOutput[9].ACLR
rst => lastOutput[10].ACLR
rst => lastOutput[11].ACLR
rst => lastOutput[12].ACLR
rst => lastOutput[13].ACLR
rst => lastOutput[14].ACLR
rst => lastOutput[15].ACLR
rst => lastOutput[16].ACLR
rst => lastOutput[17].ACLR
rst => lastOutput[18].ACLR
rst => lastOutput[19].ACLR
rst => lastOutput[20].ACLR
rst => lastOutput[21].ACLR
rst => lastOutput[22].ACLR
rst => lastOutput[23].ACLR
rst => lastOutput[24].ACLR
rst => lastOutput[25].ACLR
rst => lastOutput[26].ACLR
rst => lastOutput[27].ACLR
rst => lastOutput[28].ACLR
rst => lastOutput[29].ACLR
rst => lastOutput[30].ACLR
rst => lastOutput[31].ACLR
rst => lastAudioIn[0].ENA
rst => lastAudioIn[31].ENA
rst => lastAudioIn[30].ENA
rst => lastAudioIn[29].ENA
rst => lastAudioIn[28].ENA
rst => lastAudioIn[27].ENA
rst => lastAudioIn[26].ENA
rst => lastAudioIn[25].ENA
rst => lastAudioIn[24].ENA
rst => lastAudioIn[23].ENA
rst => lastAudioIn[22].ENA
rst => lastAudioIn[21].ENA
rst => lastAudioIn[20].ENA
rst => lastAudioIn[19].ENA
rst => lastAudioIn[18].ENA
rst => lastAudioIn[17].ENA
rst => lastAudioIn[16].ENA
rst => lastAudioIn[15].ENA
rst => lastAudioIn[14].ENA
rst => lastAudioIn[13].ENA
rst => lastAudioIn[12].ENA
rst => lastAudioIn[11].ENA
rst => lastAudioIn[10].ENA
rst => lastAudioIn[9].ENA
rst => lastAudioIn[8].ENA
rst => lastAudioIn[7].ENA
rst => lastAudioIn[6].ENA
rst => lastAudioIn[5].ENA
rst => lastAudioIn[4].ENA
rst => lastAudioIn[3].ENA
rst => lastAudioIn[2].ENA
rst => lastAudioIn[1].ENA
AUD_BCLK => lastAudioIn[0].CLK
AUD_BCLK => lastAudioIn[1].CLK
AUD_BCLK => lastAudioIn[2].CLK
AUD_BCLK => lastAudioIn[3].CLK
AUD_BCLK => lastAudioIn[4].CLK
AUD_BCLK => lastAudioIn[5].CLK
AUD_BCLK => lastAudioIn[6].CLK
AUD_BCLK => lastAudioIn[7].CLK
AUD_BCLK => lastAudioIn[8].CLK
AUD_BCLK => lastAudioIn[9].CLK
AUD_BCLK => lastAudioIn[10].CLK
AUD_BCLK => lastAudioIn[11].CLK
AUD_BCLK => lastAudioIn[12].CLK
AUD_BCLK => lastAudioIn[13].CLK
AUD_BCLK => lastAudioIn[14].CLK
AUD_BCLK => lastAudioIn[15].CLK
AUD_BCLK => lastAudioIn[16].CLK
AUD_BCLK => lastAudioIn[17].CLK
AUD_BCLK => lastAudioIn[18].CLK
AUD_BCLK => lastAudioIn[19].CLK
AUD_BCLK => lastAudioIn[20].CLK
AUD_BCLK => lastAudioIn[21].CLK
AUD_BCLK => lastAudioIn[22].CLK
AUD_BCLK => lastAudioIn[23].CLK
AUD_BCLK => lastAudioIn[24].CLK
AUD_BCLK => lastAudioIn[25].CLK
AUD_BCLK => lastAudioIn[26].CLK
AUD_BCLK => lastAudioIn[27].CLK
AUD_BCLK => lastAudioIn[28].CLK
AUD_BCLK => lastAudioIn[29].CLK
AUD_BCLK => lastAudioIn[30].CLK
AUD_BCLK => lastAudioIn[31].CLK
AUD_BCLK => lastOutput[0].CLK
AUD_BCLK => lastOutput[1].CLK
AUD_BCLK => lastOutput[2].CLK
AUD_BCLK => lastOutput[3].CLK
AUD_BCLK => lastOutput[4].CLK
AUD_BCLK => lastOutput[5].CLK
AUD_BCLK => lastOutput[6].CLK
AUD_BCLK => lastOutput[7].CLK
AUD_BCLK => lastOutput[8].CLK
AUD_BCLK => lastOutput[9].CLK
AUD_BCLK => lastOutput[10].CLK
AUD_BCLK => lastOutput[11].CLK
AUD_BCLK => lastOutput[12].CLK
AUD_BCLK => lastOutput[13].CLK
AUD_BCLK => lastOutput[14].CLK
AUD_BCLK => lastOutput[15].CLK
AUD_BCLK => lastOutput[16].CLK
AUD_BCLK => lastOutput[17].CLK
AUD_BCLK => lastOutput[18].CLK
AUD_BCLK => lastOutput[19].CLK
AUD_BCLK => lastOutput[20].CLK
AUD_BCLK => lastOutput[21].CLK
AUD_BCLK => lastOutput[22].CLK
AUD_BCLK => lastOutput[23].CLK
AUD_BCLK => lastOutput[24].CLK
AUD_BCLK => lastOutput[25].CLK
AUD_BCLK => lastOutput[26].CLK
AUD_BCLK => lastOutput[27].CLK
AUD_BCLK => lastOutput[28].CLK
AUD_BCLK => lastOutput[29].CLK
AUD_BCLK => lastOutput[30].CLK
AUD_BCLK => lastOutput[31].CLK
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastAudioIn.OUTPUTSELECT
AUD_DACLRCK => lastOutput[31].ENA
AUD_DACLRCK => lastOutput[30].ENA
AUD_DACLRCK => lastOutput[29].ENA
AUD_DACLRCK => lastOutput[28].ENA
AUD_DACLRCK => lastOutput[27].ENA
AUD_DACLRCK => lastOutput[26].ENA
AUD_DACLRCK => lastOutput[25].ENA
AUD_DACLRCK => lastOutput[24].ENA
AUD_DACLRCK => lastOutput[23].ENA
AUD_DACLRCK => lastOutput[22].ENA
AUD_DACLRCK => lastOutput[21].ENA
AUD_DACLRCK => lastOutput[20].ENA
AUD_DACLRCK => lastOutput[19].ENA
AUD_DACLRCK => lastOutput[18].ENA
AUD_DACLRCK => lastOutput[17].ENA
AUD_DACLRCK => lastOutput[16].ENA
AUD_DACLRCK => lastOutput[15].ENA
AUD_DACLRCK => lastOutput[14].ENA
AUD_DACLRCK => lastOutput[13].ENA
AUD_DACLRCK => lastOutput[12].ENA
AUD_DACLRCK => lastOutput[11].ENA
AUD_DACLRCK => lastOutput[10].ENA
AUD_DACLRCK => lastOutput[9].ENA
AUD_DACLRCK => lastOutput[8].ENA
AUD_DACLRCK => lastOutput[7].ENA
AUD_DACLRCK => lastOutput[6].ENA
AUD_DACLRCK => lastOutput[5].ENA
AUD_DACLRCK => lastOutput[4].ENA
AUD_DACLRCK => lastOutput[3].ENA
AUD_DACLRCK => lastOutput[2].ENA
AUD_DACLRCK => lastOutput[1].ENA
AUD_DACLRCK => lastOutput[0].ENA
AUD_ADCLRCK => ~NO_FANOUT~
audioIn[0] => Add2.IN64
audioIn[0] => lastAudioIn.DATAB
audioIn[1] => Add2.IN63
audioIn[1] => lastAudioIn.DATAB
audioIn[2] => Add2.IN62
audioIn[2] => lastAudioIn.DATAB
audioIn[3] => Add2.IN61
audioIn[3] => lastAudioIn.DATAB
audioIn[4] => Add2.IN60
audioIn[4] => lastAudioIn.DATAB
audioIn[5] => Add2.IN59
audioIn[5] => lastAudioIn.DATAB
audioIn[6] => Add2.IN58
audioIn[6] => lastAudioIn.DATAB
audioIn[7] => Add2.IN57
audioIn[7] => lastAudioIn.DATAB
audioIn[8] => Add2.IN56
audioIn[8] => lastAudioIn.DATAB
audioIn[9] => Add2.IN55
audioIn[9] => lastAudioIn.DATAB
audioIn[10] => Add2.IN54
audioIn[10] => lastAudioIn.DATAB
audioIn[11] => Add2.IN53
audioIn[11] => lastAudioIn.DATAB
audioIn[12] => Add2.IN52
audioIn[12] => lastAudioIn.DATAB
audioIn[13] => Add2.IN51
audioIn[13] => lastAudioIn.DATAB
audioIn[14] => Add2.IN50
audioIn[14] => lastAudioIn.DATAB
audioIn[15] => lastAudioIn.DATAB
audioIn[15] => Add2.IN33
audioIn[15] => Add2.IN34
audioIn[15] => Add2.IN35
audioIn[15] => Add2.IN36
audioIn[15] => Add2.IN37
audioIn[15] => Add2.IN38
audioIn[15] => Add2.IN39
audioIn[15] => Add2.IN40
audioIn[15] => Add2.IN41
audioIn[15] => Add2.IN42
audioIn[15] => Add2.IN43
audioIn[15] => Add2.IN44
audioIn[15] => Add2.IN45
audioIn[15] => Add2.IN46
audioIn[15] => Add2.IN47
audioIn[15] => Add2.IN48
audioIn[15] => Add2.IN49
audioIn[16] => Add0.IN64
audioIn[16] => lastAudioIn.DATAB
audioIn[17] => Add0.IN63
audioIn[17] => lastAudioIn.DATAB
audioIn[18] => Add0.IN62
audioIn[18] => lastAudioIn.DATAB
audioIn[19] => Add0.IN61
audioIn[19] => lastAudioIn.DATAB
audioIn[20] => Add0.IN60
audioIn[20] => lastAudioIn.DATAB
audioIn[21] => Add0.IN59
audioIn[21] => lastAudioIn.DATAB
audioIn[22] => Add0.IN58
audioIn[22] => lastAudioIn.DATAB
audioIn[23] => Add0.IN57
audioIn[23] => lastAudioIn.DATAB
audioIn[24] => Add0.IN56
audioIn[24] => lastAudioIn.DATAB
audioIn[25] => Add0.IN55
audioIn[25] => lastAudioIn.DATAB
audioIn[26] => Add0.IN54
audioIn[26] => lastAudioIn.DATAB
audioIn[27] => Add0.IN53
audioIn[27] => lastAudioIn.DATAB
audioIn[28] => Add0.IN52
audioIn[28] => lastAudioIn.DATAB
audioIn[29] => Add0.IN51
audioIn[29] => lastAudioIn.DATAB
audioIn[30] => Add0.IN50
audioIn[30] => lastAudioIn.DATAB
audioIn[31] => lastAudioIn.DATAB
audioIn[31] => Add0.IN33
audioIn[31] => Add0.IN34
audioIn[31] => Add0.IN35
audioIn[31] => Add0.IN36
audioIn[31] => Add0.IN37
audioIn[31] => Add0.IN38
audioIn[31] => Add0.IN39
audioIn[31] => Add0.IN40
audioIn[31] => Add0.IN41
audioIn[31] => Add0.IN42
audioIn[31] => Add0.IN43
audioIn[31] => Add0.IN44
audioIn[31] => Add0.IN45
audioIn[31] => Add0.IN46
audioIn[31] => Add0.IN47
audioIn[31] => Add0.IN48
audioIn[31] => Add0.IN49
audioOut[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
audioOut[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audioOut[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|output7Seg:my7
inp[0] => Decoder0.IN3
inp[1] => Decoder0.IN2
inp[2] => Decoder0.IN1
inp[3] => Decoder0.IN0
display[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|AudioOutputTest|output7Seg:i2cError7
inp[0] => Decoder0.IN3
inp[1] => Decoder0.IN2
inp[2] => Decoder0.IN1
inp[3] => Decoder0.IN0
display[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


