
*** Running vivado
    with args -log S_TEST.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source S_TEST.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source S_TEST.tcl -notrace
Command: synth_design -top S_TEST -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 835.184 ; gain = 234.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'S_TEST' [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_TEST.vhd:17]
	Parameter data_length bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'S_SPI_TOPMODULE' declared at 'C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_TOPMODULE.vhd:9' bound to instance 'SLAVE_SPI' of component 'S_SPI_TOPMODULE' [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_TEST.vhd:41]
INFO: [Synth 8-638] synthesizing module 'S_SPI_TOPMODULE' [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_TOPMODULE.vhd:21]
	Parameter data_length bound to: 16 - type: integer 
	Parameter data_length bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'S_SPI_MOSI' declared at 'C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MOSI.vhd:5' bound to instance 'U1' of component 'S_SPI_MOSI' [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_TOPMODULE.vhd:48]
INFO: [Synth 8-638] synthesizing module 'S_SPI_MOSI' [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MOSI.vhd:15]
	Parameter data_length bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MOSI.vhd:23]
WARNING: [Synth 8-614] signal 'data_temp' is read in the process but is not in the sensitivity list [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MOSI.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'S_SPI_MOSI' (1#1) [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MOSI.vhd:15]
INFO: [Synth 8-3491] module 'S_SPI_MISO' declared at 'C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MISO.vhd:4' bound to instance 'U2' of component 'S_SPI_MISO' [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_TOPMODULE.vhd:56]
INFO: [Synth 8-638] synthesizing module 'S_SPI_MISO' [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MISO.vhd:13]
	Parameter data_length bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'S_SPI_MISO' (2#1) [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MISO.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'S_SPI_TOPMODULE' (3#1) [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_TOPMODULE.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'S_TEST' (4#1) [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_TEST.vhd:17]
WARNING: [Synth 8-3331] design S_TEST has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 907.188 ; gain = 306.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 907.188 ; gain = 306.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 907.188 ; gain = 306.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 907.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnC_IBUF'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnU_IBUF'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnL_IBUF'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnR_IBUF'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnD_IBUF'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sck_IBUF'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'ss_IBUF'. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/constrs_1/imports/SPI/Basys-3-Master_v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/S_TEST_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/S_TEST_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 999.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.480 ; gain = 399.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.480 ; gain = 399.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.480 ; gain = 399.117
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MOSI.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'miso_reg' [C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.srcs/sources_1/new/S_SPI_MISO.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.480 ; gain = 399.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module S_SPI_MOSI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
Module S_SPI_MISO 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design S_TEST has unconnected port clk
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SLAVE_SPI/U2/data_out_reg[0]_C )
WARNING: [Synth 8-3332] Sequential element (SLAVE_SPI/U2/data_out_reg[0]_C) is unused and will be removed from module S_TEST.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 999.480 ; gain = 399.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 999.480 ; gain = 399.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 999.480 ; gain = 399.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 999.480 ; gain = 399.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1010.602 ; gain = 410.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1010.602 ; gain = 410.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1010.602 ; gain = 410.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1010.602 ; gain = 410.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1010.602 ; gain = 410.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1010.602 ; gain = 410.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |    33|
|4     |LUT2   |    38|
|5     |LUT3   |    15|
|6     |LUT4   |     4|
|7     |LUT5   |    17|
|8     |LUT6   |    17|
|9     |FDCE   |    43|
|10    |FDPE   |    20|
|11    |FDRE   |    16|
|12    |LD     |    17|
|13    |LDC    |    16|
|14    |IBUF   |    19|
|15    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |   282|
|2     |  SLAVE_SPI |S_SPI_TOPMODULE |   244|
|3     |    U1      |S_SPI_MOSI      |   133|
|4     |    U2      |S_SPI_MISO      |   111|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1010.602 ; gain = 410.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1010.602 ; gain = 317.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1010.602 ; gain = 410.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1021.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 16 instances
  LD => LDCE (inverted pins: G): 1 instance 
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 48 Warnings, 41 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1021.668 ; gain = 715.648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/Desktop/UNI/4 Semester/PRO4/Sempro4/VHDL_SPI/SPI.runs/synth_1/S_TEST.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file S_TEST_utilization_synth.rpt -pb S_TEST_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  2 12:15:38 2020...
