//                              -*- Mode: Verilog -*-
// Filename        : USER_DEFINE.vh
// Description     : 
// Author          : 
// Created On      : Mon Nov 16 14:46:22 2020
// Last Modified By: 
// Last Modified On: 2020-11-16 14:49:01
// Update Count    : 0
// Status          : Unknown, Use with caution!

/*
 * Hardware revision. Please update along hardware.
 */
`define  HW_REV_MAJOR  8'h0
`define  HW_REV_MINOR  8'h1


/*
 * etc
 */
`define  HI  1'b1
`define  LO  1'b0


