parent	,	V_2
clk_register	,	F_8
mult	,	V_5
extal1_div2048_clk	,	V_19
system_clk	,	V_14
"failed to setup r8a7740 clocks\n"	,	L_1
enable_reg	,	V_7
r8a7740_clock_init	,	F_6
PLLC01CR	,	V_6
div6_clks	,	V_26
DIV6_NR	,	V_27
FRQCRB	,	V_9
rate	,	V_3
__raw_writel	,	F_5
main_clks	,	V_22
div4_clks	,	V_23
sh_clk_div6_register	,	F_10
extalr_clk	,	V_21
priv	,	V_4
__raw_readl	,	F_3
div4_kick	,	F_4
value	,	V_8
ret	,	V_12
ARRAY_SIZE	,	F_7
lookups	,	V_30
clk	,	V_1
u8	,	T_2
r_clk	,	V_18
MSTP_NR	,	V_29
extal1_div1024_clk	,	V_20
k	,	V_11
mstp_clks	,	V_28
extal1_div2_clk	,	V_15
MD_CK2	,	V_17
MD_CK1	,	V_13
DIV4_NR	,	V_24
div4_table	,	V_25
panic	,	F_14
div_recalc	,	F_1
extal1_clk	,	V_16
sh_clk_div4_register	,	F_9
clk_init	,	F_13
pllc01_recalc	,	F_2
__init	,	T_1
clkdev_add_table	,	F_12
sh_clk_mstp32_register	,	F_11
md_ck	,	V_10
