<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCDisassembler.cpp source code [llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>PowerPC</a>/<a href='./'>Disassembler</a>/<a href='PPCDisassembler.cpp.html'>PPCDisassembler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===------ PPCDisassembler.cpp - Disassembler for PowerPC ------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../MCTargetDesc/PPCMCTargetDesc.h.html">"MCTargetDesc/PPCMCTargetDesc.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../TargetInfo/PowerPCTargetInfo.h.html">"TargetInfo/PowerPCTargetInfo.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html">"llvm/MC/MCDisassembler/MCDisassembler.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixedLenDisassembler.h.html">"llvm/MC/MCFixedLenDisassembler.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../include/llvm/Support/Endian.h.html">"llvm/Support/Endian.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><a class="macro" href="../MCTargetDesc/PPCMCTargetDesc.h.html#131" title="static const MCPhysReg RRegs[32] = { PPC::R0, PPC::R1, PPC::R2, PPC::R3, PPC::R4, PPC::R5, PPC::R6, PPC::R7, PPC::R8, PPC::R9, PPC::R10, PPC::R11, PPC::R12, PPC::R13, PPC::R14, PPC::R15, PPC::R16, PPC::R17, PPC::R18, PPC::R19, PPC::R20, PPC::R21, PPC::R22, PPC::R23, PPC::R24, PPC::R25, PPC::R26, PPC::R27, PPC::R28, PPC::R29, PPC::R30, PPC::R31 }; static const MCPhysReg XRegs[32] = { PPC::X0, PPC::X1, PPC::X2, PPC::X3, PPC::X4, PPC::X5, PPC::X6, PPC::X7, PPC::X8, PPC::X9, PPC::X10, PPC::X11, PPC::X12, PPC::X13, PPC::X14, PPC::X15, PPC::X16, PPC::X17, PPC::X18, PPC::X19, PPC::X20, PPC::X21, PPC::X22, PPC::X23, PPC::X24, PPC::X25, PPC::X26, PPC::X27, PPC::X28, PPC::X29, PPC::X30, PPC::X31 }; static const MCPhysReg FRegs[32] = { PPC::F0, PPC::F1, PPC::F2, PPC::F3, PPC::F4, PPC::F5, PPC::F6, PPC::F7, PPC::F8, PPC::F9, PPC::F10, PPC::F11, PPC::F12, PPC::F13, PPC::F14, PPC::F15, PPC::F16, PPC::F17, PPC::F18, PPC::F19, PPC::F20, PPC::F21, PPC::F22, PPC::F23, PPC::F24, PPC::F25, PPC::F26, PPC::F27, PPC::F28, PPC::F29, PPC::F30, PPC::F31 }; static const MCPhysReg SPERegs[32] = { PPC::S0, PPC::S1, PPC::S2, PPC::S3, PPC::S4, PPC::S5, PPC::S6, PPC::S7, PPC::S8, PPC::S9, PPC::S10, PPC::S11, PPC::S12, PPC::S13, PPC::S14, PPC::S15, PPC::S16, PPC::S17, PPC::S18, PPC::S19, PPC::S20, PPC::S21, PPC::S22, PPC::S23, PPC::S24, PPC::S25, PPC::S26, PPC::S27, PPC::S28, PPC::S29, PPC::S30, PPC::S31 }; static const MCPhysReg VFRegs[32] = { PPC::VF0, PPC::VF1, PPC::VF2, PPC::VF3, PPC::VF4, PPC::VF5, PPC::VF6, PPC::VF7, PPC::VF8, PPC::VF9, PPC::VF10, PPC::VF11, PPC::VF12, PPC::VF13, PPC::VF14, PPC::VF15, PPC::VF16, PPC::VF17, PPC::VF18, PPC::VF19, PPC::VF20, PPC::VF21, PPC::VF22, PPC::VF23, PPC::VF24, PPC::VF25, PPC::VF26, PPC::VF27, PPC::VF28, PPC::VF29, PPC::VF30, PPC::VF31 }; static const MCPhysReg VRegs[32] = { PPC::V0, PPC::V1, PPC::V2, PPC::V3, PPC::V4, PPC::V5, PPC::V6, PPC::V7, PPC::V8, PPC::V9, PPC::V10, PPC::V11, PPC::V12, PPC::V13, PPC::V14, PPC::V15, PPC::V16, PPC::V17, PPC::V18, PPC::V19, PPC::V20, PPC::V21, PPC::V22, PPC::V23, PPC::V24, PPC::V25, PPC::V26, PPC::V27, PPC::V28, PPC::V29, PPC::V30, PPC::V31 }; static const MCPhysReg QFRegs[32] = { PPC::QF0, PPC::QF1, PPC::QF2, PPC::QF3, PPC::QF4, PPC::QF5, PPC::QF6, PPC::QF7, PPC::QF8, PPC::QF9, PPC::QF10, PPC::QF11, PPC::QF12, PPC::QF13, PPC::QF14, PPC::QF15, PPC::QF16, PPC::QF17, PPC::QF18, PPC::QF19, PPC::QF20, PPC::QF21, PPC::QF22, PPC::QF23, PPC::QF24, PPC::QF25, PPC::QF26, PPC::QF27, PPC::QF28, PPC::QF29, PPC::QF30, PPC::QF31 }; static const MCPhysReg RRegsNoR0[32] = { PPC::ZERO, PPC::R1, PPC::R2, PPC::R3, PPC::R4, PPC::R5, PPC::R6, PPC::R7, PPC::R8, PPC::R9, PPC::R10, PPC::R11, PPC::R12, PPC::R13, PPC::R14, PPC::R15, PPC::R16, PPC::R17, PPC::R18, PPC::R19, PPC::R20, PPC::R21, PPC::R22, PPC::R23, PPC::R24, PPC::R25, PPC::R26, PPC::R27, PPC::R28, PPC::R29, PPC::R30, PPC::R31 }; static const MCPhysReg XRegsNoX0[32] = { PPC::ZERO8, PPC::X1, PPC::X2, PPC::X3, PPC::X4, PPC::X5, PPC::X6, PPC::X7, PPC::X8, PPC::X9, PPC::X10, PPC::X11, PPC::X12, PPC::X13, PPC::X14, PPC::X15, PPC::X16, PPC::X17, PPC::X18, PPC::X19, PPC::X20, PPC::X21, PPC::X22, PPC::X23, PPC::X24, PPC::X25, PPC::X26, PPC::X27, PPC::X28, PPC::X29, PPC::X30, PPC::X31 }; static const MCPhysReg VSRegs[64] = { PPC::VSL0, PPC::VSL1, PPC::VSL2, PPC::VSL3, PPC::VSL4, PPC::VSL5, PPC::VSL6, PPC::VSL7, PPC::VSL8, PPC::VSL9, PPC::VSL10, PPC::VSL11, PPC::VSL12, PPC::VSL13, PPC::VSL14, PPC::VSL15, PPC::VSL16, PPC::VSL17, PPC::VSL18, PPC::VSL19, PPC::VSL20, PPC::VSL21, PPC::VSL22, PPC::VSL23, PPC::VSL24, PPC::VSL25, PPC::VSL26, PPC::VSL27, PPC::VSL28, PPC::VSL29, PPC::VSL30, PPC::VSL31, PPC::V0, PPC::V1, PPC::V2, PPC::V3, PPC::V4, PPC::V5, PPC::V6, PPC::V7, PPC::V8, PPC::V9, PPC::V10, PPC::V11, PPC::V12, PPC::V13, PPC::V14, PPC::V15, PPC::V16, PPC::V17, PPC::V18, PPC::V19, PPC::V20, PPC::V21, PPC::V22, PPC::V23, PPC::V24, PPC::V25, PPC::V26, PPC::V27, PPC::V28, PPC::V29, PPC::V30, PPC::V31 }; static const MCPhysReg VSFRegs[64] = { PPC::F0, PPC::F1, PPC::F2, PPC::F3, PPC::F4, PPC::F5, PPC::F6, PPC::F7, PPC::F8, PPC::F9, PPC::F10, PPC::F11, PPC::F12, PPC::F13, PPC::F14, PPC::F15, PPC::F16, PPC::F17, PPC::F18, PPC::F19, PPC::F20, PPC::F21, PPC::F22, PPC::F23, PPC::F24, PPC::F25, PPC::F26, PPC::F27, PPC::F28, PPC::F29, PPC::F30, PPC::F31, PPC::VF0, PPC::VF1, PPC::VF2, PPC::VF3, PPC::VF4, PPC::VF5, PPC::VF6, PPC::VF7, PPC::VF8, PPC::VF9, PPC::VF10, PPC::VF11, PPC::VF12, PPC::VF13, PPC::VF14, PPC::VF15, PPC::VF16, PPC::VF17, PPC::VF18, PPC::VF19, PPC::VF20, PPC::VF21, PPC::VF22, PPC::VF23, PPC::VF24, PPC::VF25, PPC::VF26, PPC::VF27, PPC::VF28, PPC::VF29, PPC::VF30, PPC::VF31 }; static const MCPhysReg VSSRegs[64] = { PPC::F0, PPC::F1, PPC::F2, PPC::F3, PPC::F4, PPC::F5, PPC::F6, PPC::F7, PPC::F8, PPC::F9, PPC::F10, PPC::F11, PPC::F12, PPC::F13, PPC::F14, PPC::F15, PPC::F16, PPC::F17, PPC::F18, PPC::F19, PPC::F20, PPC::F21, PPC::F22, PPC::F23, PPC::F24, PPC::F25, PPC::F26, PPC::F27, PPC::F28, PPC::F29, PPC::F30, PPC::F31, PPC::VF0, PPC::VF1, PPC::VF2, PPC::VF3, PPC::VF4, PPC::VF5, PPC::VF6, PPC::VF7, PPC::VF8, PPC::VF9, PPC::VF10, PPC::VF11, PPC::VF12, PPC::VF13, PPC::VF14, PPC::VF15, PPC::VF16, PPC::VF17, PPC::VF18, PPC::VF19, PPC::VF20, PPC::VF21, PPC::VF22, PPC::VF23, PPC::VF24, PPC::VF25, PPC::VF26, PPC::VF27, PPC::VF28, PPC::VF29, PPC::VF30, PPC::VF31 }; static const MCPhysReg CRBITRegs[32] = { PPC::CR0LT, PPC::CR0GT, PPC::CR0EQ, PPC::CR0UN, PPC::CR1LT, PPC::CR1GT, PPC::CR1EQ, PPC::CR1UN, PPC::CR2LT, PPC::CR2GT, PPC::CR2EQ, PPC::CR2UN, PPC::CR3LT, PPC::CR3GT, PPC::CR3EQ, PPC::CR3UN, PPC::CR4LT, PPC::CR4GT, PPC::CR4EQ, PPC::CR4UN, PPC::CR5LT, PPC::CR5GT, PPC::CR5EQ, PPC::CR5UN, PPC::CR6LT, PPC::CR6GT, PPC::CR6EQ, PPC::CR6UN, PPC::CR7LT, PPC::CR7GT, PPC::CR7EQ, PPC::CR7UN}; static const MCPhysReg CRRegs[8] = { PPC::CR0, PPC::CR1, PPC::CR2, PPC::CR3, PPC::CR4, PPC::CR5, PPC::CR6, PPC::CR7}" data-ref="_M/DEFINE_PPC_REGCLASSES">DEFINE_PPC_REGCLASSES</a>;</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "ppc-disassembler"</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>typedef</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <dfn class="typedef" id="DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</dfn>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> {</td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCDisassembler" title='(anonymous namespace)::PPCDisassembler' data-ref="(anonymousnamespace)::PPCDisassembler">PPCDisassembler</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> {</td></tr>
<tr><th id="28">28</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCDisassembler::IsLittleEndian" title='(anonymous namespace)::PPCDisassembler::IsLittleEndian' data-type='bool' data-ref="(anonymousnamespace)::PPCDisassembler::IsLittleEndian">IsLittleEndian</dfn>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>public</b>:</td></tr>
<tr><th id="31">31</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115PPCDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb" title='(anonymous namespace)::PPCDisassembler::PPCDisassembler' data-type='void (anonymous namespace)::PPCDisassembler::PPCDisassembler(const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx, bool IsLittleEndian)' data-ref="_ZN12_GLOBAL__N_115PPCDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb">PPCDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1STI">STI</dfn>, <a class="type" href="../MCTargetDesc/PPCMCTargetDesc.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="2Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="2Ctx">Ctx</dfn>,</td></tr>
<tr><th id="32">32</th><td>                  <em>bool</em> <dfn class="local col3 decl" id="3IsLittleEndian" title='IsLittleEndian' data-type='bool' data-ref="3IsLittleEndian">IsLittleEndian</dfn>)</td></tr>
<tr><th id="33">33</th><td>      : <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a><a class="ref" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" title='llvm::MCDisassembler::MCDisassembler' data-ref="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>, <a class="local col2 ref" href="#2Ctx" title='Ctx' data-ref="2Ctx">Ctx</a>), <a class="tu member" href="#(anonymousnamespace)::PPCDisassembler::IsLittleEndian" title='(anonymous namespace)::PPCDisassembler::IsLittleEndian' data-use='w' data-ref="(anonymousnamespace)::PPCDisassembler::IsLittleEndian">IsLittleEndian</a>(<a class="local col3 ref" href="#3IsLittleEndian" title='IsLittleEndian' data-ref="3IsLittleEndian">IsLittleEndian</a>) {}</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_115PPCDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_" title='(anonymous namespace)::PPCDisassembler::getInstruction' data-type='llvm::MCDisassembler::DecodeStatus (anonymous namespace)::PPCDisassembler::getInstruction(llvm::MCInst &amp; Instr, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; VStream, llvm::raw_ostream &amp; CStream) const' data-ref="_ZNK12_GLOBAL__N_115PPCDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">getInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="4Instr" title='Instr' data-type='llvm::MCInst &amp;' data-ref="4Instr">Instr</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col5 decl" id="5Size" title='Size' data-type='uint64_t &amp;' data-ref="5Size">Size</dfn>,</td></tr>
<tr><th id="36">36</th><td>                              <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col6 decl" id="6Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="6Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="7Address" title='Address' data-type='uint64_t' data-ref="7Address">Address</dfn>,</td></tr>
<tr><th id="37">37</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8VStream" title='VStream' data-type='llvm::raw_ostream &amp;' data-ref="8VStream">VStream</dfn>,</td></tr>
<tr><th id="38">38</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="9CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="9CStream">CStream</dfn>) <em>const</em> override;</td></tr>
<tr><th id="39">39</th><td>};</td></tr>
<tr><th id="40">40</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def" id="_ZL21createPPCDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createPPCDisassembler' data-type='llvm::MCDisassembler * createPPCDisassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL21createPPCDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createPPCDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col0 decl" id="10T" title='T' data-type='const llvm::Target &amp;' data-ref="10T">T</dfn>,</td></tr>
<tr><th id="43">43</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="11STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="11STI">STI</dfn>,</td></tr>
<tr><th id="44">44</th><td>                                             <a class="type" href="../MCTargetDesc/PPCMCTargetDesc.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="12Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="12Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="45">45</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCDisassembler" title='(anonymous namespace)::PPCDisassembler' data-ref="(anonymousnamespace)::PPCDisassembler">PPCDisassembler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115PPCDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb" title='(anonymous namespace)::PPCDisassembler::PPCDisassembler' data-use='c' data-ref="_ZN12_GLOBAL__N_115PPCDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb">(</a><a class="local col1 ref" href="#11STI" title='STI' data-ref="11STI">STI</a>, <a class="local col2 ref" href="#12Ctx" title='Ctx' data-ref="12Ctx">Ctx</a>, <i>/*IsLittleEndian=*/</i><b>false</b>);</td></tr>
<tr><th id="46">46</th><td>}</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def" id="_ZL23createPPCLEDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createPPCLEDisassembler' data-type='llvm::MCDisassembler * createPPCLEDisassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL23createPPCLEDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createPPCLEDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col3 decl" id="13T" title='T' data-type='const llvm::Target &amp;' data-ref="13T">T</dfn>,</td></tr>
<tr><th id="49">49</th><td>                                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="14STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="14STI">STI</dfn>,</td></tr>
<tr><th id="50">50</th><td>                                               <a class="type" href="../MCTargetDesc/PPCMCTargetDesc.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col5 decl" id="15Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="15Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="51">51</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCDisassembler" title='(anonymous namespace)::PPCDisassembler' data-ref="(anonymousnamespace)::PPCDisassembler">PPCDisassembler</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115PPCDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb" title='(anonymous namespace)::PPCDisassembler::PPCDisassembler' data-use='c' data-ref="_ZN12_GLOBAL__N_115PPCDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEb">(</a><a class="local col4 ref" href="#14STI" title='STI' data-ref="14STI">STI</a>, <a class="local col5 ref" href="#15Ctx" title='Ctx' data-ref="15Ctx">Ctx</a>, <i>/*IsLittleEndian=*/</i><b>true</b>);</td></tr>
<tr><th id="52">52</th><td>}</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializePowerPCDisassembler" title='LLVMInitializePowerPCDisassembler' data-ref="LLVMInitializePowerPCDisassembler">LLVMInitializePowerPCDisassembler</dfn>() {</td></tr>
<tr><th id="55">55</th><td>  <i>// Register the disassembler for each target.</i></td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/PowerPCTargetInfo.h.html#_ZN4llvm17getThePPC32TargetEv" title='llvm::getThePPC32Target' data-ref="_ZN4llvm17getThePPC32TargetEv">getThePPC32Target</a>()</span>,</td></tr>
<tr><th id="57">57</th><td>                                         <a class="tu ref" href="#_ZL21createPPCDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createPPCDisassembler' data-use='r' data-ref="_ZL21createPPCDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createPPCDisassembler</a>);</td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/PowerPCTargetInfo.h.html#_ZN4llvm17getThePPC64TargetEv" title='llvm::getThePPC64Target' data-ref="_ZN4llvm17getThePPC64TargetEv">getThePPC64Target</a>()</span>,</td></tr>
<tr><th id="59">59</th><td>                                         <a class="tu ref" href="#_ZL21createPPCDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createPPCDisassembler' data-use='r' data-ref="_ZL21createPPCDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createPPCDisassembler</a>);</td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref" href="../TargetInfo/PowerPCTargetInfo.h.html#_ZN4llvm19getThePPC64LETargetEv" title='llvm::getThePPC64LETarget' data-ref="_ZN4llvm19getThePPC64LETargetEv">getThePPC64LETarget</a>()</span>,</td></tr>
<tr><th id="61">61</th><td>                                         <a class="tu ref" href="#_ZL23createPPCLEDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createPPCLEDisassembler' data-use='r' data-ref="_ZL23createPPCLEDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createPPCLEDisassembler</a>);</td></tr>
<tr><th id="62">62</th><td>}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL25DecodePCRel24BranchTargetRN4llvm6MCInstEjmPKv" title='DecodePCRel24BranchTarget' data-type='DecodeStatus DecodePCRel24BranchTarget(llvm::MCInst &amp; Inst, unsigned int Imm, uint64_t Addr, const void * Decoder)' data-ref="_ZL25DecodePCRel24BranchTargetRN4llvm6MCInstEjmPKv">DecodePCRel24BranchTarget</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="16Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="16Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17Imm" title='Imm' data-type='unsigned int' data-ref="17Imm">Imm</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                              <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="18Addr" title='Addr' data-type='uint64_t' data-ref="18Addr">Addr</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="19Decoder" title='Decoder' data-type='const void *' data-ref="19Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="67">67</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col0 decl" id="20Offset" title='Offset' data-type='int32_t' data-ref="20Offset">Offset</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend32Ej" title='llvm::SignExtend32' data-ref="_ZN4llvm12SignExtend32Ej">SignExtend32</a>&lt;<var>24</var>&gt;(<a class="local col7 ref" href="#17Imm" title='Imm' data-ref="17Imm">Imm</a>);</td></tr>
<tr><th id="68">68</th><td>  <a class="local col6 ref" href="#16Inst" title='Inst' data-ref="16Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#20Offset" title='Offset' data-ref="20Offset">Offset</a>));</td></tr>
<tr><th id="69">69</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="70">70</th><td>}</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>// FIXME: These can be generated by TableGen from the existing register</i></td></tr>
<tr><th id="73">73</th><td><i>// encoding values!</i></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><b>template</b> &lt;<span class="namespace">std::</span><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/c++/7/bits/c++config.h.html#std::size_t" title='std::size_t' data-type='unsigned long' data-ref="std::size_t">size_t</a> N&gt;</td></tr>
<tr><th id="76">76</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-type='DecodeStatus decodeRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, const MCPhysReg (&amp;)[N] Regs)' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="21Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="21Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="22RegNo" title='RegNo' data-type='uint64_t' data-ref="22RegNo">RegNo</dfn>,</td></tr>
<tr><th id="77">77</th><td>                                        <em>const</em> <a class="typedef" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> (&amp;<dfn class="local col3 decl" id="23Regs" title='Regs' data-type='const MCPhysReg (&amp;)[N]' data-ref="23Regs">Regs</dfn>)[<a class="tu ref" href="#N" title='N' data-ref="N">N</a>]) {</td></tr>
<tr><th id="78">78</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegNo &lt; N &amp;&amp; &quot;Invalid register number&quot;) ? void (0) : __assert_fail (&quot;RegNo &lt; N &amp;&amp; \&quot;Invalid register number\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 78, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#22RegNo" title='RegNo' data-ref="22RegNo">RegNo</a> &lt; <a class="tu ref" href="#N" title='N' data-use='r' data-ref="N">N</a> &amp;&amp; <q>"Invalid register number"</q>);</td></tr>
<tr><th id="79">79</th><td>  <a class="local col1 ref" href="#21Inst" title='Inst' data-ref="21Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col3 ref" href="#23Regs" title='Regs' data-ref="23Regs">Regs</a>[<a class="local col2 ref" href="#22RegNo" title='RegNo' data-ref="22RegNo">RegNo</a>]));</td></tr>
<tr><th id="80">80</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeCRRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeCRRCRegisterClass' data-type='DecodeStatus DecodeCRRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeCRRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeCRRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="24Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="24Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="25RegNo" title='RegNo' data-type='uint64_t' data-ref="25RegNo">RegNo</dfn>,</td></tr>
<tr><th id="84">84</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="26Address" title='Address' data-type='uint64_t' data-ref="26Address">Address</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="27Decoder" title='Decoder' data-type='const void *' data-ref="27Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="86">86</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col4 ref" href="#24Inst" title='Inst' data-ref="24Inst">Inst</a></span>, <a class="local col5 ref" href="#25RegNo" title='RegNo' data-ref="25RegNo">RegNo</a>, <a class="ref" href="#20" title='CRRegs' data-ref="CRRegs">CRRegs</a>);</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeCRRC0RegisterClassRN4llvm6MCInstEmmPKv" title='DecodeCRRC0RegisterClass' data-type='DecodeStatus DecodeCRRC0RegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeCRRC0RegisterClassRN4llvm6MCInstEmmPKv">DecodeCRRC0RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="28Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="28Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="29RegNo" title='RegNo' data-type='uint64_t' data-ref="29RegNo">RegNo</dfn>,</td></tr>
<tr><th id="90">90</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="30Address" title='Address' data-type='uint64_t' data-ref="30Address">Address</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="31Decoder" title='Decoder' data-type='const void *' data-ref="31Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="92">92</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#28Inst" title='Inst' data-ref="28Inst">Inst</a></span>, <a class="local col9 ref" href="#29RegNo" title='RegNo' data-ref="29RegNo">RegNo</a>, <a class="ref" href="#20" title='CRRegs' data-ref="CRRegs">CRRegs</a>);</td></tr>
<tr><th id="93">93</th><td>}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL26DecodeCRBITRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeCRBITRCRegisterClass' data-type='DecodeStatus DecodeCRBITRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeCRBITRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeCRBITRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="32Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="32Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="33RegNo" title='RegNo' data-type='uint64_t' data-ref="33RegNo">RegNo</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="34Address" title='Address' data-type='uint64_t' data-ref="34Address">Address</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="35Decoder" title='Decoder' data-type='const void *' data-ref="35Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="98">98</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#32Inst" title='Inst' data-ref="32Inst">Inst</a></span>, <a class="local col3 ref" href="#33RegNo" title='RegNo' data-ref="33RegNo">RegNo</a>, <a class="ref" href="#20" title='CRBITRegs' data-ref="CRBITRegs">CRBITRegs</a>);</td></tr>
<tr><th id="99">99</th><td>}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeF4RCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeF4RCRegisterClass' data-type='DecodeStatus DecodeF4RCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeF4RCRegisterClassRN4llvm6MCInstEmmPKv">DecodeF4RCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="36Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="36Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="37RegNo" title='RegNo' data-type='uint64_t' data-ref="37RegNo">RegNo</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="38Address" title='Address' data-type='uint64_t' data-ref="38Address">Address</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="39Decoder" title='Decoder' data-type='const void *' data-ref="39Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col6 ref" href="#36Inst" title='Inst' data-ref="36Inst">Inst</a></span>, <a class="local col7 ref" href="#37RegNo" title='RegNo' data-ref="37RegNo">RegNo</a>, <a class="ref" href="#20" title='FRegs' data-ref="FRegs">FRegs</a>);</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeF8RCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeF8RCRegisterClass' data-type='DecodeStatus DecodeF8RCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeF8RCRegisterClassRN4llvm6MCInstEmmPKv">DecodeF8RCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="40Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="40Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="41RegNo" title='RegNo' data-type='uint64_t' data-ref="41RegNo">RegNo</dfn>,</td></tr>
<tr><th id="108">108</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="42Address" title='Address' data-type='uint64_t' data-ref="42Address">Address</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="43Decoder" title='Decoder' data-type='const void *' data-ref="43Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="110">110</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#40Inst" title='Inst' data-ref="40Inst">Inst</a></span>, <a class="local col1 ref" href="#41RegNo" title='RegNo' data-ref="41RegNo">RegNo</a>, <a class="ref" href="#20" title='FRegs' data-ref="FRegs">FRegs</a>);</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeVFRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeVFRCRegisterClass' data-type='DecodeStatus DecodeVFRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeVFRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeVFRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="44Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="44Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="45RegNo" title='RegNo' data-type='uint64_t' data-ref="45RegNo">RegNo</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="46Address" title='Address' data-type='uint64_t' data-ref="46Address">Address</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="47Decoder" title='Decoder' data-type='const void *' data-ref="47Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="116">116</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col4 ref" href="#44Inst" title='Inst' data-ref="44Inst">Inst</a></span>, <a class="local col5 ref" href="#45RegNo" title='RegNo' data-ref="45RegNo">RegNo</a>, <a class="ref" href="#20" title='VFRegs' data-ref="VFRegs">VFRegs</a>);</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeVRRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeVRRCRegisterClass' data-type='DecodeStatus DecodeVRRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeVRRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeVRRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="48Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="48Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="49RegNo" title='RegNo' data-type='uint64_t' data-ref="49RegNo">RegNo</dfn>,</td></tr>
<tr><th id="120">120</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="50Address" title='Address' data-type='uint64_t' data-ref="50Address">Address</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="51Decoder" title='Decoder' data-type='const void *' data-ref="51Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="122">122</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#48Inst" title='Inst' data-ref="48Inst">Inst</a></span>, <a class="local col9 ref" href="#49RegNo" title='RegNo' data-ref="49RegNo">RegNo</a>, <a class="ref" href="#20" title='VRegs' data-ref="VRegs">VRegs</a>);</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeVSRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeVSRCRegisterClass' data-type='DecodeStatus DecodeVSRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeVSRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeVSRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="52Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="52Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="53RegNo" title='RegNo' data-type='uint64_t' data-ref="53RegNo">RegNo</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="54Address" title='Address' data-type='uint64_t' data-ref="54Address">Address</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="55Decoder" title='Decoder' data-type='const void *' data-ref="55Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="128">128</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#52Inst" title='Inst' data-ref="52Inst">Inst</a></span>, <a class="local col3 ref" href="#53RegNo" title='RegNo' data-ref="53RegNo">RegNo</a>, <a class="ref" href="#20" title='VSRegs' data-ref="VSRegs">VSRegs</a>);</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeVSFRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeVSFRCRegisterClass' data-type='DecodeStatus DecodeVSFRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeVSFRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeVSFRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="56Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="56Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="57RegNo" title='RegNo' data-type='uint64_t' data-ref="57RegNo">RegNo</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="58Address" title='Address' data-type='uint64_t' data-ref="58Address">Address</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="59Decoder" title='Decoder' data-type='const void *' data-ref="59Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="134">134</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col6 ref" href="#56Inst" title='Inst' data-ref="56Inst">Inst</a></span>, <a class="local col7 ref" href="#57RegNo" title='RegNo' data-ref="57RegNo">RegNo</a>, <a class="ref" href="#20" title='VSFRegs' data-ref="VSFRegs">VSFRegs</a>);</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeVSSRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeVSSRCRegisterClass' data-type='DecodeStatus DecodeVSSRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeVSSRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeVSSRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="60Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="60Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="61RegNo" title='RegNo' data-type='uint64_t' data-ref="61RegNo">RegNo</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="62Address" title='Address' data-type='uint64_t' data-ref="62Address">Address</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="63Decoder" title='Decoder' data-type='const void *' data-ref="63Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="140">140</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#60Inst" title='Inst' data-ref="60Inst">Inst</a></span>, <a class="local col1 ref" href="#61RegNo" title='RegNo' data-ref="61RegNo">RegNo</a>, <a class="ref" href="#20" title='VSSRegs' data-ref="VSSRegs">VSSRegs</a>);</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeGPRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRCRegisterClass' data-type='DecodeStatus DecodeGPRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeGPRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="64Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="64Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="65RegNo" title='RegNo' data-type='uint64_t' data-ref="65RegNo">RegNo</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="66Address" title='Address' data-type='uint64_t' data-ref="66Address">Address</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="67Decoder" title='Decoder' data-type='const void *' data-ref="67Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="146">146</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col4 ref" href="#64Inst" title='Inst' data-ref="64Inst">Inst</a></span>, <a class="local col5 ref" href="#65RegNo" title='RegNo' data-ref="65RegNo">RegNo</a>, <a class="ref" href="#20" title='RRegs' data-ref="RRegs">RRegs</a>);</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL28DecodeGPRC_NOR0RegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRC_NOR0RegisterClass' data-type='DecodeStatus DecodeGPRC_NOR0RegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeGPRC_NOR0RegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRC_NOR0RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="68Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="68Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="69RegNo" title='RegNo' data-type='uint64_t' data-ref="69RegNo">RegNo</dfn>,</td></tr>
<tr><th id="150">150</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="70Address" title='Address' data-type='uint64_t' data-ref="70Address">Address</dfn>,</td></tr>
<tr><th id="151">151</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="71Decoder" title='Decoder' data-type='const void *' data-ref="71Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="152">152</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#68Inst" title='Inst' data-ref="68Inst">Inst</a></span>, <a class="local col9 ref" href="#69RegNo" title='RegNo' data-ref="69RegNo">RegNo</a>, <a class="ref" href="#20" title='RRegsNoR0' data-ref="RRegsNoR0">RRegsNoR0</a>);</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeG8RCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeG8RCRegisterClass' data-type='DecodeStatus DecodeG8RCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeG8RCRegisterClassRN4llvm6MCInstEmmPKv">DecodeG8RCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="72Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="72Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="73RegNo" title='RegNo' data-type='uint64_t' data-ref="73RegNo">RegNo</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="74Address" title='Address' data-type='uint64_t' data-ref="74Address">Address</dfn>,</td></tr>
<tr><th id="157">157</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="75Decoder" title='Decoder' data-type='const void *' data-ref="75Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="158">158</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#72Inst" title='Inst' data-ref="72Inst">Inst</a></span>, <a class="local col3 ref" href="#73RegNo" title='RegNo' data-ref="73RegNo">RegNo</a>, <a class="ref" href="#20" title='XRegs' data-ref="XRegs">XRegs</a>);</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL28DecodeG8RC_NOX0RegisterClassRN4llvm6MCInstEmmPKv" title='DecodeG8RC_NOX0RegisterClass' data-type='DecodeStatus DecodeG8RC_NOX0RegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeG8RC_NOX0RegisterClassRN4llvm6MCInstEmmPKv">DecodeG8RC_NOX0RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="76Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="76Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="77RegNo" title='RegNo' data-type='uint64_t' data-ref="77RegNo">RegNo</dfn>,</td></tr>
<tr><th id="162">162</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="78Address" title='Address' data-type='uint64_t' data-ref="78Address">Address</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="79Decoder" title='Decoder' data-type='const void *' data-ref="79Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col6 ref" href="#76Inst" title='Inst' data-ref="76Inst">Inst</a></span>, <a class="local col7 ref" href="#77RegNo" title='RegNo' data-ref="77RegNo">RegNo</a>, <a class="ref" href="#20" title='XRegsNoX0' data-ref="XRegsNoX0">XRegsNoX0</a>);</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/DecodePointerLikeRegClass0" data-ref="_M/DecodePointerLikeRegClass0">DecodePointerLikeRegClass0</dfn> DecodeGPRCRegisterClass</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/DecodePointerLikeRegClass1" data-ref="_M/DecodePointerLikeRegClass1">DecodePointerLikeRegClass1</dfn> DecodeGPRC_NOR0RegisterClass</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL23DecodeQFRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeQFRCRegisterClass' data-type='DecodeStatus DecodeQFRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeQFRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeQFRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="80Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="80Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="81RegNo" title='RegNo' data-type='uint64_t' data-ref="81RegNo">RegNo</dfn>,</td></tr>
<tr><th id="171">171</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="82Address" title='Address' data-type='uint64_t' data-ref="82Address">Address</dfn>,</td></tr>
<tr><th id="172">172</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="83Decoder" title='Decoder' data-type='const void *' data-ref="83Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#80Inst" title='Inst' data-ref="80Inst">Inst</a></span>, <a class="local col1 ref" href="#81RegNo" title='RegNo' data-ref="81RegNo">RegNo</a>, <a class="ref" href="#20" title='QFRegs' data-ref="QFRegs">QFRegs</a>);</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL25DecodeSPE4RCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeSPE4RCRegisterClass' data-type='DecodeStatus DecodeSPE4RCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeSPE4RCRegisterClassRN4llvm6MCInstEmmPKv">DecodeSPE4RCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="84Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="84Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="85RegNo" title='RegNo' data-type='uint64_t' data-ref="85RegNo">RegNo</dfn>,</td></tr>
<tr><th id="177">177</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="86Address" title='Address' data-type='uint64_t' data-ref="86Address">Address</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="87Decoder" title='Decoder' data-type='const void *' data-ref="87Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="179">179</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col4 ref" href="#84Inst" title='Inst' data-ref="84Inst">Inst</a></span>, <a class="local col5 ref" href="#85RegNo" title='RegNo' data-ref="85RegNo">RegNo</a>, <a class="ref" href="#20" title='RRegs' data-ref="RRegs">RRegs</a>);</td></tr>
<tr><th id="180">180</th><td>}</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL24DecodeSPERCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeSPERCRegisterClass' data-type='DecodeStatus DecodeSPERCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeSPERCRegisterClassRN4llvm6MCInstEmmPKv">DecodeSPERCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="88Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="88Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="89RegNo" title='RegNo' data-type='uint64_t' data-ref="89RegNo">RegNo</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                            <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="90Address" title='Address' data-type='uint64_t' data-ref="90Address">Address</dfn>,</td></tr>
<tr><th id="184">184</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="91Decoder" title='Decoder' data-type='const void *' data-ref="91Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="185">185</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt" title='decodeRegisterClass' data-use='c' data-ref="_ZL19decodeRegisterClassRN4llvm6MCInstEmRAT__Kt">decodeRegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#88Inst" title='Inst' data-ref="88Inst">Inst</a></span>, <a class="local col9 ref" href="#89RegNo" title='RegNo' data-ref="89RegNo">RegNo</a>, <a class="ref" href="#20" title='SPERegs' data-ref="SPERegs">SPERegs</a>);</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/DecodeQSRCRegisterClass" data-ref="_M/DecodeQSRCRegisterClass">DecodeQSRCRegisterClass</dfn> DecodeQFRCRegisterClass</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/DecodeQBRCRegisterClass" data-ref="_M/DecodeQBRCRegisterClass">DecodeQBRCRegisterClass</dfn> DecodeQFRCRegisterClass</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><b>template</b>&lt;<em>unsigned</em> N&gt;</td></tr>
<tr><th id="192">192</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL17decodeUImmOperandRN4llvm6MCInstEmlPKv" title='decodeUImmOperand' data-type='DecodeStatus decodeUImmOperand(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL17decodeUImmOperandRN4llvm6MCInstEmlPKv">decodeUImmOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="92Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="92Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="93Imm" title='Imm' data-type='uint64_t' data-ref="93Imm">Imm</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="94Address" title='Address' data-type='int64_t' data-ref="94Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="95Decoder" title='Decoder' data-type='const void *' data-ref="95Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="194">194</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isUInt&lt;N&gt;(Imm) &amp;&amp; &quot;Invalid immediate&quot;) ? void (0) : __assert_fail (&quot;isUInt&lt;N&gt;(Imm) &amp;&amp; \&quot;Invalid immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 194, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isUInt&lt;<a class="tu ref" href="#N" title='N' data-use='c' data-ref="N">N</a>&gt;(<a class="local col3 ref" href="#93Imm" title='Imm' data-ref="93Imm">Imm</a>) &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="195">195</th><td>  <a class="local col2 ref" href="#92Inst" title='Inst' data-ref="92Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#93Imm" title='Imm' data-ref="93Imm">Imm</a>));</td></tr>
<tr><th id="196">196</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><b>template</b>&lt;<em>unsigned</em> N&gt;</td></tr>
<tr><th id="200">200</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv" title='decodeSImmOperand' data-type='DecodeStatus decodeSImmOperand(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv">decodeSImmOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="96Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="96Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="97Imm" title='Imm' data-type='uint64_t' data-ref="97Imm">Imm</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="98Address" title='Address' data-type='int64_t' data-ref="98Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="99Decoder" title='Decoder' data-type='const void *' data-ref="99Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="202">202</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isUInt&lt;N&gt;(Imm) &amp;&amp; &quot;Invalid immediate&quot;) ? void (0) : __assert_fail (&quot;isUInt&lt;N&gt;(Imm) &amp;&amp; \&quot;Invalid immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 202, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isUInt&lt;<a class="tu ref" href="#N" title='N' data-use='c' data-ref="N">N</a>&gt;(<a class="local col7 ref" href="#97Imm" title='Imm' data-ref="97Imm">Imm</a>) &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="203">203</th><td>  <a class="local col6 ref" href="#96Inst" title='Inst' data-ref="96Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(SignExtend64&lt;<a class="tu ref" href="#N" title='N' data-use='c' data-ref="N">N</a>&gt;(<a class="local col7 ref" href="#97Imm" title='Imm' data-ref="97Imm">Imm</a>)));</td></tr>
<tr><th id="204">204</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL19decodeMemRIOperandsRN4llvm6MCInstEmlPKv" title='decodeMemRIOperands' data-type='DecodeStatus decodeMemRIOperands(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL19decodeMemRIOperandsRN4llvm6MCInstEmlPKv">decodeMemRIOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="100Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="100Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="101Imm" title='Imm' data-type='uint64_t' data-ref="101Imm">Imm</dfn>,</td></tr>
<tr><th id="208">208</th><td>                                        <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="102Address" title='Address' data-type='int64_t' data-ref="102Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="103Decoder" title='Decoder' data-type='const void *' data-ref="103Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="209">209</th><td>  <i>// Decode the memri field (imm, reg), which has the low 16-bits as the</i></td></tr>
<tr><th id="210">210</th><td><i>  // displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="104Base" title='Base' data-type='uint64_t' data-ref="104Base">Base</dfn> = <a class="local col1 ref" href="#101Imm" title='Imm' data-ref="101Imm">Imm</a> &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="213">213</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="105Disp" title='Disp' data-type='uint64_t' data-ref="105Disp">Disp</dfn> = <a class="local col1 ref" href="#101Imm" title='Imm' data-ref="101Imm">Imm</a> &amp; <var>0xFFFF</var>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Base &lt; 32 &amp;&amp; &quot;Invalid base register&quot;) ? void (0) : __assert_fail (&quot;Base &lt; 32 &amp;&amp; \&quot;Invalid base register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 215, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#104Base" title='Base' data-ref="104Base">Base</a> &lt; <var>32</var> &amp;&amp; <q>"Invalid base register"</q>);</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <b>switch</b> (<a class="local col0 ref" href="#100Inst" title='Inst' data-ref="100Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="218">218</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="219">219</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::LBZU:</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::LHAU:</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::LHZU:</td></tr>
<tr><th id="222">222</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::LWZU:</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::LFSU:</td></tr>
<tr><th id="224">224</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::LFDU:</td></tr>
<tr><th id="225">225</th><td>    <i>// Add the tied output operand.</i></td></tr>
<tr><th id="226">226</th><td>    Inst.addOperand(MCOperand::createReg(RRegsNoR0[Base]));</td></tr>
<tr><th id="227">227</th><td>    <b>break</b>;</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::STBU:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::STHU:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::STWU:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::STFSU:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::STFDU:</td></tr>
<tr><th id="233">233</th><td>    Inst.insert(Inst.begin(), MCOperand::createReg(RRegsNoR0[Base]));</td></tr>
<tr><th id="234">234</th><td>    <b>break</b>;</td></tr>
<tr><th id="235">235</th><td>  }</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <a class="local col0 ref" href="#100Inst" title='Inst' data-ref="100Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#105Disp" title='Disp' data-ref="105Disp">Disp</a>)));</td></tr>
<tr><th id="238">238</th><td>  <a class="local col0 ref" href="#100Inst" title='Inst' data-ref="100Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref" href="#20" title='RRegsNoR0' data-ref="RRegsNoR0">RRegsNoR0</a>[<a class="local col4 ref" href="#104Base" title='Base' data-ref="104Base">Base</a>]));</td></tr>
<tr><th id="239">239</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL20decodeMemRIXOperandsRN4llvm6MCInstEmlPKv" title='decodeMemRIXOperands' data-type='DecodeStatus decodeMemRIXOperands(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL20decodeMemRIXOperandsRN4llvm6MCInstEmlPKv">decodeMemRIXOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="106Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="106Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="107Imm" title='Imm' data-type='uint64_t' data-ref="107Imm">Imm</dfn>,</td></tr>
<tr><th id="243">243</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="108Address" title='Address' data-type='int64_t' data-ref="108Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="109Decoder" title='Decoder' data-type='const void *' data-ref="109Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="244">244</th><td>  <i>// Decode the memrix field (imm, reg), which has the low 14-bits as the</i></td></tr>
<tr><th id="245">245</th><td><i>  // displacement and the next 5 bits as the register #.</i></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="110Base" title='Base' data-type='uint64_t' data-ref="110Base">Base</dfn> = <a class="local col7 ref" href="#107Imm" title='Imm' data-ref="107Imm">Imm</a> &gt;&gt; <var>14</var>;</td></tr>
<tr><th id="248">248</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="111Disp" title='Disp' data-type='uint64_t' data-ref="111Disp">Disp</dfn> = <a class="local col7 ref" href="#107Imm" title='Imm' data-ref="107Imm">Imm</a> &amp; <var>0x3FFF</var>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Base &lt; 32 &amp;&amp; &quot;Invalid base register&quot;) ? void (0) : __assert_fail (&quot;Base &lt; 32 &amp;&amp; \&quot;Invalid base register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 250, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#110Base" title='Base' data-ref="110Base">Base</a> &lt; <var>32</var> &amp;&amp; <q>"Invalid base register"</q>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <b>if</b> (Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::LDU)</td></tr>
<tr><th id="253">253</th><td>    <i>// Add the tied output operand.</i></td></tr>
<tr><th id="254">254</th><td>    <a class="local col6 ref" href="#106Inst" title='Inst' data-ref="106Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref" href="#20" title='RRegsNoR0' data-ref="RRegsNoR0">RRegsNoR0</a>[<a class="local col0 ref" href="#110Base" title='Base' data-ref="110Base">Base</a>]));</td></tr>
<tr><th id="255">255</th><td>  <b>else</b> <b>if</b> (Inst.getOpcode() == <span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::STDU)</td></tr>
<tr><th id="256">256</th><td>    <a class="local col6 ref" href="#106Inst" title='Inst' data-ref="106Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_" title='llvm::MCInst::insert' data-ref="_ZN4llvm6MCInst6insertEPNS_9MCOperandERKS1_">insert</a>(<a class="local col6 ref" href="#106Inst" title='Inst' data-ref="106Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZN4llvm6MCInst5beginEv">begin</a>(), <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref" href="#20" title='RRegsNoR0' data-ref="RRegsNoR0">RRegsNoR0</a>[<a class="local col0 ref" href="#110Base" title='Base' data-ref="110Base">Base</a>]));</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <a class="local col6 ref" href="#106Inst" title='Inst' data-ref="106Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col1 ref" href="#111Disp" title='Disp' data-ref="111Disp">Disp</a> &lt;&lt; <var>2</var>)));</td></tr>
<tr><th id="259">259</th><td>  <a class="local col6 ref" href="#106Inst" title='Inst' data-ref="106Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref" href="#20" title='RRegsNoR0' data-ref="RRegsNoR0">RRegsNoR0</a>[<a class="local col0 ref" href="#110Base" title='Base' data-ref="110Base">Base</a>]));</td></tr>
<tr><th id="260">260</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL22decodeMemRIX16OperandsRN4llvm6MCInstEmlPKv" title='decodeMemRIX16Operands' data-type='DecodeStatus decodeMemRIX16Operands(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL22decodeMemRIX16OperandsRN4llvm6MCInstEmlPKv">decodeMemRIX16Operands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="112Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="112Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="113Imm" title='Imm' data-type='uint64_t' data-ref="113Imm">Imm</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="114Address" title='Address' data-type='int64_t' data-ref="114Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="115Decoder" title='Decoder' data-type='const void *' data-ref="115Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="265">265</th><td>  <i>// Decode the memrix16 field (imm, reg), which has the low 12-bits as the</i></td></tr>
<tr><th id="266">266</th><td><i>  // displacement with 16-byte aligned, and the next 5 bits as the register #.</i></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="116Base" title='Base' data-type='uint64_t' data-ref="116Base">Base</dfn> = <a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm">Imm</a> &gt;&gt; <var>12</var>;</td></tr>
<tr><th id="269">269</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="117Disp" title='Disp' data-type='uint64_t' data-ref="117Disp">Disp</dfn> = <a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm">Imm</a> &amp; <var>0xFFF</var>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Base &lt; 32 &amp;&amp; &quot;Invalid base register&quot;) ? void (0) : __assert_fail (&quot;Base &lt; 32 &amp;&amp; \&quot;Invalid base register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 271, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#116Base" title='Base' data-ref="116Base">Base</a> &lt; <var>32</var> &amp;&amp; <q>"Invalid base register"</q>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="local col2 ref" href="#112Inst" title='Inst' data-ref="112Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#117Disp" title='Disp' data-ref="117Disp">Disp</a> &lt;&lt; <var>4</var>)));</td></tr>
<tr><th id="274">274</th><td>  <a class="local col2 ref" href="#112Inst" title='Inst' data-ref="112Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref" href="#20" title='RRegsNoR0' data-ref="RRegsNoR0">RRegsNoR0</a>[<a class="local col6 ref" href="#116Base" title='Base' data-ref="116Base">Base</a>]));</td></tr>
<tr><th id="275">275</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18decodeSPE8OperandsRN4llvm6MCInstEmlPKv" title='decodeSPE8Operands' data-type='DecodeStatus decodeSPE8Operands(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL18decodeSPE8OperandsRN4llvm6MCInstEmlPKv">decodeSPE8Operands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="118Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="118Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="119Imm" title='Imm' data-type='uint64_t' data-ref="119Imm">Imm</dfn>,</td></tr>
<tr><th id="279">279</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="120Address" title='Address' data-type='int64_t' data-ref="120Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="121Decoder" title='Decoder' data-type='const void *' data-ref="121Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="280">280</th><td>  <i>// Decode the spe8disp field (imm, reg), which has the low 5-bits as the</i></td></tr>
<tr><th id="281">281</th><td><i>  // displacement with 8-byte aligned, and the next 5 bits as the register #.</i></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="122Base" title='Base' data-type='uint64_t' data-ref="122Base">Base</dfn> = <a class="local col9 ref" href="#119Imm" title='Imm' data-ref="119Imm">Imm</a> &gt;&gt; <var>5</var>;</td></tr>
<tr><th id="284">284</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="123Disp" title='Disp' data-type='uint64_t' data-ref="123Disp">Disp</dfn> = <a class="local col9 ref" href="#119Imm" title='Imm' data-ref="119Imm">Imm</a> &amp; <var>0x1F</var>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Base &lt; 32 &amp;&amp; &quot;Invalid base register&quot;) ? void (0) : __assert_fail (&quot;Base &lt; 32 &amp;&amp; \&quot;Invalid base register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 286, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#122Base" title='Base' data-ref="122Base">Base</a> &lt; <var>32</var> &amp;&amp; <q>"Invalid base register"</q>);</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <a class="local col8 ref" href="#118Inst" title='Inst' data-ref="118Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#123Disp" title='Disp' data-ref="123Disp">Disp</a> &lt;&lt; <var>3</var>));</td></tr>
<tr><th id="289">289</th><td>  <a class="local col8 ref" href="#118Inst" title='Inst' data-ref="118Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref" href="#20" title='RRegsNoR0' data-ref="RRegsNoR0">RRegsNoR0</a>[<a class="local col2 ref" href="#122Base" title='Base' data-ref="122Base">Base</a>]));</td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18decodeSPE4OperandsRN4llvm6MCInstEmlPKv" title='decodeSPE4Operands' data-type='DecodeStatus decodeSPE4Operands(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL18decodeSPE4OperandsRN4llvm6MCInstEmlPKv">decodeSPE4Operands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="124Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="124Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="125Imm" title='Imm' data-type='uint64_t' data-ref="125Imm">Imm</dfn>,</td></tr>
<tr><th id="294">294</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="126Address" title='Address' data-type='int64_t' data-ref="126Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="127Decoder" title='Decoder' data-type='const void *' data-ref="127Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="295">295</th><td>  <i>// Decode the spe4disp field (imm, reg), which has the low 5-bits as the</i></td></tr>
<tr><th id="296">296</th><td><i>  // displacement with 4-byte aligned, and the next 5 bits as the register #.</i></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="128Base" title='Base' data-type='uint64_t' data-ref="128Base">Base</dfn> = <a class="local col5 ref" href="#125Imm" title='Imm' data-ref="125Imm">Imm</a> &gt;&gt; <var>5</var>;</td></tr>
<tr><th id="299">299</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="129Disp" title='Disp' data-type='uint64_t' data-ref="129Disp">Disp</dfn> = <a class="local col5 ref" href="#125Imm" title='Imm' data-ref="125Imm">Imm</a> &amp; <var>0x1F</var>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Base &lt; 32 &amp;&amp; &quot;Invalid base register&quot;) ? void (0) : __assert_fail (&quot;Base &lt; 32 &amp;&amp; \&quot;Invalid base register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 301, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#128Base" title='Base' data-ref="128Base">Base</a> &lt; <var>32</var> &amp;&amp; <q>"Invalid base register"</q>);</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <a class="local col4 ref" href="#124Inst" title='Inst' data-ref="124Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col9 ref" href="#129Disp" title='Disp' data-ref="129Disp">Disp</a> &lt;&lt; <var>2</var>));</td></tr>
<tr><th id="304">304</th><td>  <a class="local col4 ref" href="#124Inst" title='Inst' data-ref="124Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref" href="#20" title='RRegsNoR0' data-ref="RRegsNoR0">RRegsNoR0</a>[<a class="local col8 ref" href="#128Base" title='Base' data-ref="128Base">Base</a>]));</td></tr>
<tr><th id="305">305</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="306">306</th><td>}</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL18decodeSPE2OperandsRN4llvm6MCInstEmlPKv" title='decodeSPE2Operands' data-type='DecodeStatus decodeSPE2Operands(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL18decodeSPE2OperandsRN4llvm6MCInstEmlPKv">decodeSPE2Operands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="130Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="130Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="131Imm" title='Imm' data-type='uint64_t' data-ref="131Imm">Imm</dfn>,</td></tr>
<tr><th id="309">309</th><td>                                         <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="132Address" title='Address' data-type='int64_t' data-ref="132Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="133Decoder" title='Decoder' data-type='const void *' data-ref="133Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="310">310</th><td>  <i>// Decode the spe2disp field (imm, reg), which has the low 5-bits as the</i></td></tr>
<tr><th id="311">311</th><td><i>  // displacement with 2-byte aligned, and the next 5 bits as the register #.</i></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="134Base" title='Base' data-type='uint64_t' data-ref="134Base">Base</dfn> = <a class="local col1 ref" href="#131Imm" title='Imm' data-ref="131Imm">Imm</a> &gt;&gt; <var>5</var>;</td></tr>
<tr><th id="314">314</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="135Disp" title='Disp' data-type='uint64_t' data-ref="135Disp">Disp</dfn> = <a class="local col1 ref" href="#131Imm" title='Imm' data-ref="131Imm">Imm</a> &amp; <var>0x1F</var>;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Base &lt; 32 &amp;&amp; &quot;Invalid base register&quot;) ? void (0) : __assert_fail (&quot;Base &lt; 32 &amp;&amp; \&quot;Invalid base register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 316, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#134Base" title='Base' data-ref="134Base">Base</a> &lt; <var>32</var> &amp;&amp; <q>"Invalid base register"</q>);</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <a class="local col0 ref" href="#130Inst" title='Inst' data-ref="130Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#135Disp" title='Disp' data-ref="135Disp">Disp</a> &lt;&lt; <var>1</var>));</td></tr>
<tr><th id="319">319</th><td>  <a class="local col0 ref" href="#130Inst" title='Inst' data-ref="130Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref" href="#20" title='RRegsNoR0' data-ref="RRegsNoR0">RRegsNoR0</a>[<a class="local col4 ref" href="#134Base" title='Base' data-ref="134Base">Base</a>]));</td></tr>
<tr><th id="320">320</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def" id="_ZL19decodeCRBitMOperandRN4llvm6MCInstEmlPKv" title='decodeCRBitMOperand' data-type='DecodeStatus decodeCRBitMOperand(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL19decodeCRBitMOperandRN4llvm6MCInstEmlPKv">decodeCRBitMOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="136Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="136Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="137Imm" title='Imm' data-type='uint64_t' data-ref="137Imm">Imm</dfn>,</td></tr>
<tr><th id="324">324</th><td>                                        <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="138Address" title='Address' data-type='int64_t' data-ref="138Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="139Decoder" title='Decoder' data-type='const void *' data-ref="139Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="325">325</th><td>  <i>// The cr bit encoding is 0x80 &gt;&gt; cr_reg_num.</i></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="140Zeros" title='Zeros' data-type='unsigned int' data-ref="140Zeros">Zeros</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col7 ref" href="#137Imm" title='Imm' data-ref="137Imm">Imm</a>);</td></tr>
<tr><th id="328">328</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Zeros &lt; 8 &amp;&amp; &quot;Invalid CR bit value&quot;) ? void (0) : __assert_fail (&quot;Zeros &lt; 8 &amp;&amp; \&quot;Invalid CR bit value\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp&quot;, 328, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#140Zeros" title='Zeros' data-ref="140Zeros">Zeros</a> &lt; <var>8</var> &amp;&amp; <q>"Invalid CR bit value"</q>);</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <a class="local col6 ref" href="#136Inst" title='Inst' data-ref="136Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref" href="#20" title='CRRegs' data-ref="CRRegs">CRRegs</a>[<var>7</var> - <a class="local col0 ref" href="#140Zeros" title='Zeros' data-ref="140Zeros">Zeros</a>]));</td></tr>
<tr><th id="331">331</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Success" title='llvm::MCDisassembler::DecodeStatus::Success' data-ref="llvm::MCDisassembler::DecodeStatus::Success">Success</a>;</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#include <span class='error' title="&apos;PPCGenDisassemblerTables.inc&apos; file not found">"PPCGenDisassemblerTables.inc"</span></u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus">DecodeStatus</a> <a class="tu type" href="#(anonymousnamespace)::PPCDisassembler" title='(anonymous namespace)::PPCDisassembler' data-ref="(anonymousnamespace)::PPCDisassembler">PPCDisassembler</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115PPCDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_" title='(anonymous namespace)::PPCDisassembler::getInstruction' data-type='DecodeStatus (anonymous namespace)::PPCDisassembler::getInstruction(llvm::MCInst &amp; MI, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; OS, llvm::raw_ostream &amp; CS) const' data-ref="_ZNK12_GLOBAL__N_115PPCDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamES8_">getInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="141MI">MI</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col2 decl" id="142Size" title='Size' data-type='uint64_t &amp;' data-ref="142Size">Size</dfn>,</td></tr>
<tr><th id="337">337</th><td>                                             <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col3 decl" id="143Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="143Bytes">Bytes</dfn>,</td></tr>
<tr><th id="338">338</th><td>                                             <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="144Address" title='Address' data-type='uint64_t' data-ref="144Address">Address</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="145OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="145OS">OS</dfn>,</td></tr>
<tr><th id="339">339</th><td>                                             <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="146CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="146CS">CS</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>  <i>// Get the four bytes of the instruction.</i></td></tr>
<tr><th id="341">341</th><td>  <a class="local col2 ref" href="#142Size" title='Size' data-ref="142Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="342">342</th><td>  <b>if</b> (<a class="local col3 ref" href="#143Bytes" title='Bytes' data-ref="143Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>) {</td></tr>
<tr><th id="343">343</th><td>    <a class="local col2 ref" href="#142Size" title='Size' data-ref="142Size">Size</a> = <var>0</var>;</td></tr>
<tr><th id="344">344</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>;</td></tr>
<tr><th id="345">345</th><td>  }</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// Read the instruction in the proper endianness.</i></td></tr>
<tr><th id="348">348</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="147Inst" title='Inst' data-type='uint32_t' data-ref="147Inst">Inst</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCDisassembler::IsLittleEndian" title='(anonymous namespace)::PPCDisassembler::IsLittleEndian' data-use='r' data-ref="(anonymousnamespace)::PPCDisassembler::IsLittleEndian">IsLittleEndian</a> ? <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32leEPKv" title='llvm::support::endian::read32le' data-ref="_ZN4llvm7support6endian8read32leEPKv">read32le</a>(<a class="local col3 ref" href="#143Bytes" title='Bytes' data-ref="143Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv">data</a>())</td></tr>
<tr><th id="349">349</th><td>                                 : <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32beEPKv" title='llvm::support::endian::read32be' data-ref="_ZN4llvm7support6endian8read32beEPKv">read32be</a>(<a class="local col3 ref" href="#143Bytes" title='Bytes' data-ref="143Bytes">Bytes</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv">data</a>());</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <b>if</b> (STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::FeatureQPX]) {</td></tr>
<tr><th id="352">352</th><td>    <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <dfn class="local col8 decl" id="148result" title='result' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="148result">result</dfn> =</td></tr>
<tr><th id="353">353</th><td>      decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableQPX32&apos;">DecoderTableQPX32</span>, MI, Inst, Address, <b>this</b>, STI);</td></tr>
<tr><th id="354">354</th><td>    <b>if</b> (<a class="local col8 ref" href="#148result" title='result' data-ref="148result">result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="355">355</th><td>      <b>return</b> <a class="local col8 ref" href="#148result" title='result' data-ref="148result">result</a>;</td></tr>
<tr><th id="356">356</th><td>  } <b>else</b> <b>if</b> (STI.getFeatureBits()[<span class='error' title="use of undeclared identifier &apos;PPC&apos;">PPC</span>::FeatureSPE]) {</td></tr>
<tr><th id="357">357</th><td>    <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus">DecodeStatus</a> <dfn class="local col9 decl" id="149result" title='result' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="149result">result</dfn> =</td></tr>
<tr><th id="358">358</th><td>      decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTableSPE32&apos;">DecoderTableSPE32</span>, MI, Inst, Address, <b>this</b>, STI);</td></tr>
<tr><th id="359">359</th><td>    <b>if</b> (<a class="local col9 ref" href="#149result" title='result' data-ref="149result">result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus::Fail" title='llvm::MCDisassembler::DecodeStatus::Fail' data-ref="llvm::MCDisassembler::DecodeStatus::Fail">Fail</a>)</td></tr>
<tr><th id="360">360</th><td>      <b>return</b> <a class="local col9 ref" href="#149result" title='result' data-ref="149result">result</a>;</td></tr>
<tr><th id="361">361</th><td>  }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <b>return</b> decodeInstruction(<span class='error' title="use of undeclared identifier &apos;DecoderTable32&apos;">DecoderTable32</span>, MI, Inst, Address, <b>this</b>, STI);</td></tr>
<tr><th id="364">364</th><td>}</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
