{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1577905743485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1577905743485 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HDMITest EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"HDMITest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577905743485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577905743524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577905743524 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|wire_pll1_clk\[0\] 141 280 0 0 " "Implementing clock multiplication of 141, clock division of 280, and phase shift of 0 degrees (0 ps) for pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pixelclk_altpll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/db/pixelclk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577905743560 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|wire_pll1_clk\[1\] 141 28 0 0 " "Implementing clock multiplication of 141, clock division of 28, and phase shift of 0 degrees (0 ps) for pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pixelclk_altpll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/db/pixelclk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1577905743560 ""}  } { { "db/pixelclk_altpll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/db/pixelclk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1577905743560 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577905743653 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1577905743669 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577905743763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577905743763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1577905743763 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577905743763 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577905743763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577905743763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577905743763 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1577905743763 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577905743763 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577905743779 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HDMITest.sdc " "Synopsys Design Constraints File file not found: 'HDMITest.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577905744185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577905744185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577905744185 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1577905744185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1577905744185 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1577905744185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577905744200 ""}  } { { "db/pixelclk_altpll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/db/pixelclk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577905744200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577905744200 ""}  } { { "db/pixelclk_altpll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/db/pixelclk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577905744200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HvSync:HVS1\|animate  " "Automatically promoted node HvSync:HVS1\|animate " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1577905744200 ""}  } { { "HVSync.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HVSync.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577905744200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577905744398 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577905744398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577905744398 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577905744400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577905744400 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577905744400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577905744400 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577905744400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577905744416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1577905744416 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577905744416 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|pll1 clk\[0\] CreateHDMIOutputs:CHIO1\|altiobuf:altobuf_clock\|altiobuf_iobuf_out_cst:altiobuf_iobuf_out_cst_component\|obufa_0 " "PLL \"pixelClk:pxlc\|altpll:altpll_component\|pixelClk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CreateHDMIOutputs:CHIO1\|altiobuf:altobuf_clock\|altiobuf_iobuf_out_cst:altiobuf_iobuf_out_cst_component\|obufa_0\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pixelclk_altpll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/db/pixelclk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "s:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pixelClk.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/pixelClk.v" 94 0 0 } } { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 18 0 0 } } { "altiobuf.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/altiobuf.v" 55 -1 0 } } { "altiobuf.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/altiobuf.v" 110 0 0 } } { "CreateHDMIOutputs.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/CreateHDMIOutputs.v" 26 0 0 } } { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1577905744431 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_DQM\[0\] " "Node \"mem_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_DQM\[1\] " "Node \"mem_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[0\] " "Node \"mem_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[10\] " "Node \"mem_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[11\] " "Node \"mem_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[12\] " "Node \"mem_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[1\] " "Node \"mem_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[2\] " "Node \"mem_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[3\] " "Node \"mem_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[4\] " "Node \"mem_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[5\] " "Node \"mem_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[6\] " "Node \"mem_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[7\] " "Node \"mem_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[8\] " "Node \"mem_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[9\] " "Node \"mem_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_ba\[0\] " "Node \"mem_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_ba\[1\] " "Node \"mem_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_cas_n " "Node \"mem_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_cke " "Node \"mem_cke\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_cs_n " "Node \"mem_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[0\] " "Node \"mem_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[10\] " "Node \"mem_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[11\] " "Node \"mem_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[12\] " "Node \"mem_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[13\] " "Node \"mem_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[14\] " "Node \"mem_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[15\] " "Node \"mem_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[1\] " "Node \"mem_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[2\] " "Node \"mem_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[3\] " "Node \"mem_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[4\] " "Node \"mem_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[5\] " "Node \"mem_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[6\] " "Node \"mem_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[7\] " "Node \"mem_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[8\] " "Node \"mem_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[9\] " "Node \"mem_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_ras_n " "Node \"mem_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_we_n " "Node \"mem_we_n\" is assigned to location or region, but does not exist in design" {  } { { "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1577905744447 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1577905744447 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577905744447 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1577905744447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577905744994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577905745072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577905745088 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577905745973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577905745973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577905746146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/wezerds/Documents/GitHub/HDMITest/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1577905746802 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577905746802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1577905747208 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577905747208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577905747208 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1577905747302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577905747317 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577905747427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577905747427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577905747520 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577905747817 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1577905747989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wezerds/Documents/GitHub/HDMITest/output_files/HDMITest.fit.smsg " "Generated suppressed messages file C:/Users/wezerds/Documents/GitHub/HDMITest/output_files/HDMITest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577905748036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 45 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5831 " "Peak virtual memory: 5831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577905748333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 11:09:08 2020 " "Processing ended: Wed Jan 01 11:09:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577905748333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577905748333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577905748333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577905748333 ""}
