{
    "info": {
        "name": "MS_SPI_XIP_CACHE",
        "description": "AHB-Lite SPI Flash memory controller with direct mapped cache and support for XiP.",
        "repo": "https://github.com/shalan/MS_SPI_FLASH_CTRL",
        "owner": "Mohamed Shalan",
        "license": "Apache 2.0",
        "author": "Mohamed Shalan",
        "email": "mshalan@aucegypt.edu",
        "version": "v1.0.0",
        "date": "1-01-2020",
        "category": "digital",
        "tags": [
            "memory",
            "flash",
            "spi",
            "cache",
            "XIP"
        ],
        "bus": [
            "AHBL",
        ],
        "type": "soft",
        "status": "verified",
        "cell_count": "5200",
        "width": "0.0",
        "height": "0.0",
        "technology": "n/a",
        "clock_freq_mhz": "40",
        "supply_voltage": [
            "n/a"
        ],
        "tech":[
            "sky130":{
                "gl_netlist": true,
                "cell_count": "14348",
                "is":"39.5",
                "id":"126000"
            }
        ]
    },
    "clock": "HCLK",
    "reset": {
        "name": "HRESETn",
        "pol": "0"
    }
}
