set_property BEL BUFHCE [get_cells readout/amc13/buf]
set_property LOC BUFHCE_X1Y110 [get_cells readout/amc13/buf]
set_property BEL B6LUT [get_cells readout/amc13/data_valid_i_1]
set_property LOC SLICE_X217Y471 [get_cells readout/amc13/data_valid_i_1]
set_property BEL C6LUT [get_cells readout/amc13/data_valid_i_2]
set_property LOC SLICE_X218Y471 [get_cells readout/amc13/data_valid_i_2]
set_property BEL C6LUT [get_cells readout/amc13/data_valid_i_3]
set_property LOC SLICE_X215Y471 [get_cells readout/amc13/data_valid_i_3]
set_property BEL D6LUT [get_cells readout/amc13/data_valid_i_4]
set_property LOC SLICE_X218Y471 [get_cells readout/amc13/data_valid_i_4]
set_property BEL C6LUT [get_cells readout/amc13/data_valid_i_5]
set_property LOC SLICE_X219Y471 [get_cells readout/amc13/data_valid_i_5]
set_property BEL BFF [get_cells readout/amc13/data_valid_reg]
set_property LOC SLICE_X217Y471 [get_cells readout/amc13/data_valid_reg]
set_property BEL A5LUT [get_cells readout/csr/ZS_DISABLE.done_out_i_1]
set_property LOC SLICE_X140Y469 [get_cells readout/csr/ZS_DISABLE.done_out_i_1]
set_property BEL A5LUT [get_cells readout/csr/ZS_DISABLE.done_out_i_1]
set_property LOC SLICE_X140Y469 [get_cells readout/csr/ZS_DISABLE.done_out_i_1]
set_property BEL B6LUT [get_cells readout/csr/fifo_warn_i_10]
set_property LOC SLICE_X135Y479 [get_cells readout/csr/fifo_warn_i_10]
set_property BEL B6LUT [get_cells readout/csr/fifo_warn_i_10]
set_property LOC SLICE_X135Y479 [get_cells readout/csr/fifo_warn_i_10]
set_property BEL A6LUT [get_cells readout/csr/fifo_warn_i_11]
set_property LOC SLICE_X135Y479 [get_cells readout/csr/fifo_warn_i_11]
set_property BEL A6LUT [get_cells readout/csr/fifo_warn_i_11]
set_property LOC SLICE_X135Y479 [get_cells readout/csr/fifo_warn_i_11]
set_property BEL D6LUT [get_cells readout/csr/fifo_warn_i_16]
set_property LOC SLICE_X136Y479 [get_cells readout/csr/fifo_warn_i_16]
set_property BEL D6LUT [get_cells readout/csr/fifo_warn_i_16]
set_property LOC SLICE_X136Y479 [get_cells readout/csr/fifo_warn_i_16]
set_property BEL C6LUT [get_cells readout/csr/fifo_warn_i_17]
set_property LOC SLICE_X136Y479 [get_cells readout/csr/fifo_warn_i_17]
set_property BEL C6LUT [get_cells readout/csr/fifo_warn_i_17]
set_property LOC SLICE_X136Y479 [get_cells readout/csr/fifo_warn_i_17]
set_property BEL B6LUT [get_cells readout/csr/fifo_warn_i_18]
set_property LOC SLICE_X136Y479 [get_cells readout/csr/fifo_warn_i_18]
set_property BEL B6LUT [get_cells readout/csr/fifo_warn_i_18]
set_property LOC SLICE_X136Y479 [get_cells readout/csr/fifo_warn_i_18]
set_property BEL A6LUT [get_cells readout/csr/fifo_warn_i_19]
set_property LOC SLICE_X136Y479 [get_cells readout/csr/fifo_warn_i_19]
set_property BEL A6LUT [get_cells readout/csr/fifo_warn_i_19]
set_property LOC SLICE_X136Y479 [get_cells readout/csr/fifo_warn_i_19]
set_property BEL D6LUT [get_cells readout/csr/fifo_warn_i_8]
set_property LOC SLICE_X135Y479 [get_cells readout/csr/fifo_warn_i_8]
set_property BEL D6LUT [get_cells readout/csr/fifo_warn_i_8]
set_property LOC SLICE_X135Y479 [get_cells readout/csr/fifo_warn_i_8]
set_property BEL C6LUT [get_cells readout/csr/fifo_warn_i_9]
set_property LOC SLICE_X135Y479 [get_cells readout/csr/fifo_warn_i_9]
set_property BEL C6LUT [get_cells readout/csr/fifo_warn_i_9]
set_property LOC SLICE_X135Y479 [get_cells readout/csr/fifo_warn_i_9]
set_property BEL C6LUT [get_cells readout/daq_ctrl/daq_rst0]
set_property LOC SLICE_X161Y474 [get_cells readout/daq_ctrl/daq_rst0]
set_property BEL A6LUT [get_cells readout/daq_ctrl/daq_rst0__0]
set_property LOC SLICE_X151Y476 [get_cells readout/daq_ctrl/daq_rst0__0]
set_property BEL BFF [get_cells readout/ec0_pend_reg]
set_property LOC SLICE_X137Y486 [get_cells readout/ec0_pend_reg]
set_property BEL A6LUT [get_cells readout/event_state_i_1]
set_property LOC SLICE_X146Y466 [get_cells readout/event_state_i_1]
set_property BEL AFF [get_cells readout/event_state_reg]
set_property LOC SLICE_X146Y466 [get_cells readout/event_state_reg]
set_property BEL A5LUT [get_cells readout/hdr_st_d_i_1]
set_property LOC SLICE_X146Y466 [get_cells readout/hdr_st_d_i_1]
set_property BEL A5FF [get_cells readout/hdr_st_d_reg]
set_property LOC SLICE_X146Y466 [get_cells readout/hdr_st_d_reg]
set_property BEL B6LUT [get_cells readout/resync_empty_i_1]
set_property LOC SLICE_X139Y488 [get_cells readout/resync_empty_i_1]
set_property BEL BFF [get_cells readout/resync_empty_reg]
set_property LOC SLICE_X139Y488 [get_cells readout/resync_empty_reg]
set_property BEL D5LUT [get_cells readout/resync_in_clk_p_i_1]
set_property LOC SLICE_X138Y482 [get_cells readout/resync_in_clk_p_i_1]
set_property BEL CFF [get_cells readout/resync_in_clk_p_reg]
set_property LOC SLICE_X153Y484 [get_cells readout/resync_in_clk_p_reg]
set_property BEL CFF [get_cells readout/resync_pend_reg]
set_property LOC SLICE_X137Y486 [get_cells readout/resync_pend_reg]
set_property BEL AFF [get_cells readout/ro_done_reg]
set_property LOC SLICE_X140Y476 [get_cells readout/ro_done_reg]
set_property BEL CFF [get_cells readout/rob/amc13_hdr_reg]
set_property LOC SLICE_X178Y474 [get_cells readout/rob/amc13_hdr_reg]
set_property BEL CFF [get_cells readout/rob/amc13_hdr_reg]
set_property LOC SLICE_X178Y474 [get_cells readout/rob/amc13_hdr_reg]
set_property BEL BFF [get_cells readout/rob/amc13_trl_reg]
set_property LOC SLICE_X170Y477 [get_cells readout/rob/amc13_trl_reg]
set_property BEL BFF [get_cells readout/rob/amc13_trl_reg]
set_property LOC SLICE_X170Y477 [get_cells readout/rob/amc13_trl_reg]
set_property BEL BFF [get_cells readout/rob/amc13_valid_reg]
set_property LOC SLICE_X170Y479 [get_cells readout/rob/amc13_valid_reg]
set_property BEL BFF [get_cells readout/rob/amc13_valid_reg]
set_property LOC SLICE_X170Y479 [get_cells readout/rob/amc13_valid_reg]
set_property BEL CFF [get_cells readout/rob/amc13_warn_i_reg]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/amc13_warn_i_reg]
set_property BEL CFF [get_cells readout/rob/amc13_warn_i_reg]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/amc13_warn_i_reg]
set_property BEL A6LUT [get_cells readout/rob/bad_data_i_1]
set_property LOC SLICE_X176Y476 [get_cells readout/rob/bad_data_i_1]
set_property BEL A6LUT [get_cells readout/rob/bad_data_i_1]
set_property LOC SLICE_X176Y476 [get_cells readout/rob/bad_data_i_1]
set_property BEL B6LUT [get_cells readout/rob/bad_header_i_1]
set_property LOC SLICE_X185Y475 [get_cells readout/rob/bad_header_i_1]
set_property BEL B6LUT [get_cells readout/rob/bad_header_i_1]
set_property LOC SLICE_X185Y475 [get_cells readout/rob/bad_header_i_1]
set_property BEL C6LUT [get_cells readout/rob/bad_size_i_1]
set_property LOC SLICE_X185Y475 [get_cells readout/rob/bad_size_i_1]
set_property BEL C6LUT [get_cells readout/rob/bad_size_i_1]
set_property LOC SLICE_X185Y475 [get_cells readout/rob/bad_size_i_1]
set_property BEL B5LUT [get_cells readout/rob/bad_trailer_i_1]
set_property LOC SLICE_X179Y475 [get_cells readout/rob/bad_trailer_i_1]
set_property BEL B5LUT [get_cells readout/rob/bad_trailer_i_1]
set_property LOC SLICE_X179Y475 [get_cells readout/rob/bad_trailer_i_1]
set_property BEL C6LUT [get_cells readout/rob/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_1]
set_property LOC SLICE_X181Y475 [get_cells readout/rob/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_1]
set_property BEL C6LUT [get_cells readout/rob/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_1]
set_property LOC SLICE_X181Y475 [get_cells readout/rob/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_1]
set_property BEL BFF [get_cells readout/rob/done_i_reg]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/done_i_reg]
set_property BEL BFF [get_cells readout/rob/done_i_reg]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/done_i_reg]
set_property BEL AFF [get_cells readout/rob/done_reg]
set_property LOC SLICE_X140Y479 [get_cells readout/rob/done_reg]
set_property BEL AFF [get_cells readout/rob/done_reg]
set_property LOC SLICE_X140Y479 [get_cells readout/rob/done_reg]
set_property BEL C5FF [get_cells readout/rob/err_reg]
set_property LOC SLICE_X131Y477 [get_cells readout/rob/err_reg]
set_property BEL C5FF [get_cells readout/rob/err_reg]
set_property LOC SLICE_X131Y477 [get_cells readout/rob/err_reg]
set_property BEL B6LUT [get_cells readout/rob/fcyc_i_1]
set_property LOC SLICE_X139Y491 [get_cells readout/rob/fcyc_i_1]
set_property BEL B6LUT [get_cells readout/rob/fcyc_i_1]
set_property LOC SLICE_X139Y491 [get_cells readout/rob/fcyc_i_1]
set_property BEL BFF [get_cells readout/rob/fcyc_reg]
set_property LOC SLICE_X139Y491 [get_cells readout/rob/fcyc_reg]
set_property BEL BFF [get_cells readout/rob/fcyc_reg]
set_property LOC SLICE_X139Y491 [get_cells readout/rob/fcyc_reg]
set_property BEL A6LUT [get_cells readout/rob/fifo/amc13_valid_i_1]
set_property LOC SLICE_X135Y480 [get_cells readout/rob/fifo/amc13_valid_i_1]
set_property BEL A6LUT [get_cells readout/rob/fifo/amc13_valid_i_1]
set_property LOC SLICE_X135Y480 [get_cells readout/rob/fifo/amc13_valid_i_1]
set_property BEL B6LUT [get_cells readout/rob/fifo/done_i_i_1]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/fifo/done_i_i_1]
set_property BEL B6LUT [get_cells readout/rob/fifo/done_i_i_1]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/fifo/done_i_i_1]
set_property BEL D5LUT [get_cells readout/rob/fifo/fifo_warn_i_12]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_i_12]
set_property BEL D5LUT [get_cells readout/rob/fifo/fifo_warn_i_12]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_i_12]
set_property BEL C5LUT [get_cells readout/rob/fifo/fifo_warn_i_13]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_i_13]
set_property BEL C5LUT [get_cells readout/rob/fifo/fifo_warn_i_13]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_i_13]
set_property BEL B5LUT [get_cells readout/rob/fifo/fifo_warn_i_14]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_i_14]
set_property BEL B5LUT [get_cells readout/rob/fifo/fifo_warn_i_14]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_i_14]
set_property BEL A5LUT [get_cells readout/rob/fifo/fifo_warn_i_15]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_i_15]
set_property BEL A5LUT [get_cells readout/rob/fifo/fifo_warn_i_15]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_i_15]
set_property BEL C6LUT [get_cells readout/rob/fifo/fifo_warn_i_1]
set_property LOC SLICE_X135Y482 [get_cells readout/rob/fifo/fifo_warn_i_1]
set_property BEL C6LUT [get_cells readout/rob/fifo/fifo_warn_i_1]
set_property LOC SLICE_X135Y482 [get_cells readout/rob/fifo/fifo_warn_i_1]
set_property BEL D5LUT [get_cells readout/rob/fifo/fifo_warn_i_4]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_i_4]
set_property BEL D5LUT [get_cells readout/rob/fifo/fifo_warn_i_4]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_i_4]
set_property BEL C5LUT [get_cells readout/rob/fifo/fifo_warn_i_5]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_i_5]
set_property BEL C5LUT [get_cells readout/rob/fifo/fifo_warn_i_5]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_i_5]
set_property BEL B5LUT [get_cells readout/rob/fifo/fifo_warn_i_6]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_i_6]
set_property BEL B5LUT [get_cells readout/rob/fifo/fifo_warn_i_6]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_i_6]
set_property BEL A5LUT [get_cells readout/rob/fifo/fifo_warn_i_7]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_i_7]
set_property BEL A5LUT [get_cells readout/rob/fifo/fifo_warn_i_7]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_i_7]
set_property BEL CARRY4 [get_cells readout/rob/fifo/fifo_warn_reg_i_2]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_reg_i_2]
set_property BEL CARRY4 [get_cells readout/rob/fifo/fifo_warn_reg_i_2]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/fifo/fifo_warn_reg_i_2]
set_property BEL CARRY4 [get_cells readout/rob/fifo/fifo_warn_reg_i_3]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_reg_i_3]
set_property BEL CARRY4 [get_cells readout/rob/fifo/fifo_warn_reg_i_3]
set_property LOC SLICE_X136Y479 [get_cells readout/rob/fifo/fifo_warn_reg_i_3]
set_property BEL A5LUT [get_cells readout/rob/fifo/trl_d_i_1]
set_property LOC SLICE_X135Y480 [get_cells readout/rob/fifo/trl_d_i_1]
set_property BEL A5LUT [get_cells readout/rob/fifo/trl_d_i_1]
set_property LOC SLICE_X135Y480 [get_cells readout/rob/fifo/trl_d_i_1]
set_property BEL CFF [get_cells readout/rob/fifo_warn_reg]
set_property LOC SLICE_X135Y482 [get_cells readout/rob/fifo_warn_reg]
set_property BEL CFF [get_cells readout/rob/fifo_warn_reg]
set_property LOC SLICE_X135Y482 [get_cells readout/rob/fifo_warn_reg]
set_property BEL D6LUT [get_cells readout/rob/i__carry__0_i_1__1]
set_property LOC SLICE_X159Y476 [get_cells readout/rob/i__carry__0_i_1__1]
set_property BEL D6LUT [get_cells readout/rob/i__carry__0_i_1__1]
set_property LOC SLICE_X159Y476 [get_cells readout/rob/i__carry__0_i_1__1]
set_property BEL C6LUT [get_cells readout/rob/i__carry__0_i_2__1]
set_property LOC SLICE_X159Y476 [get_cells readout/rob/i__carry__0_i_2__1]
set_property BEL C6LUT [get_cells readout/rob/i__carry__0_i_2__1]
set_property LOC SLICE_X159Y476 [get_cells readout/rob/i__carry__0_i_2__1]
set_property BEL B6LUT [get_cells readout/rob/i__carry__0_i_3__1]
set_property LOC SLICE_X159Y476 [get_cells readout/rob/i__carry__0_i_3__1]
set_property BEL B6LUT [get_cells readout/rob/i__carry__0_i_3__1]
set_property LOC SLICE_X159Y476 [get_cells readout/rob/i__carry__0_i_3__1]
set_property BEL A6LUT [get_cells readout/rob/i__carry__0_i_4]
set_property LOC SLICE_X159Y476 [get_cells readout/rob/i__carry__0_i_4]
set_property BEL A6LUT [get_cells readout/rob/i__carry__0_i_4]
set_property LOC SLICE_X159Y476 [get_cells readout/rob/i__carry__0_i_4]
set_property BEL D6LUT [get_cells readout/rob/i__carry_i_1__3]
set_property LOC SLICE_X159Y475 [get_cells readout/rob/i__carry_i_1__3]
set_property BEL D6LUT [get_cells readout/rob/i__carry_i_1__3]
set_property LOC SLICE_X159Y475 [get_cells readout/rob/i__carry_i_1__3]
set_property BEL C6LUT [get_cells readout/rob/i__carry_i_2__3]
set_property LOC SLICE_X159Y475 [get_cells readout/rob/i__carry_i_2__3]
set_property BEL C6LUT [get_cells readout/rob/i__carry_i_2__3]
set_property LOC SLICE_X159Y475 [get_cells readout/rob/i__carry_i_2__3]
set_property BEL B6LUT [get_cells readout/rob/i__carry_i_3__3]
set_property LOC SLICE_X159Y475 [get_cells readout/rob/i__carry_i_3__3]
set_property BEL B6LUT [get_cells readout/rob/i__carry_i_3__3]
set_property LOC SLICE_X159Y475 [get_cells readout/rob/i__carry_i_3__3]
set_property BEL A6LUT [get_cells readout/rob/i__carry_i_4__3]
set_property LOC SLICE_X159Y475 [get_cells readout/rob/i__carry_i_4__3]
set_property BEL A6LUT [get_cells readout/rob/i__carry_i_4__3]
set_property LOC SLICE_X159Y475 [get_cells readout/rob/i__carry_i_4__3]
set_property BEL DFF [get_cells readout/rob/rsti_reg]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/rsti_reg]
set_property BEL DFF [get_cells readout/rob/rsti_reg]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/rsti_reg]
set_property BEL C5FF [get_cells readout/rob/s1_reg]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/s1_reg]
set_property BEL C5FF [get_cells readout/rob/s1_reg]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/s1_reg]
set_property BEL DFF [get_cells readout/rob/s2_reg]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/s2_reg]
set_property BEL DFF [get_cells readout/rob/s2_reg]
set_property LOC SLICE_X135Y479 [get_cells readout/rob/s2_reg]
set_property BEL DFF [get_cells readout/rob/s3_reg]
set_property LOC SLICE_X133Y489 [get_cells readout/rob/s3_reg]
set_property BEL DFF [get_cells readout/rob/s3_reg]
set_property LOC SLICE_X133Y489 [get_cells readout/rob/s3_reg]
set_property BEL D5FF [get_cells readout/rob/trl_d_reg]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/trl_d_reg]
set_property BEL D5FF [get_cells readout/rob/trl_d_reg]
set_property LOC SLICE_X139Y485 [get_cells readout/rob/trl_d_reg]
set_property BEL A5LUT [get_cells readout/rob/wait_header_i_1]
set_property LOC SLICE_X185Y474 [get_cells readout/rob/wait_header_i_1]
set_property BEL A5LUT [get_cells readout/rob/wait_header_i_1]
set_property LOC SLICE_X185Y474 [get_cells readout/rob/wait_header_i_1]
set_property BEL DFF [get_cells readout/rob/warn_reg]
set_property LOC SLICE_X135Y475 [get_cells readout/rob/warn_reg]
set_property BEL DFF [get_cells readout/rob/warn_reg]
set_property LOC SLICE_X135Y475 [get_cells readout/rob/warn_reg]
set_property BEL B6LUT [get_cells {readout/amc13/errctr[0]_i_1}]
set_property LOC SLICE_X135Y484 [get_cells {readout/amc13/errctr[0]_i_1}]
set_property BEL C6LUT [get_cells {readout/amc13/errctr[0]_i_3}]
set_property LOC SLICE_X135Y484 [get_cells {readout/amc13/errctr[0]_i_3}]
set_property BEL A6LUT [get_cells {readout/amc13/errctr[0]_i_4}]
set_property LOC SLICE_X135Y483 [get_cells {readout/amc13/errctr[0]_i_4}]
set_property BEL D6LUT [get_cells {readout/amc13/errctr[0]_i_5}]
set_property LOC SLICE_X137Y486 [get_cells {readout/amc13/errctr[0]_i_5}]
set_property BEL A6LUT [get_cells {readout/amc13/errctr[0]_i_6}]
set_property LOC SLICE_X138Y485 [get_cells {readout/amc13/errctr[0]_i_6}]
set_property BEL A6LUT [get_cells {readout/amc13/errctr[0]_i_7}]
set_property LOC SLICE_X134Y483 [get_cells {readout/amc13/errctr[0]_i_7}]
set_property BEL CARRY4 [get_cells {readout/amc13/errctr_reg[0]_i_2}]
set_property LOC SLICE_X134Y483 [get_cells {readout/amc13/errctr_reg[0]_i_2}]
set_property BEL AFF [get_cells {readout/amc13/errctr_reg[0]}]
set_property LOC SLICE_X134Y483 [get_cells {readout/amc13/errctr_reg[0]}]
set_property BEL CFF [get_cells {readout/amc13/errctr_reg[10]}]
set_property LOC SLICE_X134Y485 [get_cells {readout/amc13/errctr_reg[10]}]
set_property BEL DFF [get_cells {readout/amc13/errctr_reg[11]}]
set_property LOC SLICE_X134Y485 [get_cells {readout/amc13/errctr_reg[11]}]
set_property BEL CARRY4 [get_cells {readout/amc13/errctr_reg[12]_i_1}]
set_property LOC SLICE_X134Y486 [get_cells {readout/amc13/errctr_reg[12]_i_1}]
set_property BEL AFF [get_cells {readout/amc13/errctr_reg[12]}]
set_property LOC SLICE_X134Y486 [get_cells {readout/amc13/errctr_reg[12]}]
set_property BEL BFF [get_cells {readout/amc13/errctr_reg[13]}]
set_property LOC SLICE_X134Y486 [get_cells {readout/amc13/errctr_reg[13]}]
set_property BEL CFF [get_cells {readout/amc13/errctr_reg[14]}]
set_property LOC SLICE_X134Y486 [get_cells {readout/amc13/errctr_reg[14]}]
set_property BEL DFF [get_cells {readout/amc13/errctr_reg[15]}]
set_property LOC SLICE_X134Y486 [get_cells {readout/amc13/errctr_reg[15]}]
set_property BEL BFF [get_cells {readout/amc13/errctr_reg[1]}]
set_property LOC SLICE_X134Y483 [get_cells {readout/amc13/errctr_reg[1]}]
set_property BEL CFF [get_cells {readout/amc13/errctr_reg[2]}]
set_property LOC SLICE_X134Y483 [get_cells {readout/amc13/errctr_reg[2]}]
set_property BEL DFF [get_cells {readout/amc13/errctr_reg[3]}]
set_property LOC SLICE_X134Y483 [get_cells {readout/amc13/errctr_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/amc13/errctr_reg[4]_i_1}]
set_property LOC SLICE_X134Y484 [get_cells {readout/amc13/errctr_reg[4]_i_1}]
set_property BEL AFF [get_cells {readout/amc13/errctr_reg[4]}]
set_property LOC SLICE_X134Y484 [get_cells {readout/amc13/errctr_reg[4]}]
set_property BEL BFF [get_cells {readout/amc13/errctr_reg[5]}]
set_property LOC SLICE_X134Y484 [get_cells {readout/amc13/errctr_reg[5]}]
set_property BEL CFF [get_cells {readout/amc13/errctr_reg[6]}]
set_property LOC SLICE_X134Y484 [get_cells {readout/amc13/errctr_reg[6]}]
set_property BEL DFF [get_cells {readout/amc13/errctr_reg[7]}]
set_property LOC SLICE_X134Y484 [get_cells {readout/amc13/errctr_reg[7]}]
set_property BEL CARRY4 [get_cells {readout/amc13/errctr_reg[8]_i_1}]
set_property LOC SLICE_X134Y485 [get_cells {readout/amc13/errctr_reg[8]_i_1}]
set_property BEL AFF [get_cells {readout/amc13/errctr_reg[8]}]
set_property LOC SLICE_X134Y485 [get_cells {readout/amc13/errctr_reg[8]}]
set_property BEL BFF [get_cells {readout/amc13/errctr_reg[9]}]
set_property LOC SLICE_X134Y485 [get_cells {readout/amc13/errctr_reg[9]}]
set_property BEL A6LUT [get_cells {readout/bunch_ctr_i[10]_i_1}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i[10]_i_1}]
set_property BEL D6LUT [get_cells {readout/bunch_ctr_i[11]_i_11}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i[11]_i_11}]
set_property BEL C6LUT [get_cells {readout/bunch_ctr_i[11]_i_1}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i[11]_i_1}]
set_property BEL D6LUT [get_cells {readout/bunch_ctr_i[11]_i_4}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i[11]_i_4}]
set_property BEL A6LUT [get_cells {readout/bunch_ctr_i[1]_i_1}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i[1]_i_1}]
set_property BEL A5LUT [get_cells {readout/bunch_ctr_i[2]_i_1}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i[2]_i_1}]
set_property BEL B6LUT [get_cells {readout/bunch_ctr_i[3]_i_1}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i[3]_i_1}]
set_property BEL B5LUT [get_cells {readout/bunch_ctr_i[4]_i_1}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i[4]_i_1}]
set_property BEL B6LUT [get_cells {readout/bunch_ctr_i[5]_i_1}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i[5]_i_1}]
set_property BEL B5LUT [get_cells {readout/bunch_ctr_i[6]_i_1}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i[6]_i_1}]
set_property BEL C6LUT [get_cells {readout/bunch_ctr_i[7]_i_1}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i[7]_i_1}]
set_property BEL C5LUT [get_cells {readout/bunch_ctr_i[8]_i_1}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i[8]_i_1}]
set_property BEL A5LUT [get_cells {readout/bunch_ctr_i[9]_i_1}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i[9]_i_1}]
set_property BEL AFF [get_cells {readout/bunch_ctr_i_reg[0]}]
set_property LOC SLICE_X138Y477 [get_cells {readout/bunch_ctr_i_reg[0]}]
set_property BEL AFF [get_cells {readout/bunch_ctr_i_reg[10]}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i_reg[10]}]
set_property BEL CFF [get_cells {readout/bunch_ctr_i_reg[11]}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i_reg[11]}]
set_property BEL AFF [get_cells {readout/bunch_ctr_i_reg[1]}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i_reg[1]}]
set_property BEL A5FF [get_cells {readout/bunch_ctr_i_reg[2]}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i_reg[2]}]
set_property BEL BFF [get_cells {readout/bunch_ctr_i_reg[3]}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i_reg[3]}]
set_property BEL B5FF [get_cells {readout/bunch_ctr_i_reg[4]}]
set_property LOC SLICE_X140Y477 [get_cells {readout/bunch_ctr_i_reg[4]}]
set_property BEL BFF [get_cells {readout/bunch_ctr_i_reg[5]}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i_reg[5]}]
set_property BEL B5FF [get_cells {readout/bunch_ctr_i_reg[6]}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i_reg[6]}]
set_property BEL CFF [get_cells {readout/bunch_ctr_i_reg[7]}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i_reg[7]}]
set_property BEL C5FF [get_cells {readout/bunch_ctr_i_reg[8]}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i_reg[8]}]
set_property BEL A5FF [get_cells {readout/bunch_ctr_i_reg[9]}]
set_property LOC SLICE_X140Y478 [get_cells {readout/bunch_ctr_i_reg[9]}]
set_property BEL D6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_12}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in[token]_i_12}]
set_property BEL D6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_12}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in[token]_i_12}]
set_property BEL C6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_13}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in[token]_i_13}]
set_property BEL C6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_13}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in[token]_i_13}]
set_property BEL B6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_14}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in[token]_i_14}]
set_property BEL B6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_14}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in[token]_i_14}]
set_property BEL A6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_15}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in[token]_i_15}]
set_property BEL A6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_15}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in[token]_i_15}]
set_property BEL D6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_16}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in[token]_i_16}]
set_property BEL D6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_16}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in[token]_i_16}]
set_property BEL C6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_17}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in[token]_i_17}]
set_property BEL C6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_17}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in[token]_i_17}]
set_property BEL B6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_18}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in[token]_i_18}]
set_property BEL B6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_18}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in[token]_i_18}]
set_property BEL A6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_19}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in[token]_i_19}]
set_property BEL A6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_19}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in[token]_i_19}]
set_property BEL D6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_20}]
set_property LOC SLICE_X134Y466 [get_cells {readout/csr/dbus_zs_in[token]_i_20}]
set_property BEL D6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_20}]
set_property LOC SLICE_X134Y466 [get_cells {readout/csr/dbus_zs_in[token]_i_20}]
set_property BEL C6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_21}]
set_property LOC SLICE_X134Y466 [get_cells {readout/csr/dbus_zs_in[token]_i_21}]
set_property BEL C6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_21}]
set_property LOC SLICE_X134Y466 [get_cells {readout/csr/dbus_zs_in[token]_i_21}]
set_property BEL B6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_22}]
set_property LOC SLICE_X134Y466 [get_cells {readout/csr/dbus_zs_in[token]_i_22}]
set_property BEL B6LUT [get_cells {readout/csr/dbus_zs_in[token]_i_22}]
set_property LOC SLICE_X134Y466 [get_cells {readout/csr/dbus_zs_in[token]_i_22}]
set_property BEL CARRY4 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_10}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_10}]
set_property BEL CARRY4 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_10}]
set_property LOC SLICE_X134Y467 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_10}]
set_property BEL CARRY4 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_11}]
set_property LOC SLICE_X134Y466 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_11}]
set_property BEL CARRY4 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_11}]
set_property LOC SLICE_X134Y466 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_11}]
set_property BEL CARRY4 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_9}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_9}]
set_property BEL CARRY4 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_9}]
set_property LOC SLICE_X134Y468 [get_cells {readout/csr/dbus_zs_in_reg[token]_i_9}]
set_property BEL C6LUT [get_cells {readout/csr/fifo_gen[31].fifo_i_5}]
set_property LOC SLICE_X133Y489 [get_cells {readout/csr/fifo_gen[31].fifo_i_5}]
set_property BEL C6LUT [get_cells {readout/csr/fifo_gen[31].fifo_i_5}]
set_property LOC SLICE_X133Y489 [get_cells {readout/csr/fifo_gen[31].fifo_i_5}]
set_property BEL D6LUT [get_cells {readout/csr/fifo_gen[31].fifo_i_6}]
set_property LOC SLICE_X133Y489 [get_cells {readout/csr/fifo_gen[31].fifo_i_6}]
set_property BEL D6LUT [get_cells {readout/csr/fifo_gen[31].fifo_i_6}]
set_property LOC SLICE_X133Y489 [get_cells {readout/csr/fifo_gen[31].fifo_i_6}]
set_property BEL A6LUT [get_cells {readout/csr/real_dbus_in[init]_i_1}]
set_property LOC SLICE_X140Y469 [get_cells {readout/csr/real_dbus_in[init]_i_1}]
set_property BEL A6LUT [get_cells {readout/csr/real_dbus_in[init]_i_1}]
set_property LOC SLICE_X140Y469 [get_cells {readout/csr/real_dbus_in[init]_i_1}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][0]}]
set_property LOC SLICE_X138Y483 [get_cells {readout/csr/reg_reg[0][0]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][0]}]
set_property LOC SLICE_X138Y483 [get_cells {readout/csr/reg_reg[0][0]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][10]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][10]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][10]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][10]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][11]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][11]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][11]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][11]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][12]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][12]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][12]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][12]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][13]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][13]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][13]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][13]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][14]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][14]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][14]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][14]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][15]}]
set_property LOC SLICE_X138Y483 [get_cells {readout/csr/reg_reg[0][15]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][15]}]
set_property LOC SLICE_X138Y483 [get_cells {readout/csr/reg_reg[0][15]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][16]}]
set_property LOC SLICE_X142Y474 [get_cells {readout/csr/reg_reg[0][16]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][16]}]
set_property LOC SLICE_X142Y474 [get_cells {readout/csr/reg_reg[0][16]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][17]}]
set_property LOC SLICE_X142Y474 [get_cells {readout/csr/reg_reg[0][17]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][17]}]
set_property LOC SLICE_X142Y474 [get_cells {readout/csr/reg_reg[0][17]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][18]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][18]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][18]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][18]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][19]}]
set_property LOC SLICE_X142Y474 [get_cells {readout/csr/reg_reg[0][19]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][19]}]
set_property LOC SLICE_X142Y474 [get_cells {readout/csr/reg_reg[0][19]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[0][1]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][1]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[0][1]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][1]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][20]}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/reg_reg[0][20]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][20]}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/reg_reg[0][20]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][21]}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/reg_reg[0][21]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][21]}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/reg_reg[0][21]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][22]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][22]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[0][22]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][22]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[0][23]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][23]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[0][23]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][23]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][24]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][24]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[0][24]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][24]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][25]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][25]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][25]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][25]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[0][26]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][26]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[0][26]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][26]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[0][27]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][27]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[0][27]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][27]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[0][28]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][28]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[0][28]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][28]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][29]}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/reg_reg[0][29]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][29]}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/reg_reg[0][29]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[0][2]}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/reg_reg[0][2]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[0][2]}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/reg_reg[0][2]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[0][30]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][30]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[0][30]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][30]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[0][31]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][31]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[0][31]}]
set_property LOC SLICE_X135Y485 [get_cells {readout/csr/reg_reg[0][31]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[0][3]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][3]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[0][3]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][3]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[0][4]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][4]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[0][4]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][4]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[0][5]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][5]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[0][5]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][5]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][6]}]
set_property LOC SLICE_X138Y483 [get_cells {readout/csr/reg_reg[0][6]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[0][6]}]
set_property LOC SLICE_X138Y483 [get_cells {readout/csr/reg_reg[0][6]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[0][7]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][7]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[0][7]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][7]}]
set_property BEL D5FF [get_cells {readout/csr/reg_reg[0][8]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][8]}]
set_property BEL D5FF [get_cells {readout/csr/reg_reg[0][8]}]
set_property LOC SLICE_X137Y478 [get_cells {readout/csr/reg_reg[0][8]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[0][9]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][9]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[0][9]}]
set_property LOC SLICE_X132Y481 [get_cells {readout/csr/reg_reg[0][9]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[1][0]}]
set_property LOC SLICE_X138Y480 [get_cells {readout/csr/reg_reg[1][0]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[1][0]}]
set_property LOC SLICE_X138Y480 [get_cells {readout/csr/reg_reg[1][0]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][10]}]
set_property LOC SLICE_X135Y477 [get_cells {readout/csr/reg_reg[1][10]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][10]}]
set_property LOC SLICE_X135Y477 [get_cells {readout/csr/reg_reg[1][10]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][11]}]
set_property LOC SLICE_X135Y477 [get_cells {readout/csr/reg_reg[1][11]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][11]}]
set_property LOC SLICE_X135Y477 [get_cells {readout/csr/reg_reg[1][11]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[1][12]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][12]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[1][12]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][12]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][13]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][13]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][13]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][13]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[1][14]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][14]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[1][14]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][14]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][15]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][15]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][15]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][15]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][16]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][16]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][16]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][16]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][17]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][17]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][17]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][17]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][18]}]
set_property LOC SLICE_X138Y480 [get_cells {readout/csr/reg_reg[1][18]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][18]}]
set_property LOC SLICE_X138Y480 [get_cells {readout/csr/reg_reg[1][18]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[1][19]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][19]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[1][19]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][19]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][1]}]
set_property LOC SLICE_X138Y480 [get_cells {readout/csr/reg_reg[1][1]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][1]}]
set_property LOC SLICE_X138Y480 [get_cells {readout/csr/reg_reg[1][1]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][20]}]
set_property LOC SLICE_X135Y489 [get_cells {readout/csr/reg_reg[1][20]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][20]}]
set_property LOC SLICE_X135Y489 [get_cells {readout/csr/reg_reg[1][20]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[1][21]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][21]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[1][21]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][21]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[1][22]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][22]}]
set_property BEL AFF [get_cells {readout/csr/reg_reg[1][22]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][22]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[1][23]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][23]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[1][23]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][23]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][24]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][24]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][24]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][24]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][25]}]
set_property LOC SLICE_X135Y489 [get_cells {readout/csr/reg_reg[1][25]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][25]}]
set_property LOC SLICE_X135Y489 [get_cells {readout/csr/reg_reg[1][25]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][26]}]
set_property LOC SLICE_X135Y489 [get_cells {readout/csr/reg_reg[1][26]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][26]}]
set_property LOC SLICE_X135Y489 [get_cells {readout/csr/reg_reg[1][26]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[1][27]}]
set_property LOC SLICE_X135Y489 [get_cells {readout/csr/reg_reg[1][27]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[1][27]}]
set_property LOC SLICE_X135Y489 [get_cells {readout/csr/reg_reg[1][27]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][28]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][28]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][28]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][28]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][29]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][29]}]
set_property BEL CFF [get_cells {readout/csr/reg_reg[1][29]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][29]}]
set_property BEL D5FF [get_cells {readout/csr/reg_reg[1][2]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][2]}]
set_property BEL D5FF [get_cells {readout/csr/reg_reg[1][2]}]
set_property LOC SLICE_X139Y481 [get_cells {readout/csr/reg_reg[1][2]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][30]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][30]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][30]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][30]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[1][31]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][31]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[1][31]}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/reg_reg[1][31]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][3]}]
set_property LOC SLICE_X138Y480 [get_cells {readout/csr/reg_reg[1][3]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][3]}]
set_property LOC SLICE_X138Y480 [get_cells {readout/csr/reg_reg[1][3]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][4]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][4]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][4]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][4]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][5]}]
set_property LOC SLICE_X136Y478 [get_cells {readout/csr/reg_reg[1][5]}]
set_property BEL BFF [get_cells {readout/csr/reg_reg[1][5]}]
set_property LOC SLICE_X136Y478 [get_cells {readout/csr/reg_reg[1][5]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[1][6]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][6]}]
set_property BEL A5FF [get_cells {readout/csr/reg_reg[1][6]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][6]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[1][7]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][7]}]
set_property BEL B5FF [get_cells {readout/csr/reg_reg[1][7]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][7]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[1][8]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][8]}]
set_property BEL C5FF [get_cells {readout/csr/reg_reg[1][8]}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/reg_reg[1][8]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][9]}]
set_property LOC SLICE_X135Y477 [get_cells {readout/csr/reg_reg[1][9]}]
set_property BEL DFF [get_cells {readout/csr/reg_reg[1][9]}]
set_property LOC SLICE_X135Y477 [get_cells {readout/csr/reg_reg[1][9]}]
set_property BEL A6LUT [get_cells {readout/csr/rmw_input[0]_i_80}]
set_property LOC SLICE_X139Y480 [get_cells {readout/csr/rmw_input[0]_i_80}]
set_property BEL A6LUT [get_cells {readout/csr/rmw_input[0]_i_80}]
set_property LOC SLICE_X139Y480 [get_cells {readout/csr/rmw_input[0]_i_80}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[10]_i_42}]
set_property LOC SLICE_X135Y482 [get_cells {readout/csr/rmw_input[10]_i_42}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[10]_i_42}]
set_property LOC SLICE_X135Y482 [get_cells {readout/csr/rmw_input[10]_i_42}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[11]_i_41}]
set_property LOC SLICE_X136Y478 [get_cells {readout/csr/rmw_input[11]_i_41}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[11]_i_41}]
set_property LOC SLICE_X136Y478 [get_cells {readout/csr/rmw_input[11]_i_41}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[12]_i_73}]
set_property LOC SLICE_X137Y481 [get_cells {readout/csr/rmw_input[12]_i_73}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[12]_i_73}]
set_property LOC SLICE_X137Y481 [get_cells {readout/csr/rmw_input[12]_i_73}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[13]_i_76}]
set_property LOC SLICE_X135Y482 [get_cells {readout/csr/rmw_input[13]_i_76}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[13]_i_76}]
set_property LOC SLICE_X135Y482 [get_cells {readout/csr/rmw_input[13]_i_76}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[14]_i_73}]
set_property LOC SLICE_X137Y481 [get_cells {readout/csr/rmw_input[14]_i_73}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[14]_i_73}]
set_property LOC SLICE_X137Y481 [get_cells {readout/csr/rmw_input[14]_i_73}]
set_property BEL A6LUT [get_cells {readout/csr/rmw_input[15]_i_74}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/rmw_input[15]_i_74}]
set_property BEL A6LUT [get_cells {readout/csr/rmw_input[15]_i_74}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/rmw_input[15]_i_74}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[16]_i_75}]
set_property LOC SLICE_X138Y481 [get_cells {readout/csr/rmw_input[16]_i_75}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[16]_i_75}]
set_property LOC SLICE_X138Y481 [get_cells {readout/csr/rmw_input[16]_i_75}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[17]_i_81}]
set_property LOC SLICE_X138Y483 [get_cells {readout/csr/rmw_input[17]_i_81}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[17]_i_81}]
set_property LOC SLICE_X138Y483 [get_cells {readout/csr/rmw_input[17]_i_81}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[18]_i_77}]
set_property LOC SLICE_X137Y484 [get_cells {readout/csr/rmw_input[18]_i_77}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[18]_i_77}]
set_property LOC SLICE_X137Y484 [get_cells {readout/csr/rmw_input[18]_i_77}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[19]_i_76}]
set_property LOC SLICE_X139Y483 [get_cells {readout/csr/rmw_input[19]_i_76}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[19]_i_76}]
set_property LOC SLICE_X139Y483 [get_cells {readout/csr/rmw_input[19]_i_76}]
set_property BEL A6LUT [get_cells {readout/csr/rmw_input[20]_i_73}]
set_property LOC SLICE_X135Y484 [get_cells {readout/csr/rmw_input[20]_i_73}]
set_property BEL A6LUT [get_cells {readout/csr/rmw_input[20]_i_73}]
set_property LOC SLICE_X135Y484 [get_cells {readout/csr/rmw_input[20]_i_73}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[21]_i_73}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/rmw_input[21]_i_73}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[21]_i_73}]
set_property LOC SLICE_X137Y483 [get_cells {readout/csr/rmw_input[21]_i_73}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[22]_i_76}]
set_property LOC SLICE_X137Y485 [get_cells {readout/csr/rmw_input[22]_i_76}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[22]_i_76}]
set_property LOC SLICE_X137Y485 [get_cells {readout/csr/rmw_input[22]_i_76}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[23]_i_75}]
set_property LOC SLICE_X137Y484 [get_cells {readout/csr/rmw_input[23]_i_75}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[23]_i_75}]
set_property LOC SLICE_X137Y484 [get_cells {readout/csr/rmw_input[23]_i_75}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[24]_i_94}]
set_property LOC SLICE_X137Y485 [get_cells {readout/csr/rmw_input[24]_i_94}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[24]_i_94}]
set_property LOC SLICE_X137Y485 [get_cells {readout/csr/rmw_input[24]_i_94}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[25]_i_105}]
set_property LOC SLICE_X135Y486 [get_cells {readout/csr/rmw_input[25]_i_105}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[25]_i_105}]
set_property LOC SLICE_X135Y486 [get_cells {readout/csr/rmw_input[25]_i_105}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[26]_i_116}]
set_property LOC SLICE_X135Y486 [get_cells {readout/csr/rmw_input[26]_i_116}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[26]_i_116}]
set_property LOC SLICE_X135Y486 [get_cells {readout/csr/rmw_input[26]_i_116}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[27]_i_119}]
set_property LOC SLICE_X138Y486 [get_cells {readout/csr/rmw_input[27]_i_119}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[27]_i_119}]
set_property LOC SLICE_X138Y486 [get_cells {readout/csr/rmw_input[27]_i_119}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[28]_i_113}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/rmw_input[28]_i_113}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[28]_i_113}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/rmw_input[28]_i_113}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[29]_i_122}]
set_property LOC SLICE_X136Y488 [get_cells {readout/csr/rmw_input[29]_i_122}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[29]_i_122}]
set_property LOC SLICE_X136Y488 [get_cells {readout/csr/rmw_input[29]_i_122}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[2]_i_78}]
set_property LOC SLICE_X139Y480 [get_cells {readout/csr/rmw_input[2]_i_78}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[2]_i_78}]
set_property LOC SLICE_X139Y480 [get_cells {readout/csr/rmw_input[2]_i_78}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[30]_i_137}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/rmw_input[30]_i_137}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[30]_i_137}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/rmw_input[30]_i_137}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[31]_i_174}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/rmw_input[31]_i_174}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[31]_i_174}]
set_property LOC SLICE_X136Y489 [get_cells {readout/csr/rmw_input[31]_i_174}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[3]_i_76}]
set_property LOC SLICE_X139Y480 [get_cells {readout/csr/rmw_input[3]_i_76}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[3]_i_76}]
set_property LOC SLICE_X139Y480 [get_cells {readout/csr/rmw_input[3]_i_76}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[4]_i_72}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/rmw_input[4]_i_72}]
set_property BEL D6LUT [get_cells {readout/csr/rmw_input[4]_i_72}]
set_property LOC SLICE_X137Y479 [get_cells {readout/csr/rmw_input[4]_i_72}]
set_property BEL A6LUT [get_cells {readout/csr/rmw_input[5]_i_74}]
set_property LOC SLICE_X140Y479 [get_cells {readout/csr/rmw_input[5]_i_74}]
set_property BEL A6LUT [get_cells {readout/csr/rmw_input[5]_i_74}]
set_property LOC SLICE_X140Y479 [get_cells {readout/csr/rmw_input[5]_i_74}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[6]_i_74}]
set_property LOC SLICE_X139Y480 [get_cells {readout/csr/rmw_input[6]_i_74}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[6]_i_74}]
set_property LOC SLICE_X139Y480 [get_cells {readout/csr/rmw_input[6]_i_74}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[7]_i_74}]
set_property LOC SLICE_X140Y479 [get_cells {readout/csr/rmw_input[7]_i_74}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[7]_i_74}]
set_property LOC SLICE_X140Y479 [get_cells {readout/csr/rmw_input[7]_i_74}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[8]_i_74}]
set_property LOC SLICE_X138Y481 [get_cells {readout/csr/rmw_input[8]_i_74}]
set_property BEL C6LUT [get_cells {readout/csr/rmw_input[8]_i_74}]
set_property LOC SLICE_X138Y481 [get_cells {readout/csr/rmw_input[8]_i_74}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[9]_i_40}]
set_property LOC SLICE_X135Y480 [get_cells {readout/csr/rmw_input[9]_i_40}]
set_property BEL B6LUT [get_cells {readout/csr/rmw_input[9]_i_40}]
set_property LOC SLICE_X135Y480 [get_cells {readout/csr/rmw_input[9]_i_40}]
set_property BEL F7AMUX [get_cells {readout/csr/rmw_input_reg[10]_i_20}]
set_property LOC SLICE_X135Y482 [get_cells {readout/csr/rmw_input_reg[10]_i_20}]
set_property BEL F7AMUX [get_cells {readout/csr/rmw_input_reg[10]_i_20}]
set_property LOC SLICE_X135Y482 [get_cells {readout/csr/rmw_input_reg[10]_i_20}]
set_property BEL F7BMUX [get_cells {readout/csr/rmw_input_reg[11]_i_20}]
set_property LOC SLICE_X136Y478 [get_cells {readout/csr/rmw_input_reg[11]_i_20}]
set_property BEL F7BMUX [get_cells {readout/csr/rmw_input_reg[11]_i_20}]
set_property LOC SLICE_X136Y478 [get_cells {readout/csr/rmw_input_reg[11]_i_20}]
set_property BEL D6LUT [get_cells {readout/dbus_evt_ctr[0]_i_11}]
set_property LOC SLICE_X142Y466 [get_cells {readout/dbus_evt_ctr[0]_i_11}]
set_property BEL C6LUT [get_cells {readout/dbus_evt_ctr[0]_i_12}]
set_property LOC SLICE_X142Y466 [get_cells {readout/dbus_evt_ctr[0]_i_12}]
set_property BEL B6LUT [get_cells {readout/dbus_evt_ctr[0]_i_13}]
set_property LOC SLICE_X142Y466 [get_cells {readout/dbus_evt_ctr[0]_i_13}]
set_property BEL A6LUT [get_cells {readout/dbus_evt_ctr[0]_i_14}]
set_property LOC SLICE_X142Y466 [get_cells {readout/dbus_evt_ctr[0]_i_14}]
set_property BEL D6LUT [get_cells {readout/dbus_evt_ctr[0]_i_15}]
set_property LOC SLICE_X142Y465 [get_cells {readout/dbus_evt_ctr[0]_i_15}]
set_property BEL C6LUT [get_cells {readout/dbus_evt_ctr[0]_i_16}]
set_property LOC SLICE_X142Y465 [get_cells {readout/dbus_evt_ctr[0]_i_16}]
set_property BEL B6LUT [get_cells {readout/dbus_evt_ctr[0]_i_17}]
set_property LOC SLICE_X142Y465 [get_cells {readout/dbus_evt_ctr[0]_i_17}]
set_property BEL A6LUT [get_cells {readout/dbus_evt_ctr[0]_i_18}]
set_property LOC SLICE_X142Y465 [get_cells {readout/dbus_evt_ctr[0]_i_18}]
set_property BEL A5LUT [get_cells {readout/dbus_evt_ctr[0]_i_1}]
set_property LOC SLICE_X138Y481 [get_cells {readout/dbus_evt_ctr[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/dbus_evt_ctr[0]_i_2}]
set_property LOC SLICE_X144Y466 [get_cells {readout/dbus_evt_ctr[0]_i_2}]
set_property BEL A5LUT [get_cells {readout/dbus_evt_ctr[0]_i_5}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr[0]_i_5}]
set_property BEL D6LUT [get_cells {readout/dbus_evt_ctr[0]_i_6}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr[0]_i_6}]
set_property BEL C6LUT [get_cells {readout/dbus_evt_ctr[0]_i_7}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr[0]_i_7}]
set_property BEL B6LUT [get_cells {readout/dbus_evt_ctr[0]_i_8}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr[0]_i_8}]
set_property BEL A6LUT [get_cells {readout/dbus_evt_ctr[0]_i_9}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr[0]_i_9}]
set_property BEL D6LUT [get_cells {readout/dbus_evt_ctr[12]_i_2}]
set_property LOC SLICE_X143Y466 [get_cells {readout/dbus_evt_ctr[12]_i_2}]
set_property BEL C6LUT [get_cells {readout/dbus_evt_ctr[12]_i_3}]
set_property LOC SLICE_X143Y466 [get_cells {readout/dbus_evt_ctr[12]_i_3}]
set_property BEL B6LUT [get_cells {readout/dbus_evt_ctr[12]_i_4}]
set_property LOC SLICE_X143Y466 [get_cells {readout/dbus_evt_ctr[12]_i_4}]
set_property BEL A6LUT [get_cells {readout/dbus_evt_ctr[12]_i_5}]
set_property LOC SLICE_X143Y466 [get_cells {readout/dbus_evt_ctr[12]_i_5}]
set_property BEL D6LUT [get_cells {readout/dbus_evt_ctr[16]_i_2}]
set_property LOC SLICE_X143Y467 [get_cells {readout/dbus_evt_ctr[16]_i_2}]
set_property BEL C6LUT [get_cells {readout/dbus_evt_ctr[16]_i_3}]
set_property LOC SLICE_X143Y467 [get_cells {readout/dbus_evt_ctr[16]_i_3}]
set_property BEL B6LUT [get_cells {readout/dbus_evt_ctr[16]_i_4}]
set_property LOC SLICE_X143Y467 [get_cells {readout/dbus_evt_ctr[16]_i_4}]
set_property BEL A6LUT [get_cells {readout/dbus_evt_ctr[16]_i_5}]
set_property LOC SLICE_X143Y467 [get_cells {readout/dbus_evt_ctr[16]_i_5}]
set_property BEL D6LUT [get_cells {readout/dbus_evt_ctr[20]_i_2}]
set_property LOC SLICE_X143Y468 [get_cells {readout/dbus_evt_ctr[20]_i_2}]
set_property BEL C6LUT [get_cells {readout/dbus_evt_ctr[20]_i_3}]
set_property LOC SLICE_X143Y468 [get_cells {readout/dbus_evt_ctr[20]_i_3}]
set_property BEL B6LUT [get_cells {readout/dbus_evt_ctr[20]_i_4}]
set_property LOC SLICE_X143Y468 [get_cells {readout/dbus_evt_ctr[20]_i_4}]
set_property BEL A6LUT [get_cells {readout/dbus_evt_ctr[20]_i_5}]
set_property LOC SLICE_X143Y468 [get_cells {readout/dbus_evt_ctr[20]_i_5}]
set_property BEL D6LUT [get_cells {readout/dbus_evt_ctr[4]_i_2}]
set_property LOC SLICE_X143Y464 [get_cells {readout/dbus_evt_ctr[4]_i_2}]
set_property BEL C6LUT [get_cells {readout/dbus_evt_ctr[4]_i_3}]
set_property LOC SLICE_X143Y464 [get_cells {readout/dbus_evt_ctr[4]_i_3}]
set_property BEL B6LUT [get_cells {readout/dbus_evt_ctr[4]_i_4}]
set_property LOC SLICE_X143Y464 [get_cells {readout/dbus_evt_ctr[4]_i_4}]
set_property BEL A6LUT [get_cells {readout/dbus_evt_ctr[4]_i_5}]
set_property LOC SLICE_X143Y464 [get_cells {readout/dbus_evt_ctr[4]_i_5}]
set_property BEL D6LUT [get_cells {readout/dbus_evt_ctr[8]_i_2}]
set_property LOC SLICE_X143Y465 [get_cells {readout/dbus_evt_ctr[8]_i_2}]
set_property BEL C6LUT [get_cells {readout/dbus_evt_ctr[8]_i_3}]
set_property LOC SLICE_X143Y465 [get_cells {readout/dbus_evt_ctr[8]_i_3}]
set_property BEL B6LUT [get_cells {readout/dbus_evt_ctr[8]_i_4}]
set_property LOC SLICE_X143Y465 [get_cells {readout/dbus_evt_ctr[8]_i_4}]
set_property BEL A6LUT [get_cells {readout/dbus_evt_ctr[8]_i_5}]
set_property LOC SLICE_X143Y465 [get_cells {readout/dbus_evt_ctr[8]_i_5}]
set_property BEL CARRY4 [get_cells {readout/dbus_evt_ctr_reg[0]_i_10}]
set_property LOC SLICE_X142Y465 [get_cells {readout/dbus_evt_ctr_reg[0]_i_10}]
set_property BEL CARRY4 [get_cells {readout/dbus_evt_ctr_reg[0]_i_3}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr_reg[0]_i_3}]
set_property BEL CARRY4 [get_cells {readout/dbus_evt_ctr_reg[0]_i_4}]
set_property LOC SLICE_X142Y466 [get_cells {readout/dbus_evt_ctr_reg[0]_i_4}]
set_property BEL AFF [get_cells {readout/dbus_evt_ctr_reg[0]}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr_reg[0]}]
set_property BEL CFF [get_cells {readout/dbus_evt_ctr_reg[10]}]
set_property LOC SLICE_X143Y465 [get_cells {readout/dbus_evt_ctr_reg[10]}]
set_property BEL DFF [get_cells {readout/dbus_evt_ctr_reg[11]}]
set_property LOC SLICE_X143Y465 [get_cells {readout/dbus_evt_ctr_reg[11]}]
set_property BEL CARRY4 [get_cells {readout/dbus_evt_ctr_reg[12]_i_1}]
set_property LOC SLICE_X143Y466 [get_cells {readout/dbus_evt_ctr_reg[12]_i_1}]
set_property BEL AFF [get_cells {readout/dbus_evt_ctr_reg[12]}]
set_property LOC SLICE_X143Y466 [get_cells {readout/dbus_evt_ctr_reg[12]}]
set_property BEL BFF [get_cells {readout/dbus_evt_ctr_reg[13]}]
set_property LOC SLICE_X143Y466 [get_cells {readout/dbus_evt_ctr_reg[13]}]
set_property BEL CFF [get_cells {readout/dbus_evt_ctr_reg[14]}]
set_property LOC SLICE_X143Y466 [get_cells {readout/dbus_evt_ctr_reg[14]}]
set_property BEL DFF [get_cells {readout/dbus_evt_ctr_reg[15]}]
set_property LOC SLICE_X143Y466 [get_cells {readout/dbus_evt_ctr_reg[15]}]
set_property BEL CARRY4 [get_cells {readout/dbus_evt_ctr_reg[16]_i_1}]
set_property LOC SLICE_X143Y467 [get_cells {readout/dbus_evt_ctr_reg[16]_i_1}]
set_property BEL AFF [get_cells {readout/dbus_evt_ctr_reg[16]}]
set_property LOC SLICE_X143Y467 [get_cells {readout/dbus_evt_ctr_reg[16]}]
set_property BEL BFF [get_cells {readout/dbus_evt_ctr_reg[17]}]
set_property LOC SLICE_X143Y467 [get_cells {readout/dbus_evt_ctr_reg[17]}]
set_property BEL CFF [get_cells {readout/dbus_evt_ctr_reg[18]}]
set_property LOC SLICE_X143Y467 [get_cells {readout/dbus_evt_ctr_reg[18]}]
set_property BEL DFF [get_cells {readout/dbus_evt_ctr_reg[19]}]
set_property LOC SLICE_X143Y467 [get_cells {readout/dbus_evt_ctr_reg[19]}]
set_property BEL BFF [get_cells {readout/dbus_evt_ctr_reg[1]}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr_reg[1]}]
set_property BEL CARRY4 [get_cells {readout/dbus_evt_ctr_reg[20]_i_1}]
set_property LOC SLICE_X143Y468 [get_cells {readout/dbus_evt_ctr_reg[20]_i_1}]
set_property BEL AFF [get_cells {readout/dbus_evt_ctr_reg[20]}]
set_property LOC SLICE_X143Y468 [get_cells {readout/dbus_evt_ctr_reg[20]}]
set_property BEL BFF [get_cells {readout/dbus_evt_ctr_reg[21]}]
set_property LOC SLICE_X143Y468 [get_cells {readout/dbus_evt_ctr_reg[21]}]
set_property BEL CFF [get_cells {readout/dbus_evt_ctr_reg[22]}]
set_property LOC SLICE_X143Y468 [get_cells {readout/dbus_evt_ctr_reg[22]}]
set_property BEL DFF [get_cells {readout/dbus_evt_ctr_reg[23]}]
set_property LOC SLICE_X143Y468 [get_cells {readout/dbus_evt_ctr_reg[23]}]
set_property BEL CFF [get_cells {readout/dbus_evt_ctr_reg[2]}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr_reg[2]}]
set_property BEL DFF [get_cells {readout/dbus_evt_ctr_reg[3]}]
set_property LOC SLICE_X143Y463 [get_cells {readout/dbus_evt_ctr_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/dbus_evt_ctr_reg[4]_i_1}]
set_property LOC SLICE_X143Y464 [get_cells {readout/dbus_evt_ctr_reg[4]_i_1}]
set_property BEL AFF [get_cells {readout/dbus_evt_ctr_reg[4]}]
set_property LOC SLICE_X143Y464 [get_cells {readout/dbus_evt_ctr_reg[4]}]
set_property BEL BFF [get_cells {readout/dbus_evt_ctr_reg[5]}]
set_property LOC SLICE_X143Y464 [get_cells {readout/dbus_evt_ctr_reg[5]}]
set_property BEL CFF [get_cells {readout/dbus_evt_ctr_reg[6]}]
set_property LOC SLICE_X143Y464 [get_cells {readout/dbus_evt_ctr_reg[6]}]
set_property BEL DFF [get_cells {readout/dbus_evt_ctr_reg[7]}]
set_property LOC SLICE_X143Y464 [get_cells {readout/dbus_evt_ctr_reg[7]}]
set_property BEL CARRY4 [get_cells {readout/dbus_evt_ctr_reg[8]_i_1}]
set_property LOC SLICE_X143Y465 [get_cells {readout/dbus_evt_ctr_reg[8]_i_1}]
set_property BEL AFF [get_cells {readout/dbus_evt_ctr_reg[8]}]
set_property LOC SLICE_X143Y465 [get_cells {readout/dbus_evt_ctr_reg[8]}]
set_property BEL BFF [get_cells {readout/dbus_evt_ctr_reg[9]}]
set_property LOC SLICE_X143Y465 [get_cells {readout/dbus_evt_ctr_reg[9]}]
set_property BEL A5FF [get_cells {readout/dbus_in_reg[data][data][0]}]
set_property LOC SLICE_X132Y464 [get_cells {readout/dbus_in_reg[data][data][0]}]
set_property BEL BFF [get_cells {readout/dbus_in_reg[data][data][10]}]
set_property LOC SLICE_X135Y463 [get_cells {readout/dbus_in_reg[data][data][10]}]
set_property BEL AFF [get_cells {readout/dbus_in_reg[data][data][11]}]
set_property LOC SLICE_X130Y465 [get_cells {readout/dbus_in_reg[data][data][11]}]
set_property BEL AFF [get_cells {readout/dbus_in_reg[data][data][12]}]
set_property LOC SLICE_X129Y466 [get_cells {readout/dbus_in_reg[data][data][12]}]
set_property BEL BFF [get_cells {readout/dbus_in_reg[data][data][13]}]
set_property LOC SLICE_X129Y466 [get_cells {readout/dbus_in_reg[data][data][13]}]
set_property BEL AFF [get_cells {readout/dbus_in_reg[data][data][14]}]
set_property LOC SLICE_X129Y465 [get_cells {readout/dbus_in_reg[data][data][14]}]
set_property BEL BFF [get_cells {readout/dbus_in_reg[data][data][15]}]
set_property LOC SLICE_X129Y465 [get_cells {readout/dbus_in_reg[data][data][15]}]
set_property BEL CFF [get_cells {readout/dbus_in_reg[data][data][16]}]
set_property LOC SLICE_X129Y466 [get_cells {readout/dbus_in_reg[data][data][16]}]
set_property BEL CFF [get_cells {readout/dbus_in_reg[data][data][17]}]
set_property LOC SLICE_X129Y465 [get_cells {readout/dbus_in_reg[data][data][17]}]
set_property BEL DFF [get_cells {readout/dbus_in_reg[data][data][18]}]
set_property LOC SLICE_X129Y465 [get_cells {readout/dbus_in_reg[data][data][18]}]
set_property BEL DFF [get_cells {readout/dbus_in_reg[data][data][19]}]
set_property LOC SLICE_X129Y466 [get_cells {readout/dbus_in_reg[data][data][19]}]
set_property BEL A5FF [get_cells {readout/dbus_in_reg[data][data][1]}]
set_property LOC SLICE_X129Y466 [get_cells {readout/dbus_in_reg[data][data][1]}]
set_property BEL AFF [get_cells {readout/dbus_in_reg[data][data][20]}]
set_property LOC SLICE_X134Y467 [get_cells {readout/dbus_in_reg[data][data][20]}]
set_property BEL B5FF [get_cells {readout/dbus_in_reg[data][data][21]}]
set_property LOC SLICE_X132Y464 [get_cells {readout/dbus_in_reg[data][data][21]}]
set_property BEL A5FF [get_cells {readout/dbus_in_reg[data][data][22]}]
set_property LOC SLICE_X129Y465 [get_cells {readout/dbus_in_reg[data][data][22]}]
set_property BEL BFF [get_cells {readout/dbus_in_reg[data][data][23]}]
set_property LOC SLICE_X130Y465 [get_cells {readout/dbus_in_reg[data][data][23]}]
set_property BEL A5FF [get_cells {readout/dbus_in_reg[data][data][24]}]
set_property LOC SLICE_X124Y463 [get_cells {readout/dbus_in_reg[data][data][24]}]
set_property BEL B5FF [get_cells {readout/dbus_in_reg[data][data][25]}]
set_property LOC SLICE_X129Y465 [get_cells {readout/dbus_in_reg[data][data][25]}]
set_property BEL C5FF [get_cells {readout/dbus_in_reg[data][data][26]}]
set_property LOC SLICE_X129Y465 [get_cells {readout/dbus_in_reg[data][data][26]}]
set_property BEL BFF [get_cells {readout/dbus_in_reg[data][data][27]}]
set_property LOC SLICE_X134Y467 [get_cells {readout/dbus_in_reg[data][data][27]}]
set_property BEL D5FF [get_cells {readout/dbus_in_reg[data][data][28]}]
set_property LOC SLICE_X129Y465 [get_cells {readout/dbus_in_reg[data][data][28]}]
set_property BEL A5FF [get_cells {readout/dbus_in_reg[data][data][29]}]
set_property LOC SLICE_X137Y464 [get_cells {readout/dbus_in_reg[data][data][29]}]
set_property BEL CFF [get_cells {readout/dbus_in_reg[data][data][2]}]
set_property LOC SLICE_X132Y464 [get_cells {readout/dbus_in_reg[data][data][2]}]
set_property BEL B5FF [get_cells {readout/dbus_in_reg[data][data][30]}]
set_property LOC SLICE_X129Y466 [get_cells {readout/dbus_in_reg[data][data][30]}]
set_property BEL C5FF [get_cells {readout/dbus_in_reg[data][data][31]}]
set_property LOC SLICE_X129Y466 [get_cells {readout/dbus_in_reg[data][data][31]}]
set_property BEL A5FF [get_cells {readout/dbus_in_reg[data][data][3]}]
set_property LOC SLICE_X133Y464 [get_cells {readout/dbus_in_reg[data][data][3]}]
set_property BEL D5FF [get_cells {readout/dbus_in_reg[data][data][4]}]
set_property LOC SLICE_X129Y466 [get_cells {readout/dbus_in_reg[data][data][4]}]
set_property BEL CFF [get_cells {readout/dbus_in_reg[data][data][5]}]
set_property LOC SLICE_X130Y465 [get_cells {readout/dbus_in_reg[data][data][5]}]
set_property BEL DFF [get_cells {readout/dbus_in_reg[data][data][6]}]
set_property LOC SLICE_X132Y464 [get_cells {readout/dbus_in_reg[data][data][6]}]
set_property BEL DFF [get_cells {readout/dbus_in_reg[data][data][7]}]
set_property LOC SLICE_X130Y465 [get_cells {readout/dbus_in_reg[data][data][7]}]
set_property BEL B5FF [get_cells {readout/dbus_in_reg[data][data][8]}]
set_property LOC SLICE_X133Y464 [get_cells {readout/dbus_in_reg[data][data][8]}]
set_property BEL B5FF [get_cells {readout/dbus_in_reg[data][data][9]}]
set_property LOC SLICE_X137Y464 [get_cells {readout/dbus_in_reg[data][data][9]}]
set_property BEL CFF [get_cells {readout/dbus_in_reg[data][start]}]
set_property LOC SLICE_X124Y463 [get_cells {readout/dbus_in_reg[data][start]}]
set_property BEL CFF [get_cells {readout/dbus_in_reg[data][strobe]}]
set_property LOC SLICE_X134Y467 [get_cells {readout/dbus_in_reg[data][strobe]}]
set_property BEL DFF [get_cells {readout/dbus_in_reg[data][valid]}]
set_property LOC SLICE_X124Y463 [get_cells {readout/dbus_in_reg[data][valid]}]
set_property BEL BFF [get_cells {readout/dbus_in_reg[token]}]
set_property LOC SLICE_X138Y467 [get_cells {readout/dbus_in_reg[token]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][0]}]
set_property LOC SLICE_X132Y464 [get_cells {readout/dbus_zs_in_reg[data][data][0]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][10]}]
set_property LOC SLICE_X137Y466 [get_cells {readout/dbus_zs_in_reg[data][data][10]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][11]}]
set_property LOC SLICE_X133Y465 [get_cells {readout/dbus_zs_in_reg[data][data][11]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][12]}]
set_property LOC SLICE_X131Y465 [get_cells {readout/dbus_zs_in_reg[data][data][12]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][13]}]
set_property LOC SLICE_X137Y466 [get_cells {readout/dbus_zs_in_reg[data][data][13]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][14]}]
set_property LOC SLICE_X135Y463 [get_cells {readout/dbus_zs_in_reg[data][data][14]}]
set_property BEL A5FF [get_cells {readout/dbus_zs_in_reg[data][data][15]}]
set_property LOC SLICE_X135Y463 [get_cells {readout/dbus_zs_in_reg[data][data][15]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][16]}]
set_property LOC SLICE_X131Y465 [get_cells {readout/dbus_zs_in_reg[data][data][16]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][17]}]
set_property LOC SLICE_X133Y464 [get_cells {readout/dbus_zs_in_reg[data][data][17]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][18]}]
set_property LOC SLICE_X137Y465 [get_cells {readout/dbus_zs_in_reg[data][data][18]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][19]}]
set_property LOC SLICE_X131Y466 [get_cells {readout/dbus_zs_in_reg[data][data][19]}]
set_property BEL CFF [get_cells {readout/dbus_zs_in_reg[data][data][1]}]
set_property LOC SLICE_X137Y466 [get_cells {readout/dbus_zs_in_reg[data][data][1]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][20]}]
set_property LOC SLICE_X137Y465 [get_cells {readout/dbus_zs_in_reg[data][data][20]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][21]}]
set_property LOC SLICE_X137Y464 [get_cells {readout/dbus_zs_in_reg[data][data][21]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][22]}]
set_property LOC SLICE_X137Y464 [get_cells {readout/dbus_zs_in_reg[data][data][22]}]
set_property BEL CFF [get_cells {readout/dbus_zs_in_reg[data][data][23]}]
set_property LOC SLICE_X131Y466 [get_cells {readout/dbus_zs_in_reg[data][data][23]}]
set_property BEL CFF [get_cells {readout/dbus_zs_in_reg[data][data][24]}]
set_property LOC SLICE_X137Y465 [get_cells {readout/dbus_zs_in_reg[data][data][24]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][25]}]
set_property LOC SLICE_X135Y465 [get_cells {readout/dbus_zs_in_reg[data][data][25]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][26]}]
set_property LOC SLICE_X133Y465 [get_cells {readout/dbus_zs_in_reg[data][data][26]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][27]}]
set_property LOC SLICE_X146Y466 [get_cells {readout/dbus_zs_in_reg[data][data][27]}]
set_property BEL CFF [get_cells {readout/dbus_zs_in_reg[data][data][28]}]
set_property LOC SLICE_X137Y464 [get_cells {readout/dbus_zs_in_reg[data][data][28]}]
set_property BEL DFF [get_cells {readout/dbus_zs_in_reg[data][data][29]}]
set_property LOC SLICE_X137Y465 [get_cells {readout/dbus_zs_in_reg[data][data][29]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][2]}]
set_property LOC SLICE_X132Y464 [get_cells {readout/dbus_zs_in_reg[data][data][2]}]
set_property BEL CFF [get_cells {readout/dbus_zs_in_reg[data][data][30]}]
set_property LOC SLICE_X131Y465 [get_cells {readout/dbus_zs_in_reg[data][data][30]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][data][31]}]
set_property LOC SLICE_X138Y467 [get_cells {readout/dbus_zs_in_reg[data][data][31]}]
set_property BEL CFF [get_cells {readout/dbus_zs_in_reg[data][data][3]}]
set_property LOC SLICE_X133Y465 [get_cells {readout/dbus_zs_in_reg[data][data][3]}]
set_property BEL DFF [get_cells {readout/dbus_zs_in_reg[data][data][4]}]
set_property LOC SLICE_X131Y466 [get_cells {readout/dbus_zs_in_reg[data][data][4]}]
set_property BEL DFF [get_cells {readout/dbus_zs_in_reg[data][data][5]}]
set_property LOC SLICE_X133Y465 [get_cells {readout/dbus_zs_in_reg[data][data][5]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][6]}]
set_property LOC SLICE_X133Y464 [get_cells {readout/dbus_zs_in_reg[data][data][6]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][data][7]}]
set_property LOC SLICE_X135Y465 [get_cells {readout/dbus_zs_in_reg[data][data][7]}]
set_property BEL CFF [get_cells {readout/dbus_zs_in_reg[data][data][8]}]
set_property LOC SLICE_X133Y464 [get_cells {readout/dbus_zs_in_reg[data][data][8]}]
set_property BEL CFF [get_cells {readout/dbus_zs_in_reg[data][data][9]}]
set_property LOC SLICE_X135Y465 [get_cells {readout/dbus_zs_in_reg[data][data][9]}]
set_property BEL AFF [get_cells {readout/dbus_zs_in_reg[data][start]}]
set_property LOC SLICE_X124Y463 [get_cells {readout/dbus_zs_in_reg[data][start]}]
set_property BEL BFF [get_cells {readout/dbus_zs_in_reg[data][strobe]}]
set_property LOC SLICE_X124Y463 [get_cells {readout/dbus_zs_in_reg[data][strobe]}]
set_property BEL B5FF [get_cells {readout/dbus_zs_in_reg[data][valid]}]
set_property LOC SLICE_X124Y463 [get_cells {readout/dbus_zs_in_reg[data][valid]}]
set_property BEL B5FF [get_cells {readout/dbus_zs_in_reg[init]}]
set_property LOC SLICE_X137Y466 [get_cells {readout/dbus_zs_in_reg[init]}]
set_property BEL CFF [get_cells {readout/dbus_zs_in_reg[token]}]
set_property LOC SLICE_X134Y469 [get_cells {readout/dbus_zs_in_reg[token]}]
set_property BEL A6LUT [get_cells {readout/evt_ctr_i[0]_i_1}]
set_property LOC SLICE_X138Y481 [get_cells {readout/evt_ctr_i[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/evt_ctr_i[0]_i_3}]
set_property LOC SLICE_X139Y469 [get_cells {readout/evt_ctr_i[0]_i_3}]
set_property BEL CARRY4 [get_cells {readout/evt_ctr_i_reg[0]_i_2}]
set_property LOC SLICE_X139Y469 [get_cells {readout/evt_ctr_i_reg[0]_i_2}]
set_property BEL AFF [get_cells {readout/evt_ctr_i_reg[0]}]
set_property LOC SLICE_X139Y469 [get_cells {readout/evt_ctr_i_reg[0]}]
set_property BEL CFF [get_cells {readout/evt_ctr_i_reg[10]}]
set_property LOC SLICE_X139Y471 [get_cells {readout/evt_ctr_i_reg[10]}]
set_property BEL DFF [get_cells {readout/evt_ctr_i_reg[11]}]
set_property LOC SLICE_X139Y471 [get_cells {readout/evt_ctr_i_reg[11]}]
set_property BEL CARRY4 [get_cells {readout/evt_ctr_i_reg[12]_i_1}]
set_property LOC SLICE_X139Y472 [get_cells {readout/evt_ctr_i_reg[12]_i_1}]
set_property BEL AFF [get_cells {readout/evt_ctr_i_reg[12]}]
set_property LOC SLICE_X139Y472 [get_cells {readout/evt_ctr_i_reg[12]}]
set_property BEL BFF [get_cells {readout/evt_ctr_i_reg[13]}]
set_property LOC SLICE_X139Y472 [get_cells {readout/evt_ctr_i_reg[13]}]
set_property BEL CFF [get_cells {readout/evt_ctr_i_reg[14]}]
set_property LOC SLICE_X139Y472 [get_cells {readout/evt_ctr_i_reg[14]}]
set_property BEL DFF [get_cells {readout/evt_ctr_i_reg[15]}]
set_property LOC SLICE_X139Y472 [get_cells {readout/evt_ctr_i_reg[15]}]
set_property BEL CARRY4 [get_cells {readout/evt_ctr_i_reg[16]_i_1}]
set_property LOC SLICE_X139Y473 [get_cells {readout/evt_ctr_i_reg[16]_i_1}]
set_property BEL AFF [get_cells {readout/evt_ctr_i_reg[16]}]
set_property LOC SLICE_X139Y473 [get_cells {readout/evt_ctr_i_reg[16]}]
set_property BEL BFF [get_cells {readout/evt_ctr_i_reg[17]}]
set_property LOC SLICE_X139Y473 [get_cells {readout/evt_ctr_i_reg[17]}]
set_property BEL CFF [get_cells {readout/evt_ctr_i_reg[18]}]
set_property LOC SLICE_X139Y473 [get_cells {readout/evt_ctr_i_reg[18]}]
set_property BEL DFF [get_cells {readout/evt_ctr_i_reg[19]}]
set_property LOC SLICE_X139Y473 [get_cells {readout/evt_ctr_i_reg[19]}]
set_property BEL BFF [get_cells {readout/evt_ctr_i_reg[1]}]
set_property LOC SLICE_X139Y469 [get_cells {readout/evt_ctr_i_reg[1]}]
set_property BEL CARRY4 [get_cells {readout/evt_ctr_i_reg[20]_i_1}]
set_property LOC SLICE_X139Y474 [get_cells {readout/evt_ctr_i_reg[20]_i_1}]
set_property BEL AFF [get_cells {readout/evt_ctr_i_reg[20]}]
set_property LOC SLICE_X139Y474 [get_cells {readout/evt_ctr_i_reg[20]}]
set_property BEL BFF [get_cells {readout/evt_ctr_i_reg[21]}]
set_property LOC SLICE_X139Y474 [get_cells {readout/evt_ctr_i_reg[21]}]
set_property BEL CFF [get_cells {readout/evt_ctr_i_reg[22]}]
set_property LOC SLICE_X139Y474 [get_cells {readout/evt_ctr_i_reg[22]}]
set_property BEL DFF [get_cells {readout/evt_ctr_i_reg[23]}]
set_property LOC SLICE_X139Y474 [get_cells {readout/evt_ctr_i_reg[23]}]
set_property BEL CARRY4 [get_cells {readout/evt_ctr_i_reg[24]_i_1}]
set_property LOC SLICE_X139Y475 [get_cells {readout/evt_ctr_i_reg[24]_i_1}]
set_property BEL AFF [get_cells {readout/evt_ctr_i_reg[24]}]
set_property LOC SLICE_X139Y475 [get_cells {readout/evt_ctr_i_reg[24]}]
set_property BEL BFF [get_cells {readout/evt_ctr_i_reg[25]}]
set_property LOC SLICE_X139Y475 [get_cells {readout/evt_ctr_i_reg[25]}]
set_property BEL CFF [get_cells {readout/evt_ctr_i_reg[26]}]
set_property LOC SLICE_X139Y475 [get_cells {readout/evt_ctr_i_reg[26]}]
set_property BEL DFF [get_cells {readout/evt_ctr_i_reg[27]}]
set_property LOC SLICE_X139Y475 [get_cells {readout/evt_ctr_i_reg[27]}]
set_property BEL CARRY4 [get_cells {readout/evt_ctr_i_reg[28]_i_1}]
set_property LOC SLICE_X139Y476 [get_cells {readout/evt_ctr_i_reg[28]_i_1}]
set_property BEL AFF [get_cells {readout/evt_ctr_i_reg[28]}]
set_property LOC SLICE_X139Y476 [get_cells {readout/evt_ctr_i_reg[28]}]
set_property BEL BFF [get_cells {readout/evt_ctr_i_reg[29]}]
set_property LOC SLICE_X139Y476 [get_cells {readout/evt_ctr_i_reg[29]}]
set_property BEL CFF [get_cells {readout/evt_ctr_i_reg[2]}]
set_property LOC SLICE_X139Y469 [get_cells {readout/evt_ctr_i_reg[2]}]
set_property BEL CFF [get_cells {readout/evt_ctr_i_reg[30]}]
set_property LOC SLICE_X139Y476 [get_cells {readout/evt_ctr_i_reg[30]}]
set_property BEL DFF [get_cells {readout/evt_ctr_i_reg[31]}]
set_property LOC SLICE_X139Y476 [get_cells {readout/evt_ctr_i_reg[31]}]
set_property BEL DFF [get_cells {readout/evt_ctr_i_reg[3]}]
set_property LOC SLICE_X139Y469 [get_cells {readout/evt_ctr_i_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/evt_ctr_i_reg[4]_i_1}]
set_property LOC SLICE_X139Y470 [get_cells {readout/evt_ctr_i_reg[4]_i_1}]
set_property BEL AFF [get_cells {readout/evt_ctr_i_reg[4]}]
set_property LOC SLICE_X139Y470 [get_cells {readout/evt_ctr_i_reg[4]}]
set_property BEL BFF [get_cells {readout/evt_ctr_i_reg[5]}]
set_property LOC SLICE_X139Y470 [get_cells {readout/evt_ctr_i_reg[5]}]
set_property BEL CFF [get_cells {readout/evt_ctr_i_reg[6]}]
set_property LOC SLICE_X139Y470 [get_cells {readout/evt_ctr_i_reg[6]}]
set_property BEL DFF [get_cells {readout/evt_ctr_i_reg[7]}]
set_property LOC SLICE_X139Y470 [get_cells {readout/evt_ctr_i_reg[7]}]
set_property BEL CARRY4 [get_cells {readout/evt_ctr_i_reg[8]_i_1}]
set_property LOC SLICE_X139Y471 [get_cells {readout/evt_ctr_i_reg[8]_i_1}]
set_property BEL AFF [get_cells {readout/evt_ctr_i_reg[8]}]
set_property LOC SLICE_X139Y471 [get_cells {readout/evt_ctr_i_reg[8]}]
set_property BEL BFF [get_cells {readout/evt_ctr_i_reg[9]}]
set_property LOC SLICE_X139Y471 [get_cells {readout/evt_ctr_i_reg[9]}]
set_property BEL A5LUT [get_cells {readout/evt_err_ctr[0]_i_1}]
set_property LOC SLICE_X144Y466 [get_cells {readout/evt_err_ctr[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/evt_err_ctr[0]_i_3}]
set_property LOC SLICE_X141Y479 [get_cells {readout/evt_err_ctr[0]_i_3}]
set_property BEL CARRY4 [get_cells {readout/evt_err_ctr_reg[0]_i_2}]
set_property LOC SLICE_X141Y479 [get_cells {readout/evt_err_ctr_reg[0]_i_2}]
set_property BEL AFF [get_cells {readout/evt_err_ctr_reg[0]}]
set_property LOC SLICE_X141Y479 [get_cells {readout/evt_err_ctr_reg[0]}]
set_property BEL CFF [get_cells {readout/evt_err_ctr_reg[10]}]
set_property LOC SLICE_X141Y481 [get_cells {readout/evt_err_ctr_reg[10]}]
set_property BEL DFF [get_cells {readout/evt_err_ctr_reg[11]}]
set_property LOC SLICE_X141Y481 [get_cells {readout/evt_err_ctr_reg[11]}]
set_property BEL CARRY4 [get_cells {readout/evt_err_ctr_reg[12]_i_1}]
set_property LOC SLICE_X141Y482 [get_cells {readout/evt_err_ctr_reg[12]_i_1}]
set_property BEL AFF [get_cells {readout/evt_err_ctr_reg[12]}]
set_property LOC SLICE_X141Y482 [get_cells {readout/evt_err_ctr_reg[12]}]
set_property BEL BFF [get_cells {readout/evt_err_ctr_reg[13]}]
set_property LOC SLICE_X141Y482 [get_cells {readout/evt_err_ctr_reg[13]}]
set_property BEL CFF [get_cells {readout/evt_err_ctr_reg[14]}]
set_property LOC SLICE_X141Y482 [get_cells {readout/evt_err_ctr_reg[14]}]
set_property BEL DFF [get_cells {readout/evt_err_ctr_reg[15]}]
set_property LOC SLICE_X141Y482 [get_cells {readout/evt_err_ctr_reg[15]}]
set_property BEL CARRY4 [get_cells {readout/evt_err_ctr_reg[16]_i_1}]
set_property LOC SLICE_X141Y483 [get_cells {readout/evt_err_ctr_reg[16]_i_1}]
set_property BEL AFF [get_cells {readout/evt_err_ctr_reg[16]}]
set_property LOC SLICE_X141Y483 [get_cells {readout/evt_err_ctr_reg[16]}]
set_property BEL BFF [get_cells {readout/evt_err_ctr_reg[17]}]
set_property LOC SLICE_X141Y483 [get_cells {readout/evt_err_ctr_reg[17]}]
set_property BEL CFF [get_cells {readout/evt_err_ctr_reg[18]}]
set_property LOC SLICE_X141Y483 [get_cells {readout/evt_err_ctr_reg[18]}]
set_property BEL DFF [get_cells {readout/evt_err_ctr_reg[19]}]
set_property LOC SLICE_X141Y483 [get_cells {readout/evt_err_ctr_reg[19]}]
set_property BEL BFF [get_cells {readout/evt_err_ctr_reg[1]}]
set_property LOC SLICE_X141Y479 [get_cells {readout/evt_err_ctr_reg[1]}]
set_property BEL CARRY4 [get_cells {readout/evt_err_ctr_reg[20]_i_1}]
set_property LOC SLICE_X141Y484 [get_cells {readout/evt_err_ctr_reg[20]_i_1}]
set_property BEL AFF [get_cells {readout/evt_err_ctr_reg[20]}]
set_property LOC SLICE_X141Y484 [get_cells {readout/evt_err_ctr_reg[20]}]
set_property BEL BFF [get_cells {readout/evt_err_ctr_reg[21]}]
set_property LOC SLICE_X141Y484 [get_cells {readout/evt_err_ctr_reg[21]}]
set_property BEL CFF [get_cells {readout/evt_err_ctr_reg[22]}]
set_property LOC SLICE_X141Y484 [get_cells {readout/evt_err_ctr_reg[22]}]
set_property BEL DFF [get_cells {readout/evt_err_ctr_reg[23]}]
set_property LOC SLICE_X141Y484 [get_cells {readout/evt_err_ctr_reg[23]}]
set_property BEL CFF [get_cells {readout/evt_err_ctr_reg[2]}]
set_property LOC SLICE_X141Y479 [get_cells {readout/evt_err_ctr_reg[2]}]
set_property BEL DFF [get_cells {readout/evt_err_ctr_reg[3]}]
set_property LOC SLICE_X141Y479 [get_cells {readout/evt_err_ctr_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/evt_err_ctr_reg[4]_i_1}]
set_property LOC SLICE_X141Y480 [get_cells {readout/evt_err_ctr_reg[4]_i_1}]
set_property BEL AFF [get_cells {readout/evt_err_ctr_reg[4]}]
set_property LOC SLICE_X141Y480 [get_cells {readout/evt_err_ctr_reg[4]}]
set_property BEL BFF [get_cells {readout/evt_err_ctr_reg[5]}]
set_property LOC SLICE_X141Y480 [get_cells {readout/evt_err_ctr_reg[5]}]
set_property BEL CFF [get_cells {readout/evt_err_ctr_reg[6]}]
set_property LOC SLICE_X141Y480 [get_cells {readout/evt_err_ctr_reg[6]}]
set_property BEL DFF [get_cells {readout/evt_err_ctr_reg[7]}]
set_property LOC SLICE_X141Y480 [get_cells {readout/evt_err_ctr_reg[7]}]
set_property BEL CARRY4 [get_cells {readout/evt_err_ctr_reg[8]_i_1}]
set_property LOC SLICE_X141Y481 [get_cells {readout/evt_err_ctr_reg[8]_i_1}]
set_property BEL AFF [get_cells {readout/evt_err_ctr_reg[8]}]
set_property LOC SLICE_X141Y481 [get_cells {readout/evt_err_ctr_reg[8]}]
set_property BEL BFF [get_cells {readout/evt_err_ctr_reg[9]}]
set_property LOC SLICE_X141Y481 [get_cells {readout/evt_err_ctr_reg[9]}]
set_property BEL BFF [get_cells {readout/fake_dbus_in_reg[token]}]
set_property LOC SLICE_X140Y469 [get_cells {readout/fake_dbus_in_reg[token]}]
set_property BEL D6LUT [get_cells {readout/hist_state[0]_i_1__7}]
set_property LOC SLICE_X138Y482 [get_cells {readout/hist_state[0]_i_1__7}]
set_property BEL A5FF [get_cells {readout/hist_state_reg[0]}]
set_property LOC SLICE_X137Y482 [get_cells {readout/hist_state_reg[0]}]
set_property BEL DFF [get_cells {readout/hist_state_reg[10]}]
set_property LOC SLICE_X135Y488 [get_cells {readout/hist_state_reg[10]}]
set_property BEL A5FF [get_cells {readout/hist_state_reg[11]}]
set_property LOC SLICE_X181Y481 [get_cells {readout/hist_state_reg[11]}]
set_property BEL BFF [get_cells {readout/hist_state_reg[1]}]
set_property LOC SLICE_X152Y484 [get_cells {readout/hist_state_reg[1]}]
set_property BEL B5FF [get_cells {readout/hist_state_reg[2]}]
set_property LOC SLICE_X137Y482 [get_cells {readout/hist_state_reg[2]}]
set_property BEL DFF [get_cells {readout/hist_state_reg[3]}]
set_property LOC SLICE_X139Y488 [get_cells {readout/hist_state_reg[3]}]
set_property BEL A5FF [get_cells {readout/hist_state_reg[4]}]
set_property LOC SLICE_X133Y488 [get_cells {readout/hist_state_reg[4]}]
set_property BEL CFF [get_cells {readout/hist_state_reg[5]}]
set_property LOC SLICE_X139Y488 [get_cells {readout/hist_state_reg[5]}]
set_property BEL DFF [get_cells {readout/hist_state_reg[6]}]
set_property LOC SLICE_X137Y486 [get_cells {readout/hist_state_reg[6]}]
set_property BEL C5FF [get_cells {readout/hist_state_reg[7]}]
set_property LOC SLICE_X137Y482 [get_cells {readout/hist_state_reg[7]}]
set_property BEL A5FF [get_cells {readout/hist_state_reg[8]}]
set_property LOC SLICE_X137Y481 [get_cells {readout/hist_state_reg[8]}]
set_property BEL A6LUT [get_cells {readout/lgen[3].s_i_1}]
set_property LOC SLICE_X105Y463 [get_cells {readout/lgen[3].s_i_1}]
set_property BEL B6LUT [get_cells {readout/lgen[3].s_i_2}]
set_property LOC SLICE_X138Y463 [get_cells {readout/lgen[3].s_i_2}]
set_property BEL C6LUT [get_cells {readout/lgen[3].s_i_3}]
set_property LOC SLICE_X138Y463 [get_cells {readout/lgen[3].s_i_3}]
set_property BEL A6LUT [get_cells {readout/lgen[3].s_i_4}]
set_property LOC SLICE_X138Y463 [get_cells {readout/lgen[3].s_i_4}]
set_property BEL AFF [get_cells {readout/real_dbus_in_reg[data][data][0]}]
set_property LOC SLICE_X142Y463 [get_cells {readout/real_dbus_in_reg[data][data][0]}]
set_property BEL BFF [get_cells {readout/real_dbus_in_reg[data][data][10]}]
set_property LOC SLICE_X142Y463 [get_cells {readout/real_dbus_in_reg[data][data][10]}]
set_property BEL AFF [get_cells {readout/real_dbus_in_reg[data][data][11]}]
set_property LOC SLICE_X140Y465 [get_cells {readout/real_dbus_in_reg[data][data][11]}]
set_property BEL AFF [get_cells {readout/real_dbus_in_reg[data][data][12]}]
set_property LOC SLICE_X141Y466 [get_cells {readout/real_dbus_in_reg[data][data][12]}]
set_property BEL BFF [get_cells {readout/real_dbus_in_reg[data][data][13]}]
set_property LOC SLICE_X141Y466 [get_cells {readout/real_dbus_in_reg[data][data][13]}]
set_property BEL CFF [get_cells {readout/real_dbus_in_reg[data][data][14]}]
set_property LOC SLICE_X141Y466 [get_cells {readout/real_dbus_in_reg[data][data][14]}]
set_property BEL DFF [get_cells {readout/real_dbus_in_reg[data][data][15]}]
set_property LOC SLICE_X141Y466 [get_cells {readout/real_dbus_in_reg[data][data][15]}]
set_property BEL CFF [get_cells {readout/real_dbus_in_reg[data][data][16]}]
set_property LOC SLICE_X142Y463 [get_cells {readout/real_dbus_in_reg[data][data][16]}]
set_property BEL BFF [get_cells {readout/real_dbus_in_reg[data][data][17]}]
set_property LOC SLICE_X140Y465 [get_cells {readout/real_dbus_in_reg[data][data][17]}]
set_property BEL AFF [get_cells {readout/real_dbus_in_reg[data][data][18]}]
set_property LOC SLICE_X140Y466 [get_cells {readout/real_dbus_in_reg[data][data][18]}]
set_property BEL A5FF [get_cells {readout/real_dbus_in_reg[data][data][19]}]
set_property LOC SLICE_X141Y466 [get_cells {readout/real_dbus_in_reg[data][data][19]}]
set_property BEL BFF [get_cells {readout/real_dbus_in_reg[data][data][1]}]
set_property LOC SLICE_X140Y466 [get_cells {readout/real_dbus_in_reg[data][data][1]}]
set_property BEL AFF [get_cells {readout/real_dbus_in_reg[data][data][20]}]
set_property LOC SLICE_X142Y464 [get_cells {readout/real_dbus_in_reg[data][data][20]}]
set_property BEL BFF [get_cells {readout/real_dbus_in_reg[data][data][21]}]
set_property LOC SLICE_X142Y464 [get_cells {readout/real_dbus_in_reg[data][data][21]}]
set_property BEL CFF [get_cells {readout/real_dbus_in_reg[data][data][22]}]
set_property LOC SLICE_X142Y464 [get_cells {readout/real_dbus_in_reg[data][data][22]}]
set_property BEL CFF [get_cells {readout/real_dbus_in_reg[data][data][23]}]
set_property LOC SLICE_X140Y466 [get_cells {readout/real_dbus_in_reg[data][data][23]}]
set_property BEL DFF [get_cells {readout/real_dbus_in_reg[data][data][24]}]
set_property LOC SLICE_X140Y466 [get_cells {readout/real_dbus_in_reg[data][data][24]}]
set_property BEL DFF [get_cells {readout/real_dbus_in_reg[data][data][25]}]
set_property LOC SLICE_X142Y463 [get_cells {readout/real_dbus_in_reg[data][data][25]}]
set_property BEL A5FF [get_cells {readout/real_dbus_in_reg[data][data][26]}]
set_property LOC SLICE_X142Y463 [get_cells {readout/real_dbus_in_reg[data][data][26]}]
set_property BEL DFF [get_cells {readout/real_dbus_in_reg[data][data][27]}]
set_property LOC SLICE_X142Y464 [get_cells {readout/real_dbus_in_reg[data][data][27]}]
set_property BEL CFF [get_cells {readout/real_dbus_in_reg[data][data][28]}]
set_property LOC SLICE_X140Y465 [get_cells {readout/real_dbus_in_reg[data][data][28]}]
set_property BEL B5FF [get_cells {readout/real_dbus_in_reg[data][data][29]}]
set_property LOC SLICE_X142Y463 [get_cells {readout/real_dbus_in_reg[data][data][29]}]
set_property BEL DFF [get_cells {readout/real_dbus_in_reg[data][data][2]}]
set_property LOC SLICE_X140Y465 [get_cells {readout/real_dbus_in_reg[data][data][2]}]
set_property BEL B5FF [get_cells {readout/real_dbus_in_reg[data][data][30]}]
set_property LOC SLICE_X141Y466 [get_cells {readout/real_dbus_in_reg[data][data][30]}]
set_property BEL C5FF [get_cells {readout/real_dbus_in_reg[data][data][31]}]
set_property LOC SLICE_X141Y466 [get_cells {readout/real_dbus_in_reg[data][data][31]}]
set_property BEL C5FF [get_cells {readout/real_dbus_in_reg[data][data][3]}]
set_property LOC SLICE_X142Y463 [get_cells {readout/real_dbus_in_reg[data][data][3]}]
set_property BEL D5FF [get_cells {readout/real_dbus_in_reg[data][data][4]}]
set_property LOC SLICE_X141Y466 [get_cells {readout/real_dbus_in_reg[data][data][4]}]
set_property BEL A5FF [get_cells {readout/real_dbus_in_reg[data][data][5]}]
set_property LOC SLICE_X142Y464 [get_cells {readout/real_dbus_in_reg[data][data][5]}]
set_property BEL B5FF [get_cells {readout/real_dbus_in_reg[data][data][6]}]
set_property LOC SLICE_X142Y464 [get_cells {readout/real_dbus_in_reg[data][data][6]}]
set_property BEL A5FF [get_cells {readout/real_dbus_in_reg[data][data][7]}]
set_property LOC SLICE_X140Y465 [get_cells {readout/real_dbus_in_reg[data][data][7]}]
set_property BEL C5FF [get_cells {readout/real_dbus_in_reg[data][data][8]}]
set_property LOC SLICE_X142Y464 [get_cells {readout/real_dbus_in_reg[data][data][8]}]
set_property BEL D5FF [get_cells {readout/real_dbus_in_reg[data][data][9]}]
set_property LOC SLICE_X142Y464 [get_cells {readout/real_dbus_in_reg[data][data][9]}]
set_property BEL D5FF [get_cells {readout/real_dbus_in_reg[data][start]}]
set_property LOC SLICE_X142Y463 [get_cells {readout/real_dbus_in_reg[data][start]}]
set_property BEL A5FF [get_cells {readout/real_dbus_in_reg[data][strobe]}]
set_property LOC SLICE_X140Y466 [get_cells {readout/real_dbus_in_reg[data][strobe]}]
set_property BEL B5FF [get_cells {readout/real_dbus_in_reg[data][valid]}]
set_property LOC SLICE_X140Y465 [get_cells {readout/real_dbus_in_reg[data][valid]}]
set_property BEL B5FF [get_cells {readout/real_dbus_in_reg[init]}]
set_property LOC SLICE_X140Y466 [get_cells {readout/real_dbus_in_reg[init]}]
set_property BEL AFF [get_cells {readout/real_dbus_in_reg[token]}]
set_property LOC SLICE_X142Y469 [get_cells {readout/real_dbus_in_reg[token]}]
set_property BEL B6LUT [get_cells {readout/rob/ChkEvtLen_in[0]_i_1}]
set_property LOC SLICE_X179Y475 [get_cells {readout/rob/ChkEvtLen_in[0]_i_1}]
set_property BEL B6LUT [get_cells {readout/rob/ChkEvtLen_in[0]_i_1}]
set_property LOC SLICE_X179Y475 [get_cells {readout/rob/ChkEvtLen_in[0]_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/FSM_onehot_state[3]_i_6}]
set_property LOC SLICE_X143Y478 [get_cells {readout/rob/FSM_onehot_state[3]_i_6}]
set_property BEL D6LUT [get_cells {readout/rob/FSM_onehot_state[3]_i_6}]
set_property LOC SLICE_X143Y478 [get_cells {readout/rob/FSM_onehot_state[3]_i_6}]
set_property BEL A6LUT [get_cells {readout/rob/FSM_onehot_state[4]_i_1__3}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state[4]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/rob/FSM_onehot_state[4]_i_1__3}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state[4]_i_1__3}]
set_property BEL B6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_2}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state[5]_i_2}]
set_property BEL B6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_2}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state[5]_i_2}]
set_property BEL A5LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_4}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state[5]_i_4}]
set_property BEL A5LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_4}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state[5]_i_4}]
set_property BEL C6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_5}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/FSM_onehot_state[5]_i_5}]
set_property BEL C6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_5}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/FSM_onehot_state[5]_i_5}]
set_property BEL C6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_6}]
set_property LOC SLICE_X128Y467 [get_cells {readout/rob/FSM_onehot_state[5]_i_6}]
set_property BEL C6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_6}]
set_property LOC SLICE_X128Y467 [get_cells {readout/rob/FSM_onehot_state[5]_i_6}]
set_property BEL D6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_7}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/FSM_onehot_state[5]_i_7}]
set_property BEL D6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_7}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/FSM_onehot_state[5]_i_7}]
set_property BEL D6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_8}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/FSM_onehot_state[5]_i_8}]
set_property BEL D6LUT [get_cells {readout/rob/FSM_onehot_state[5]_i_8}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/FSM_onehot_state[5]_i_8}]
set_property BEL AFF [get_cells {readout/rob/FSM_onehot_state_reg[0]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/FSM_onehot_state_reg[0]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[0]}]
set_property BEL B5FF [get_cells {readout/rob/FSM_onehot_state_reg[1]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[1]}]
set_property BEL B5FF [get_cells {readout/rob/FSM_onehot_state_reg[1]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[1]}]
set_property BEL CFF [get_cells {readout/rob/FSM_onehot_state_reg[2]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[2]}]
set_property BEL CFF [get_cells {readout/rob/FSM_onehot_state_reg[2]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[2]}]
set_property BEL DFF [get_cells {readout/rob/FSM_onehot_state_reg[3]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[3]}]
set_property BEL DFF [get_cells {readout/rob/FSM_onehot_state_reg[3]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[3]}]
set_property BEL C5FF [get_cells {readout/rob/FSM_onehot_state_reg[4]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[4]}]
set_property BEL C5FF [get_cells {readout/rob/FSM_onehot_state_reg[4]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[4]}]
set_property BEL BFF [get_cells {readout/rob/FSM_onehot_state_reg[5]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[5]}]
set_property BEL BFF [get_cells {readout/rob/FSM_onehot_state_reg[5]}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/FSM_onehot_state_reg[5]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[0]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/rob/amc13_data_reg[0]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[0]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/rob/amc13_data_reg[0]}]
set_property BEL A5FF [get_cells {readout/rob/amc13_data_reg[10]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/rob/amc13_data_reg[10]}]
set_property BEL A5FF [get_cells {readout/rob/amc13_data_reg[10]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/rob/amc13_data_reg[10]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[11]}]
set_property LOC SLICE_X135Y479 [get_cells {readout/rob/amc13_data_reg[11]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[11]}]
set_property LOC SLICE_X135Y479 [get_cells {readout/rob/amc13_data_reg[11]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[12]}]
set_property LOC SLICE_X157Y476 [get_cells {readout/rob/amc13_data_reg[12]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[12]}]
set_property LOC SLICE_X157Y476 [get_cells {readout/rob/amc13_data_reg[12]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[13]}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/amc13_data_reg[13]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[13]}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/amc13_data_reg[13]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[14]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/rob/amc13_data_reg[14]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[14]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/rob/amc13_data_reg[14]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[15]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/rob/amc13_data_reg[15]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[15]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/rob/amc13_data_reg[15]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[16]}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/amc13_data_reg[16]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[16]}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/amc13_data_reg[16]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[17]}]
set_property LOC SLICE_X134Y471 [get_cells {readout/rob/amc13_data_reg[17]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[17]}]
set_property LOC SLICE_X134Y471 [get_cells {readout/rob/amc13_data_reg[17]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[18]}]
set_property LOC SLICE_X157Y475 [get_cells {readout/rob/amc13_data_reg[18]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[18]}]
set_property LOC SLICE_X157Y475 [get_cells {readout/rob/amc13_data_reg[18]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[19]}]
set_property LOC SLICE_X139Y477 [get_cells {readout/rob/amc13_data_reg[19]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[19]}]
set_property LOC SLICE_X139Y477 [get_cells {readout/rob/amc13_data_reg[19]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[1]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/rob/amc13_data_reg[1]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[1]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/rob/amc13_data_reg[1]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[20]}]
set_property LOC SLICE_X142Y473 [get_cells {readout/rob/amc13_data_reg[20]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[20]}]
set_property LOC SLICE_X142Y473 [get_cells {readout/rob/amc13_data_reg[20]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[21]}]
set_property LOC SLICE_X159Y478 [get_cells {readout/rob/amc13_data_reg[21]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[21]}]
set_property LOC SLICE_X159Y478 [get_cells {readout/rob/amc13_data_reg[21]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[22]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/rob/amc13_data_reg[22]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[22]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/rob/amc13_data_reg[22]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[23]}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/amc13_data_reg[23]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[23]}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/amc13_data_reg[23]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[24]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/rob/amc13_data_reg[24]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[24]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/rob/amc13_data_reg[24]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[25]}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/amc13_data_reg[25]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[25]}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/amc13_data_reg[25]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[26]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/rob/amc13_data_reg[26]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[26]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/rob/amc13_data_reg[26]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[27]}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/amc13_data_reg[27]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[27]}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/amc13_data_reg[27]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[28]}]
set_property LOC SLICE_X134Y471 [get_cells {readout/rob/amc13_data_reg[28]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[28]}]
set_property LOC SLICE_X134Y471 [get_cells {readout/rob/amc13_data_reg[28]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[29]}]
set_property LOC SLICE_X154Y480 [get_cells {readout/rob/amc13_data_reg[29]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[29]}]
set_property LOC SLICE_X154Y480 [get_cells {readout/rob/amc13_data_reg[29]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[2]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/rob/amc13_data_reg[2]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[2]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/rob/amc13_data_reg[2]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[30]}]
set_property LOC SLICE_X139Y477 [get_cells {readout/rob/amc13_data_reg[30]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[30]}]
set_property LOC SLICE_X139Y477 [get_cells {readout/rob/amc13_data_reg[30]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[31]}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/amc13_data_reg[31]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[31]}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/amc13_data_reg[31]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[32]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/rob/amc13_data_reg[32]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[32]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/rob/amc13_data_reg[32]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[33]}]
set_property LOC SLICE_X159Y472 [get_cells {readout/rob/amc13_data_reg[33]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[33]}]
set_property LOC SLICE_X159Y472 [get_cells {readout/rob/amc13_data_reg[33]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[34]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[34]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[34]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[34]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[35]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[35]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[35]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[35]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[36]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/rob/amc13_data_reg[36]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[36]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/rob/amc13_data_reg[36]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[37]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[37]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[37]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[37]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[38]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[38]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[38]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[38]}]
set_property BEL A5FF [get_cells {readout/rob/amc13_data_reg[39]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[39]}]
set_property BEL A5FF [get_cells {readout/rob/amc13_data_reg[39]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[39]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[3]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/rob/amc13_data_reg[3]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[3]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/rob/amc13_data_reg[3]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[40]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[40]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[40]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[40]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[41]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[41]}]
set_property BEL AFF [get_cells {readout/rob/amc13_data_reg[41]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[41]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[42]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[42]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[42]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[42]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[43]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[43]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[43]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[43]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[44]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[44]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[44]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[44]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[45]}]
set_property LOC SLICE_X159Y478 [get_cells {readout/rob/amc13_data_reg[45]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[45]}]
set_property LOC SLICE_X159Y478 [get_cells {readout/rob/amc13_data_reg[45]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[46]}]
set_property LOC SLICE_X159Y478 [get_cells {readout/rob/amc13_data_reg[46]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[46]}]
set_property LOC SLICE_X159Y478 [get_cells {readout/rob/amc13_data_reg[46]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[47]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[47]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[47]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[47]}]
set_property BEL A5FF [get_cells {readout/rob/amc13_data_reg[48]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[48]}]
set_property BEL A5FF [get_cells {readout/rob/amc13_data_reg[48]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[48]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[49]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[49]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[49]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[49]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[4]}]
set_property LOC SLICE_X142Y473 [get_cells {readout/rob/amc13_data_reg[4]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[4]}]
set_property LOC SLICE_X142Y473 [get_cells {readout/rob/amc13_data_reg[4]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[50]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/rob/amc13_data_reg[50]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[50]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/rob/amc13_data_reg[50]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[51]}]
set_property LOC SLICE_X159Y478 [get_cells {readout/rob/amc13_data_reg[51]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[51]}]
set_property LOC SLICE_X159Y478 [get_cells {readout/rob/amc13_data_reg[51]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[52]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[52]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[52]}]
set_property LOC SLICE_X159Y474 [get_cells {readout/rob/amc13_data_reg[52]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[53]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[53]}]
set_property BEL C5FF [get_cells {readout/rob/amc13_data_reg[53]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[53]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[54]}]
set_property LOC SLICE_X159Y472 [get_cells {readout/rob/amc13_data_reg[54]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[54]}]
set_property LOC SLICE_X159Y472 [get_cells {readout/rob/amc13_data_reg[54]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[55]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[55]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[55]}]
set_property LOC SLICE_X159Y477 [get_cells {readout/rob/amc13_data_reg[55]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[56]}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/amc13_data_reg[56]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[56]}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/amc13_data_reg[56]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[57]}]
set_property LOC SLICE_X142Y473 [get_cells {readout/rob/amc13_data_reg[57]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[57]}]
set_property LOC SLICE_X142Y473 [get_cells {readout/rob/amc13_data_reg[57]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[58]}]
set_property LOC SLICE_X134Y471 [get_cells {readout/rob/amc13_data_reg[58]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[58]}]
set_property LOC SLICE_X134Y471 [get_cells {readout/rob/amc13_data_reg[58]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[59]}]
set_property LOC SLICE_X139Y477 [get_cells {readout/rob/amc13_data_reg[59]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[59]}]
set_property LOC SLICE_X139Y477 [get_cells {readout/rob/amc13_data_reg[59]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[5]}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/amc13_data_reg[5]}]
set_property BEL CFF [get_cells {readout/rob/amc13_data_reg[5]}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/amc13_data_reg[5]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[60]}]
set_property LOC SLICE_X157Y475 [get_cells {readout/rob/amc13_data_reg[60]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[60]}]
set_property LOC SLICE_X157Y475 [get_cells {readout/rob/amc13_data_reg[60]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[61]}]
set_property LOC SLICE_X135Y479 [get_cells {readout/rob/amc13_data_reg[61]}]
set_property BEL BFF [get_cells {readout/rob/amc13_data_reg[61]}]
set_property LOC SLICE_X135Y479 [get_cells {readout/rob/amc13_data_reg[61]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[62]}]
set_property LOC SLICE_X131Y477 [get_cells {readout/rob/amc13_data_reg[62]}]
set_property BEL B5FF [get_cells {readout/rob/amc13_data_reg[62]}]
set_property LOC SLICE_X131Y477 [get_cells {readout/rob/amc13_data_reg[62]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[63]}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/amc13_data_reg[63]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[63]}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/amc13_data_reg[63]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[6]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/rob/amc13_data_reg[6]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[6]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/rob/amc13_data_reg[6]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[7]}]
set_property LOC SLICE_X153Y477 [get_cells {readout/rob/amc13_data_reg[7]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[7]}]
set_property LOC SLICE_X153Y477 [get_cells {readout/rob/amc13_data_reg[7]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[8]}]
set_property LOC SLICE_X157Y476 [get_cells {readout/rob/amc13_data_reg[8]}]
set_property BEL D5FF [get_cells {readout/rob/amc13_data_reg[8]}]
set_property LOC SLICE_X157Y476 [get_cells {readout/rob/amc13_data_reg[8]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[9]}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/amc13_data_reg[9]}]
set_property BEL DFF [get_cells {readout/rob/amc13_data_reg[9]}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/amc13_data_reg[9]}]
set_property BEL A6LUT [get_cells {readout/rob/auto_ctr[0]_i_1}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/auto_ctr[0]_i_1}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr[0]_i_1}]
set_property BEL A5LUT [get_cells {readout/rob/auto_ctr[1]_i_1}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr[1]_i_1}]
set_property BEL A5LUT [get_cells {readout/rob/auto_ctr[1]_i_1}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr[1]_i_1}]
set_property BEL B6LUT [get_cells {readout/rob/auto_ctr[2]_i_1}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr[2]_i_1}]
set_property BEL B6LUT [get_cells {readout/rob/auto_ctr[2]_i_1}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr[2]_i_1}]
set_property BEL B5LUT [get_cells {readout/rob/auto_ctr[3]_i_1}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr[3]_i_1}]
set_property BEL B5LUT [get_cells {readout/rob/auto_ctr[3]_i_1}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr[3]_i_1}]
set_property BEL AFF [get_cells {readout/rob/auto_ctr_reg[0]}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/auto_ctr_reg[0]}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr_reg[0]}]
set_property BEL A5FF [get_cells {readout/rob/auto_ctr_reg[1]}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr_reg[1]}]
set_property BEL A5FF [get_cells {readout/rob/auto_ctr_reg[1]}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr_reg[1]}]
set_property BEL BFF [get_cells {readout/rob/auto_ctr_reg[2]}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr_reg[2]}]
set_property BEL BFF [get_cells {readout/rob/auto_ctr_reg[2]}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr_reg[2]}]
set_property BEL B5FF [get_cells {readout/rob/auto_ctr_reg[3]}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr_reg[3]}]
set_property BEL B5FF [get_cells {readout/rob/auto_ctr_reg[3]}]
set_property LOC SLICE_X133Y489 [get_cells {readout/rob/auto_ctr_reg[3]}]
set_property BEL A6LUT [get_cells {readout/rob/bad_word_cntr[0]_i_1}]
set_property LOC SLICE_X185Y474 [get_cells {readout/rob/bad_word_cntr[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/bad_word_cntr[0]_i_1}]
set_property LOC SLICE_X185Y474 [get_cells {readout/rob/bad_word_cntr[0]_i_1}]
set_property BEL B6LUT [get_cells {readout/rob/ctr[0]_i_1__1}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/ctr[0]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/rob/ctr[0]_i_1__1}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/ctr[0]_i_1__1}]
set_property BEL C6LUT [get_cells {readout/rob/ctr[0]_i_2__1}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/ctr[0]_i_2__1}]
set_property BEL C6LUT [get_cells {readout/rob/ctr[0]_i_2__1}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/ctr[0]_i_2__1}]
set_property BEL A6LUT [get_cells {readout/rob/ctr[0]_i_4}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr[0]_i_4}]
set_property BEL A6LUT [get_cells {readout/rob/ctr[0]_i_4}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr[0]_i_4}]
set_property BEL A6LUT [get_cells {readout/rob/ctr_ipb[0]_i_1}]
set_property LOC SLICE_X139Y491 [get_cells {readout/rob/ctr_ipb[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/ctr_ipb[0]_i_1}]
set_property LOC SLICE_X139Y491 [get_cells {readout/rob/ctr_ipb[0]_i_1}]
set_property BEL A5LUT [get_cells {readout/rob/ctr_ipb[1]_i_1}]
set_property LOC SLICE_X139Y491 [get_cells {readout/rob/ctr_ipb[1]_i_1}]
set_property BEL A5LUT [get_cells {readout/rob/ctr_ipb[1]_i_1}]
set_property LOC SLICE_X139Y491 [get_cells {readout/rob/ctr_ipb[1]_i_1}]
set_property BEL AFF [get_cells {readout/rob/ctr_ipb_reg[0]}]
set_property LOC SLICE_X139Y491 [get_cells {readout/rob/ctr_ipb_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/ctr_ipb_reg[0]}]
set_property LOC SLICE_X139Y491 [get_cells {readout/rob/ctr_ipb_reg[0]}]
set_property BEL A5FF [get_cells {readout/rob/ctr_ipb_reg[1]}]
set_property LOC SLICE_X139Y491 [get_cells {readout/rob/ctr_ipb_reg[1]}]
set_property BEL A5FF [get_cells {readout/rob/ctr_ipb_reg[1]}]
set_property LOC SLICE_X139Y491 [get_cells {readout/rob/ctr_ipb_reg[1]}]
set_property BEL CARRY4 [get_cells {readout/rob/ctr_reg[0]_i_3}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[0]_i_3}]
set_property BEL CARRY4 [get_cells {readout/rob/ctr_reg[0]_i_3}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[0]_i_3}]
set_property BEL AFF [get_cells {readout/rob/ctr_reg[0]}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/ctr_reg[0]}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[0]}]
set_property BEL CFF [get_cells {readout/rob/ctr_reg[10]}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[10]}]
set_property BEL CFF [get_cells {readout/rob/ctr_reg[10]}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[10]}]
set_property BEL DFF [get_cells {readout/rob/ctr_reg[11]}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[11]}]
set_property BEL DFF [get_cells {readout/rob/ctr_reg[11]}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[11]}]
set_property BEL CARRY4 [get_cells {readout/rob/ctr_reg[12]_i_1__1}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[12]_i_1__1}]
set_property BEL CARRY4 [get_cells {readout/rob/ctr_reg[12]_i_1__1}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[12]_i_1__1}]
set_property BEL AFF [get_cells {readout/rob/ctr_reg[12]}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[12]}]
set_property BEL AFF [get_cells {readout/rob/ctr_reg[12]}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[12]}]
set_property BEL BFF [get_cells {readout/rob/ctr_reg[13]}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[13]}]
set_property BEL BFF [get_cells {readout/rob/ctr_reg[13]}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[13]}]
set_property BEL CFF [get_cells {readout/rob/ctr_reg[14]}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[14]}]
set_property BEL CFF [get_cells {readout/rob/ctr_reg[14]}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[14]}]
set_property BEL DFF [get_cells {readout/rob/ctr_reg[15]}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[15]}]
set_property BEL DFF [get_cells {readout/rob/ctr_reg[15]}]
set_property LOC SLICE_X125Y466 [get_cells {readout/rob/ctr_reg[15]}]
set_property BEL BFF [get_cells {readout/rob/ctr_reg[1]}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[1]}]
set_property BEL BFF [get_cells {readout/rob/ctr_reg[1]}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[1]}]
set_property BEL CFF [get_cells {readout/rob/ctr_reg[2]}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[2]}]
set_property BEL CFF [get_cells {readout/rob/ctr_reg[2]}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[2]}]
set_property BEL DFF [get_cells {readout/rob/ctr_reg[3]}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[3]}]
set_property BEL DFF [get_cells {readout/rob/ctr_reg[3]}]
set_property LOC SLICE_X125Y463 [get_cells {readout/rob/ctr_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/rob/ctr_reg[4]_i_1__1}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[4]_i_1__1}]
set_property BEL CARRY4 [get_cells {readout/rob/ctr_reg[4]_i_1__1}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[4]_i_1__1}]
set_property BEL AFF [get_cells {readout/rob/ctr_reg[4]}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[4]}]
set_property BEL AFF [get_cells {readout/rob/ctr_reg[4]}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[4]}]
set_property BEL BFF [get_cells {readout/rob/ctr_reg[5]}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[5]}]
set_property BEL BFF [get_cells {readout/rob/ctr_reg[5]}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[5]}]
set_property BEL CFF [get_cells {readout/rob/ctr_reg[6]}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[6]}]
set_property BEL CFF [get_cells {readout/rob/ctr_reg[6]}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[6]}]
set_property BEL DFF [get_cells {readout/rob/ctr_reg[7]}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[7]}]
set_property BEL DFF [get_cells {readout/rob/ctr_reg[7]}]
set_property LOC SLICE_X125Y464 [get_cells {readout/rob/ctr_reg[7]}]
set_property BEL CARRY4 [get_cells {readout/rob/ctr_reg[8]_i_1__1}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[8]_i_1__1}]
set_property BEL CARRY4 [get_cells {readout/rob/ctr_reg[8]_i_1__1}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[8]_i_1__1}]
set_property BEL AFF [get_cells {readout/rob/ctr_reg[8]}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[8]}]
set_property BEL AFF [get_cells {readout/rob/ctr_reg[8]}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[8]}]
set_property BEL BFF [get_cells {readout/rob/ctr_reg[9]}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[9]}]
set_property BEL BFF [get_cells {readout/rob/ctr_reg[9]}]
set_property LOC SLICE_X125Y465 [get_cells {readout/rob/ctr_reg[9]}]
set_property BEL B5LUT [get_cells {readout/rob/d[33]_i_1}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d[33]_i_1}]
set_property BEL B5LUT [get_cells {readout/rob/d[33]_i_1}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d[33]_i_1}]
set_property BEL AFF [get_cells {readout/rob/d_reg[0]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[0]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[10]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[10]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[10]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[10]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[11]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[11]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[11]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[11]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[12]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[12]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[12]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[12]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[13]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[13]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[13]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[13]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[14]}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/d_reg[14]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[14]}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/d_reg[14]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[15]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[15]}]
set_property BEL AFF [get_cells {readout/rob/d_reg[15]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[15]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[16]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[16]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[16]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[16]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[17]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[17]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[17]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[17]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[18]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[18]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[18]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[18]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[19]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[19]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[19]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[19]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[1]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[1]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[1]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[1]}]
set_property BEL A5FF [get_cells {readout/rob/d_reg[20]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[20]}]
set_property BEL A5FF [get_cells {readout/rob/d_reg[20]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[20]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[21]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[21]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[21]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[21]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[22]}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/d_reg[22]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[22]}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/d_reg[22]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[23]}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/d_reg[23]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[23]}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/d_reg[23]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[24]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[24]}]
set_property BEL BFF [get_cells {readout/rob/d_reg[24]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[24]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[25]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[25]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[25]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[25]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[26]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[26]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[26]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[26]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[27]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[27]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[27]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[27]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[28]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[28]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[28]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[28]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[29]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[29]}]
set_property BEL CFF [get_cells {readout/rob/d_reg[29]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[29]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[2]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[2]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[2]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[2]}]
set_property BEL B5FF [get_cells {readout/rob/d_reg[30]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[30]}]
set_property BEL B5FF [get_cells {readout/rob/d_reg[30]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[30]}]
set_property BEL C5FF [get_cells {readout/rob/d_reg[31]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[31]}]
set_property BEL C5FF [get_cells {readout/rob/d_reg[31]}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/d_reg[31]}]
set_property BEL C5FF [get_cells {readout/rob/d_reg[32]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[32]}]
set_property BEL C5FF [get_cells {readout/rob/d_reg[32]}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/d_reg[32]}]
set_property BEL A5FF [get_cells {readout/rob/d_reg[33]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[33]}]
set_property BEL A5FF [get_cells {readout/rob/d_reg[33]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[33]}]
set_property BEL B5FF [get_cells {readout/rob/d_reg[3]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[3]}]
set_property BEL B5FF [get_cells {readout/rob/d_reg[3]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[3]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[4]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[4]}]
set_property BEL DFF [get_cells {readout/rob/d_reg[4]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[4]}]
set_property BEL A5FF [get_cells {readout/rob/d_reg[5]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[5]}]
set_property BEL A5FF [get_cells {readout/rob/d_reg[5]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[5]}]
set_property BEL C5FF [get_cells {readout/rob/d_reg[6]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[6]}]
set_property BEL C5FF [get_cells {readout/rob/d_reg[6]}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/d_reg[6]}]
set_property BEL B5FF [get_cells {readout/rob/d_reg[7]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[7]}]
set_property BEL B5FF [get_cells {readout/rob/d_reg[7]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[7]}]
set_property BEL C5FF [get_cells {readout/rob/d_reg[8]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[8]}]
set_property BEL C5FF [get_cells {readout/rob/d_reg[8]}]
set_property LOC SLICE_X127Y466 [get_cells {readout/rob/d_reg[8]}]
set_property BEL B5FF [get_cells {readout/rob/d_reg[9]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[9]}]
set_property BEL B5FF [get_cells {readout/rob/d_reg[9]}]
set_property LOC SLICE_X129Y464 [get_cells {readout/rob/d_reg[9]}]
set_property BEL A6LUT [get_cells {readout/rob/evt_cnt_i[0]_i_2}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i[0]_i_2}]
set_property BEL A6LUT [get_cells {readout/rob/evt_cnt_i[0]_i_2}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i[0]_i_2}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[0]_i_1}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[0]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[0]_i_1}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[0]_i_1}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[0]}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[0]}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[0]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[10]}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[10]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[10]}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[10]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[11]}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[11]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[11]}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[11]}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[12]_i_1}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[12]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[12]_i_1}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[12]_i_1}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[12]}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[12]}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[12]}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[12]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[13]}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[13]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[13]}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[13]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[14]}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[14]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[14]}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[14]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[15]}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[15]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[15]}]
set_property LOC SLICE_X136Y483 [get_cells {readout/rob/evt_cnt_i_reg[15]}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[16]_i_1}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[16]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[16]_i_1}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[16]_i_1}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[16]}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[16]}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[16]}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[16]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[17]}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[17]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[17]}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[17]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[18]}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[18]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[18]}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[18]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[19]}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[19]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[19]}]
set_property LOC SLICE_X136Y484 [get_cells {readout/rob/evt_cnt_i_reg[19]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[1]}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[1]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[1]}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[1]}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[20]_i_1}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[20]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[20]_i_1}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[20]_i_1}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[20]}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[20]}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[20]}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[20]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[21]}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[21]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[21]}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[21]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[22]}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[22]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[22]}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[22]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[23]}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[23]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[23]}]
set_property LOC SLICE_X136Y485 [get_cells {readout/rob/evt_cnt_i_reg[23]}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[24]_i_1}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[24]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[24]_i_1}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[24]_i_1}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[24]}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[24]}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[24]}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[24]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[25]}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[25]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[25]}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[25]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[26]}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[26]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[26]}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[26]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[27]}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[27]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[27]}]
set_property LOC SLICE_X136Y486 [get_cells {readout/rob/evt_cnt_i_reg[27]}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[28]_i_1}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[28]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[28]_i_1}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[28]_i_1}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[28]}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[28]}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[28]}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[28]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[29]}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[29]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[29]}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[29]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[2]}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[2]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[2]}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[2]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[30]}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[30]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[30]}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[30]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[31]}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[31]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[31]}]
set_property LOC SLICE_X136Y487 [get_cells {readout/rob/evt_cnt_i_reg[31]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[3]}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[3]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[3]}]
set_property LOC SLICE_X136Y480 [get_cells {readout/rob/evt_cnt_i_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[4]_i_1}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[4]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[4]_i_1}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[4]_i_1}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[4]}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[4]}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[4]}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[4]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[5]}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[5]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[5]}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[5]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[6]}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[6]}]
set_property BEL CFF [get_cells {readout/rob/evt_cnt_i_reg[6]}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[6]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[7]}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[7]}]
set_property BEL DFF [get_cells {readout/rob/evt_cnt_i_reg[7]}]
set_property LOC SLICE_X136Y481 [get_cells {readout/rob/evt_cnt_i_reg[7]}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[8]_i_1}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[8]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/evt_cnt_i_reg[8]_i_1}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[8]_i_1}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[8]}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[8]}]
set_property BEL AFF [get_cells {readout/rob/evt_cnt_i_reg[8]}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[8]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[9]}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[9]}]
set_property BEL BFF [get_cells {readout/rob/evt_cnt_i_reg[9]}]
set_property LOC SLICE_X136Y482 [get_cells {readout/rob/evt_cnt_i_reg[9]}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/FSM_onehot_state[5]_i_1}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/fifo/FSM_onehot_state[5]_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/FSM_onehot_state[5]_i_1}]
set_property LOC SLICE_X122Y464 [get_cells {readout/rob/fifo/FSM_onehot_state[5]_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/FSM_onehot_state[5]_i_3}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/fifo/FSM_onehot_state[5]_i_3}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/FSM_onehot_state[5]_i_3}]
set_property LOC SLICE_X123Y464 [get_cells {readout/rob/fifo/FSM_onehot_state[5]_i_3}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[0]_i_10}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_10}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[0]_i_10}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_10}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[0]_i_11}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_11}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[0]_i_11}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_11}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[0]_i_1}]
set_property LOC SLICE_X132Y479 [get_cells {readout/rob/fifo/ctri[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[0]_i_1}]
set_property LOC SLICE_X132Y479 [get_cells {readout/rob/fifo/ctri[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[0]_i_2}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/ctri[0]_i_2}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[0]_i_2}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/ctri[0]_i_2}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[0]_i_4}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/ctri[0]_i_4}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[0]_i_4}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/ctri[0]_i_4}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/ctri[0]_i_5}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_5}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/ctri[0]_i_5}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_5}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/ctri[0]_i_6}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_6}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/ctri[0]_i_6}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_6}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/ctri[0]_i_7}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_7}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/ctri[0]_i_7}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_7}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/ctri[0]_i_8}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_8}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/ctri[0]_i_8}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_8}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/ctri[0]_i_9}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_9}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/ctri[0]_i_9}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri[0]_i_9}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/ctri[12]_i_2}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_2}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/ctri[12]_i_2}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_2}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/ctri[12]_i_3}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_3}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/ctri[12]_i_3}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_3}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/ctri[12]_i_4}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_4}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/ctri[12]_i_4}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_4}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[12]_i_5}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_5}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[12]_i_5}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_5}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/ctri[12]_i_6}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_6}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/ctri[12]_i_6}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_6}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/ctri[12]_i_7}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_7}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/ctri[12]_i_7}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_7}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[12]_i_8}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_8}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[12]_i_8}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_8}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[12]_i_9}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_9}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[12]_i_9}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri[12]_i_9}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[16]_i_2}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri[16]_i_2}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[16]_i_2}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri[16]_i_2}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[16]_i_3}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri[16]_i_3}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[16]_i_3}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri[16]_i_3}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[16]_i_4}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri[16]_i_4}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[16]_i_4}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri[16]_i_4}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/ctri[4]_i_2}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_2}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/ctri[4]_i_2}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_2}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/ctri[4]_i_3}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_3}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/ctri[4]_i_3}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_3}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/ctri[4]_i_4}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_4}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/ctri[4]_i_4}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_4}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[4]_i_5}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_5}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[4]_i_5}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_5}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/ctri[4]_i_6}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_6}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/ctri[4]_i_6}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_6}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/ctri[4]_i_7}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_7}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/ctri[4]_i_7}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_7}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[4]_i_8}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_8}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[4]_i_8}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_8}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[4]_i_9}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_9}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[4]_i_9}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri[4]_i_9}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/ctri[8]_i_2}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_2}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/ctri[8]_i_2}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_2}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/ctri[8]_i_3}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_3}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/ctri[8]_i_3}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_3}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/ctri[8]_i_4}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_4}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/ctri[8]_i_4}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_4}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[8]_i_5}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_5}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/ctri[8]_i_5}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_5}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/ctri[8]_i_6}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_6}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/ctri[8]_i_6}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_6}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/ctri[8]_i_7}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_7}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/ctri[8]_i_7}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_7}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[8]_i_8}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_8}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/ctri[8]_i_8}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_8}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[8]_i_9}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_9}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/ctri[8]_i_9}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri[8]_i_9}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[0]_i_3}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[0]_i_3}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[0]_i_3}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[0]_i_3}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[0]}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[0]}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[0]}]
set_property BEL CFF [get_cells {readout/rob/fifo/ctri_reg[10]}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[10]}]
set_property BEL CFF [get_cells {readout/rob/fifo/ctri_reg[10]}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[10]}]
set_property BEL DFF [get_cells {readout/rob/fifo/ctri_reg[11]}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[11]}]
set_property BEL DFF [get_cells {readout/rob/fifo/ctri_reg[11]}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[11]}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[12]_i_1}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[12]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[12]_i_1}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[12]_i_1}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[12]}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[12]}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[12]}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[12]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[13]}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[13]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[13]}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[13]}]
set_property BEL CFF [get_cells {readout/rob/fifo/ctri_reg[14]}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[14]}]
set_property BEL CFF [get_cells {readout/rob/fifo/ctri_reg[14]}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[14]}]
set_property BEL DFF [get_cells {readout/rob/fifo/ctri_reg[15]}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[15]}]
set_property BEL DFF [get_cells {readout/rob/fifo/ctri_reg[15]}]
set_property LOC SLICE_X134Y480 [get_cells {readout/rob/fifo/ctri_reg[15]}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[16]_i_1}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri_reg[16]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[16]_i_1}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri_reg[16]_i_1}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[16]}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri_reg[16]}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[16]}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri_reg[16]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[17]}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri_reg[17]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[17]}]
set_property LOC SLICE_X134Y481 [get_cells {readout/rob/fifo/ctri_reg[17]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[1]}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[1]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[1]}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[1]}]
set_property BEL CFF [get_cells {readout/rob/fifo/ctri_reg[2]}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[2]}]
set_property BEL CFF [get_cells {readout/rob/fifo/ctri_reg[2]}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[2]}]
set_property BEL DFF [get_cells {readout/rob/fifo/ctri_reg[3]}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[3]}]
set_property BEL DFF [get_cells {readout/rob/fifo/ctri_reg[3]}]
set_property LOC SLICE_X134Y477 [get_cells {readout/rob/fifo/ctri_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[4]_i_1}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[4]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[4]_i_1}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[4]_i_1}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[4]}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[4]}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[4]}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[4]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[5]}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[5]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[5]}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[5]}]
set_property BEL CFF [get_cells {readout/rob/fifo/ctri_reg[6]}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[6]}]
set_property BEL CFF [get_cells {readout/rob/fifo/ctri_reg[6]}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[6]}]
set_property BEL DFF [get_cells {readout/rob/fifo/ctri_reg[7]}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[7]}]
set_property BEL DFF [get_cells {readout/rob/fifo/ctri_reg[7]}]
set_property LOC SLICE_X134Y478 [get_cells {readout/rob/fifo/ctri_reg[7]}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[8]_i_1}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[8]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/ctri_reg[8]_i_1}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[8]_i_1}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[8]}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[8]}]
set_property BEL AFF [get_cells {readout/rob/fifo/ctri_reg[8]}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[8]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[9]}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[9]}]
set_property BEL BFF [get_cells {readout/rob/fifo/ctri_reg[9]}]
set_property LOC SLICE_X134Y479 [get_cells {readout/rob/fifo/ctri_reg[9]}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_10}]
set_property LOC SLICE_X119Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_10}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_10}]
set_property LOC SLICE_X119Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_10}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_11}]
set_property LOC SLICE_X119Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_11}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_11}]
set_property LOC SLICE_X119Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_11}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_12}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_12}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_12}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_12}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_13}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_13}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_13}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_13}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_14}]
set_property LOC SLICE_X128Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_14}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_14}]
set_property LOC SLICE_X128Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_14}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_15}]
set_property LOC SLICE_X128Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_15}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_15}]
set_property LOC SLICE_X128Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_15}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_16}]
set_property LOC SLICE_X122Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_16}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_16}]
set_property LOC SLICE_X122Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_16}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_17}]
set_property LOC SLICE_X122Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_17}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_17}]
set_property LOC SLICE_X122Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_17}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_18}]
set_property LOC SLICE_X120Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_18}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_18}]
set_property LOC SLICE_X120Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_18}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_19}]
set_property LOC SLICE_X120Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_19}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_19}]
set_property LOC SLICE_X120Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_19}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_1}]
set_property LOC SLICE_X124Y470 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_1}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_1}]
set_property LOC SLICE_X124Y470 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_20}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_20}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_20}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_20}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_21}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_21}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_21}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_21}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_22}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_22}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_22}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_22}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_23}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_23}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_23}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_23}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_24}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_24}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_24}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_24}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_25}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_25}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_25}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_25}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_26}]
set_property LOC SLICE_X121Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_26}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_26}]
set_property LOC SLICE_X121Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_26}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_27}]
set_property LOC SLICE_X121Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_27}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_27}]
set_property LOC SLICE_X121Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_27}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_28}]
set_property LOC SLICE_X118Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_28}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_28}]
set_property LOC SLICE_X118Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_28}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_29}]
set_property LOC SLICE_X118Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_29}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_29}]
set_property LOC SLICE_X118Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_29}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_2}]
set_property LOC SLICE_X128Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_2}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_2}]
set_property LOC SLICE_X128Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_2}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_30}]
set_property LOC SLICE_X118Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_30}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_30}]
set_property LOC SLICE_X118Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_30}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_31}]
set_property LOC SLICE_X118Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_31}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_31}]
set_property LOC SLICE_X118Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_31}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_32}]
set_property LOC SLICE_X121Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_32}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_32}]
set_property LOC SLICE_X121Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_32}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_33}]
set_property LOC SLICE_X121Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_33}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_33}]
set_property LOC SLICE_X121Y461 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_33}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_34}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_34}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_34}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_34}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_35}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_35}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_35}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_35}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_36}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_36}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_36}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_36}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_37}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_37}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_37}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_37}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_38}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_38}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_38}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_38}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_39}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_39}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_39}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_39}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_3}]
set_property LOC SLICE_X128Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_3}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_3}]
set_property LOC SLICE_X128Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_3}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_40}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_40}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_40}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_40}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_41}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_41}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_41}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_41}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_42}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_42}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_42}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_42}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_43}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_43}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_43}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_43}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_44}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_44}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_44}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_44}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_45}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_45}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_45}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_45}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_46}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_46}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_46}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_46}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_47}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_47}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_47}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_47}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_48}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_48}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_48}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_48}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_49}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_49}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_49}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_49}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_4}]
set_property LOC SLICE_X121Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_4}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_4}]
set_property LOC SLICE_X121Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_4}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_50}]
set_property LOC SLICE_X121Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_50}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_50}]
set_property LOC SLICE_X121Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_50}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_51}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_51}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_51}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_51}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_52}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_52}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_52}]
set_property LOC SLICE_X124Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_52}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_53}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_53}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_53}]
set_property LOC SLICE_X126Y467 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_53}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_54}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_54}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_54}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_54}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_55}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_55}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_55}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_55}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_56}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_56}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_56}]
set_property LOC SLICE_X128Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_56}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_57}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_57}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_57}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_57}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_58}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_58}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_58}]
set_property LOC SLICE_X127Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_58}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_59}]
set_property LOC SLICE_X121Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_59}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_59}]
set_property LOC SLICE_X121Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_59}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_5}]
set_property LOC SLICE_X121Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_5}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_5}]
set_property LOC SLICE_X121Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_5}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_60}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_60}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_60}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_60}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_61}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_61}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_61}]
set_property LOC SLICE_X127Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_61}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_62}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_62}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_62}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_62}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_63}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_63}]
set_property BEL C5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_63}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_63}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_64}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_64}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_64}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_64}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_65}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_65}]
set_property BEL D5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_65}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_65}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_66}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_66}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_66}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_66}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_67}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_67}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_67}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_67}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_68}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_68}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_68}]
set_property LOC SLICE_X123Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_68}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_69}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_69}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_69}]
set_property LOC SLICE_X124Y462 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_69}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_6}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_6}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_6}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_6}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_70}]
set_property LOC SLICE_X111Y471 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_70}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_70}]
set_property LOC SLICE_X111Y471 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_70}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_71}]
set_property LOC SLICE_X126Y466 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_71}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_71}]
set_property LOC SLICE_X126Y466 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_71}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_72}]
set_property LOC SLICE_X126Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_72}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_72}]
set_property LOC SLICE_X126Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_72}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_73}]
set_property LOC SLICE_X126Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_73}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_73}]
set_property LOC SLICE_X126Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_73}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_74}]
set_property LOC SLICE_X126Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_74}]
set_property BEL CARRY4 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_74}]
set_property LOC SLICE_X126Y463 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_74}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_7}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_7}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_7}]
set_property LOC SLICE_X127Y465 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_7}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_8}]
set_property LOC SLICE_X120Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_8}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_8}]
set_property LOC SLICE_X120Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_8}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_9}]
set_property LOC SLICE_X120Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_9}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_9}]
set_property LOC SLICE_X120Y464 [get_cells {readout/rob/fifo/fifo_gen[0].fifo_i_9}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[0].fifo}]
set_property LOC RAMB36_X7Y92 [get_cells {readout/rob/fifo/fifo_gen[0].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[0].fifo}]
set_property LOC RAMB36_X7Y92 [get_cells {readout/rob/fifo/fifo_gen[0].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[10].fifo_i_1}]
set_property LOC SLICE_X75Y468 [get_cells {readout/rob/fifo/fifo_gen[10].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[10].fifo_i_1}]
set_property LOC SLICE_X75Y468 [get_cells {readout/rob/fifo/fifo_gen[10].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[10].fifo}]
set_property LOC RAMB36_X5Y94 [get_cells {readout/rob/fifo/fifo_gen[10].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[10].fifo}]
set_property LOC RAMB36_X5Y94 [get_cells {readout/rob/fifo/fifo_gen[10].fifo}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[11].fifo_i_1}]
set_property LOC SLICE_X72Y471 [get_cells {readout/rob/fifo/fifo_gen[11].fifo_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[11].fifo_i_1}]
set_property LOC SLICE_X72Y471 [get_cells {readout/rob/fifo/fifo_gen[11].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[11].fifo}]
set_property LOC RAMB36_X4Y95 [get_cells {readout/rob/fifo/fifo_gen[11].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[11].fifo}]
set_property LOC RAMB36_X4Y95 [get_cells {readout/rob/fifo/fifo_gen[11].fifo}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[12].fifo_i_1}]
set_property LOC SLICE_X60Y476 [get_cells {readout/rob/fifo/fifo_gen[12].fifo_i_1}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[12].fifo_i_1}]
set_property LOC SLICE_X60Y476 [get_cells {readout/rob/fifo/fifo_gen[12].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[12].fifo}]
set_property LOC RAMB36_X4Y94 [get_cells {readout/rob/fifo/fifo_gen[12].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[12].fifo}]
set_property LOC RAMB36_X4Y94 [get_cells {readout/rob/fifo/fifo_gen[12].fifo}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[13].fifo_i_1}]
set_property LOC SLICE_X60Y476 [get_cells {readout/rob/fifo/fifo_gen[13].fifo_i_1}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[13].fifo_i_1}]
set_property LOC SLICE_X60Y476 [get_cells {readout/rob/fifo/fifo_gen[13].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[13].fifo}]
set_property LOC RAMB36_X4Y98 [get_cells {readout/rob/fifo/fifo_gen[13].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[13].fifo}]
set_property LOC RAMB36_X4Y98 [get_cells {readout/rob/fifo/fifo_gen[13].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[14].fifo_i_1}]
set_property LOC SLICE_X61Y492 [get_cells {readout/rob/fifo/fifo_gen[14].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[14].fifo_i_1}]
set_property LOC SLICE_X61Y492 [get_cells {readout/rob/fifo/fifo_gen[14].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[14].fifo}]
set_property LOC RAMB36_X5Y98 [get_cells {readout/rob/fifo/fifo_gen[14].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[14].fifo}]
set_property LOC RAMB36_X5Y98 [get_cells {readout/rob/fifo/fifo_gen[14].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[15].fifo_i_1}]
set_property LOC SLICE_X77Y492 [get_cells {readout/rob/fifo/fifo_gen[15].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[15].fifo_i_1}]
set_property LOC SLICE_X77Y492 [get_cells {readout/rob/fifo/fifo_gen[15].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[15].fifo}]
set_property LOC RAMB36_X6Y98 [get_cells {readout/rob/fifo/fifo_gen[15].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[15].fifo}]
set_property LOC RAMB36_X6Y98 [get_cells {readout/rob/fifo/fifo_gen[15].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[16].fifo_i_1}]
set_property LOC SLICE_X98Y487 [get_cells {readout/rob/fifo/fifo_gen[16].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[16].fifo_i_1}]
set_property LOC SLICE_X98Y487 [get_cells {readout/rob/fifo/fifo_gen[16].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[16].fifo}]
set_property LOC RAMB36_X6Y97 [get_cells {readout/rob/fifo/fifo_gen[16].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[16].fifo}]
set_property LOC RAMB36_X6Y97 [get_cells {readout/rob/fifo/fifo_gen[16].fifo}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[17].fifo_i_1}]
set_property LOC SLICE_X76Y487 [get_cells {readout/rob/fifo/fifo_gen[17].fifo_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[17].fifo_i_1}]
set_property LOC SLICE_X76Y487 [get_cells {readout/rob/fifo/fifo_gen[17].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[17].fifo}]
set_property LOC RAMB36_X4Y97 [get_cells {readout/rob/fifo/fifo_gen[17].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[17].fifo}]
set_property LOC RAMB36_X4Y97 [get_cells {readout/rob/fifo/fifo_gen[17].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[18].fifo_i_1}]
set_property LOC SLICE_X60Y484 [get_cells {readout/rob/fifo/fifo_gen[18].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[18].fifo_i_1}]
set_property LOC SLICE_X60Y484 [get_cells {readout/rob/fifo/fifo_gen[18].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[18].fifo}]
set_property LOC RAMB36_X4Y96 [get_cells {readout/rob/fifo/fifo_gen[18].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[18].fifo}]
set_property LOC RAMB36_X4Y96 [get_cells {readout/rob/fifo/fifo_gen[18].fifo}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[19].fifo_i_1}]
set_property LOC SLICE_X75Y483 [get_cells {readout/rob/fifo/fifo_gen[19].fifo_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[19].fifo_i_1}]
set_property LOC SLICE_X75Y483 [get_cells {readout/rob/fifo/fifo_gen[19].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[19].fifo}]
set_property LOC RAMB36_X6Y96 [get_cells {readout/rob/fifo/fifo_gen[19].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[19].fifo}]
set_property LOC RAMB36_X6Y96 [get_cells {readout/rob/fifo/fifo_gen[19].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[1].fifo_i_1}]
set_property LOC SLICE_X108Y461 [get_cells {readout/rob/fifo/fifo_gen[1].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[1].fifo_i_1}]
set_property LOC SLICE_X108Y461 [get_cells {readout/rob/fifo/fifo_gen[1].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[1].fifo}]
set_property LOC RAMB36_X7Y89 [get_cells {readout/rob/fifo/fifo_gen[1].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[1].fifo}]
set_property LOC RAMB36_X7Y89 [get_cells {readout/rob/fifo/fifo_gen[1].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[20].fifo_i_1}]
set_property LOC SLICE_X95Y482 [get_cells {readout/rob/fifo/fifo_gen[20].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[20].fifo_i_1}]
set_property LOC SLICE_X95Y482 [get_cells {readout/rob/fifo/fifo_gen[20].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[20].fifo}]
set_property LOC RAMB36_X5Y97 [get_cells {readout/rob/fifo/fifo_gen[20].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[20].fifo}]
set_property LOC RAMB36_X5Y97 [get_cells {readout/rob/fifo/fifo_gen[20].fifo}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[21].fifo_i_1}]
set_property LOC SLICE_X76Y485 [get_cells {readout/rob/fifo/fifo_gen[21].fifo_i_1}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[21].fifo_i_1}]
set_property LOC SLICE_X76Y485 [get_cells {readout/rob/fifo/fifo_gen[21].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[21].fifo}]
set_property LOC RAMB36_X5Y96 [get_cells {readout/rob/fifo/fifo_gen[21].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[21].fifo}]
set_property LOC RAMB36_X5Y96 [get_cells {readout/rob/fifo/fifo_gen[21].fifo}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[22].fifo_i_1}]
set_property LOC SLICE_X76Y482 [get_cells {readout/rob/fifo/fifo_gen[22].fifo_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[22].fifo_i_1}]
set_property LOC SLICE_X76Y482 [get_cells {readout/rob/fifo/fifo_gen[22].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[22].fifo}]
set_property LOC RAMB36_X5Y95 [get_cells {readout/rob/fifo/fifo_gen[22].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[22].fifo}]
set_property LOC RAMB36_X5Y95 [get_cells {readout/rob/fifo/fifo_gen[22].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[23].fifo_i_1}]
set_property LOC SLICE_X80Y477 [get_cells {readout/rob/fifo/fifo_gen[23].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[23].fifo_i_1}]
set_property LOC SLICE_X80Y477 [get_cells {readout/rob/fifo/fifo_gen[23].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[23].fifo}]
set_property LOC RAMB36_X6Y95 [get_cells {readout/rob/fifo/fifo_gen[23].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[23].fifo}]
set_property LOC RAMB36_X6Y95 [get_cells {readout/rob/fifo/fifo_gen[23].fifo}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[24].fifo_i_1}]
set_property LOC SLICE_X112Y477 [get_cells {readout/rob/fifo/fifo_gen[24].fifo_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[24].fifo_i_1}]
set_property LOC SLICE_X112Y477 [get_cells {readout/rob/fifo/fifo_gen[24].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[24].fifo}]
set_property LOC RAMB36_X7Y95 [get_cells {readout/rob/fifo/fifo_gen[24].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[24].fifo}]
set_property LOC RAMB36_X7Y95 [get_cells {readout/rob/fifo/fifo_gen[24].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[25].fifo_i_1}]
set_property LOC SLICE_X114Y477 [get_cells {readout/rob/fifo/fifo_gen[25].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[25].fifo_i_1}]
set_property LOC SLICE_X114Y477 [get_cells {readout/rob/fifo/fifo_gen[25].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[25].fifo}]
set_property LOC RAMB36_X7Y96 [get_cells {readout/rob/fifo/fifo_gen[25].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[25].fifo}]
set_property LOC RAMB36_X7Y96 [get_cells {readout/rob/fifo/fifo_gen[25].fifo}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[26].fifo_i_1}]
set_property LOC SLICE_X114Y485 [get_cells {readout/rob/fifo/fifo_gen[26].fifo_i_1}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[26].fifo_i_1}]
set_property LOC SLICE_X114Y485 [get_cells {readout/rob/fifo/fifo_gen[26].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[26].fifo}]
set_property LOC RAMB36_X7Y97 [get_cells {readout/rob/fifo/fifo_gen[26].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[26].fifo}]
set_property LOC RAMB36_X7Y97 [get_cells {readout/rob/fifo/fifo_gen[26].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[27].fifo_i_1}]
set_property LOC SLICE_X114Y488 [get_cells {readout/rob/fifo/fifo_gen[27].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[27].fifo_i_1}]
set_property LOC SLICE_X114Y488 [get_cells {readout/rob/fifo/fifo_gen[27].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[27].fifo}]
set_property LOC RAMB36_X7Y98 [get_cells {readout/rob/fifo/fifo_gen[27].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[27].fifo}]
set_property LOC RAMB36_X7Y98 [get_cells {readout/rob/fifo/fifo_gen[27].fifo}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[28].fifo_i_1}]
set_property LOC SLICE_X107Y493 [get_cells {readout/rob/fifo/fifo_gen[28].fifo_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[28].fifo_i_1}]
set_property LOC SLICE_X107Y493 [get_cells {readout/rob/fifo/fifo_gen[28].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[28].fifo}]
set_property LOC RAMB36_X6Y99 [get_cells {readout/rob/fifo/fifo_gen[28].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[28].fifo}]
set_property LOC RAMB36_X6Y99 [get_cells {readout/rob/fifo/fifo_gen[28].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[29].fifo_i_1}]
set_property LOC SLICE_X93Y493 [get_cells {readout/rob/fifo/fifo_gen[29].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[29].fifo_i_1}]
set_property LOC SLICE_X93Y493 [get_cells {readout/rob/fifo/fifo_gen[29].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[29].fifo}]
set_property LOC RAMB36_X5Y99 [get_cells {readout/rob/fifo/fifo_gen[29].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[29].fifo}]
set_property LOC RAMB36_X5Y99 [get_cells {readout/rob/fifo/fifo_gen[29].fifo}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[2].fifo_i_1}]
set_property LOC SLICE_X98Y461 [get_cells {readout/rob/fifo/fifo_gen[2].fifo_i_1}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[2].fifo_i_1}]
set_property LOC SLICE_X98Y461 [get_cells {readout/rob/fifo/fifo_gen[2].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[2].fifo}]
set_property LOC RAMB36_X6Y89 [get_cells {readout/rob/fifo/fifo_gen[2].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[2].fifo}]
set_property LOC RAMB36_X6Y89 [get_cells {readout/rob/fifo/fifo_gen[2].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[30].fifo_i_1}]
set_property LOC SLICE_X97Y484 [get_cells {readout/rob/fifo/fifo_gen[30].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[30].fifo_i_1}]
set_property LOC SLICE_X97Y484 [get_cells {readout/rob/fifo/fifo_gen[30].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[30].fifo}]
set_property LOC RAMB36_X7Y94 [get_cells {readout/rob/fifo/fifo_gen[30].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[30].fifo}]
set_property LOC RAMB36_X7Y94 [get_cells {readout/rob/fifo/fifo_gen[30].fifo}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_1}]
set_property LOC SLICE_X132Y477 [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_1}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_1}]
set_property LOC SLICE_X132Y477 [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_2}]
set_property LOC SLICE_X93Y470 [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_2}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_2}]
set_property LOC SLICE_X93Y470 [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_2}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_3}]
set_property LOC SLICE_X121Y472 [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_3}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_3}]
set_property LOC SLICE_X121Y472 [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_3}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_4}]
set_property LOC SLICE_X133Y481 [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_4}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_4}]
set_property LOC SLICE_X133Y481 [get_cells {readout/rob/fifo/fifo_gen[31].fifo_i_4}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[31].fifo}]
set_property LOC RAMB36_X8Y94 [get_cells {readout/rob/fifo/fifo_gen[31].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[31].fifo}]
set_property LOC RAMB36_X8Y94 [get_cells {readout/rob/fifo/fifo_gen[31].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[3].fifo_i_1}]
set_property LOC SLICE_X108Y463 [get_cells {readout/rob/fifo/fifo_gen[3].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[3].fifo_i_1}]
set_property LOC SLICE_X108Y463 [get_cells {readout/rob/fifo/fifo_gen[3].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[3].fifo}]
set_property LOC RAMB36_X7Y93 [get_cells {readout/rob/fifo/fifo_gen[3].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[3].fifo}]
set_property LOC RAMB36_X7Y93 [get_cells {readout/rob/fifo/fifo_gen[3].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[4].fifo_i_1}]
set_property LOC SLICE_X112Y467 [get_cells {readout/rob/fifo/fifo_gen[4].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[4].fifo_i_1}]
set_property LOC SLICE_X112Y467 [get_cells {readout/rob/fifo/fifo_gen[4].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[4].fifo}]
set_property LOC RAMB36_X6Y94 [get_cells {readout/rob/fifo/fifo_gen[4].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[4].fifo}]
set_property LOC RAMB36_X6Y94 [get_cells {readout/rob/fifo/fifo_gen[4].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[5].fifo_i_1}]
set_property LOC SLICE_X67Y467 [get_cells {readout/rob/fifo/fifo_gen[5].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[5].fifo_i_1}]
set_property LOC SLICE_X67Y467 [get_cells {readout/rob/fifo/fifo_gen[5].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[5].fifo}]
set_property LOC RAMB36_X4Y93 [get_cells {readout/rob/fifo/fifo_gen[5].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[5].fifo}]
set_property LOC RAMB36_X4Y93 [get_cells {readout/rob/fifo/fifo_gen[5].fifo}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[6].fifo_i_1}]
set_property LOC SLICE_X60Y466 [get_cells {readout/rob/fifo/fifo_gen[6].fifo_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/fifo_gen[6].fifo_i_1}]
set_property LOC SLICE_X60Y466 [get_cells {readout/rob/fifo/fifo_gen[6].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[6].fifo}]
set_property LOC RAMB36_X5Y89 [get_cells {readout/rob/fifo/fifo_gen[6].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[6].fifo}]
set_property LOC RAMB36_X5Y89 [get_cells {readout/rob/fifo/fifo_gen[6].fifo}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[7].fifo_i_1}]
set_property LOC SLICE_X76Y462 [get_cells {readout/rob/fifo/fifo_gen[7].fifo_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/fifo_gen[7].fifo_i_1}]
set_property LOC SLICE_X76Y462 [get_cells {readout/rob/fifo/fifo_gen[7].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[7].fifo}]
set_property LOC RAMB36_X5Y92 [get_cells {readout/rob/fifo/fifo_gen[7].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[7].fifo}]
set_property LOC RAMB36_X5Y92 [get_cells {readout/rob/fifo/fifo_gen[7].fifo}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[8].fifo_i_1}]
set_property LOC SLICE_X98Y465 [get_cells {readout/rob/fifo/fifo_gen[8].fifo_i_1}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/fifo_gen[8].fifo_i_1}]
set_property LOC SLICE_X98Y465 [get_cells {readout/rob/fifo/fifo_gen[8].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[8].fifo}]
set_property LOC RAMB36_X6Y93 [get_cells {readout/rob/fifo/fifo_gen[8].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[8].fifo}]
set_property LOC RAMB36_X6Y93 [get_cells {readout/rob/fifo/fifo_gen[8].fifo}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[9].fifo_i_1}]
set_property LOC SLICE_X91Y467 [get_cells {readout/rob/fifo/fifo_gen[9].fifo_i_1}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/fifo_gen[9].fifo_i_1}]
set_property LOC SLICE_X91Y467 [get_cells {readout/rob/fifo/fifo_gen[9].fifo_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[9].fifo}]
set_property LOC RAMB36_X5Y93 [get_cells {readout/rob/fifo/fifo_gen[9].fifo}]
set_property BEL FIFO36E1 [get_cells {readout/rob/fifo/fifo_gen[9].fifo}]
set_property LOC RAMB36_X5Y93 [get_cells {readout/rob/fifo/fifo_gen[9].fifo}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[0]_i_167}]
set_property LOC SLICE_X130Y472 [get_cells {readout/rob/fifo/rmw_input[0]_i_167}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[0]_i_167}]
set_property LOC SLICE_X130Y472 [get_cells {readout/rob/fifo/rmw_input[0]_i_167}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[0]_i_81}]
set_property LOC SLICE_X135Y477 [get_cells {readout/rob/fifo/rmw_input[0]_i_81}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[0]_i_81}]
set_property LOC SLICE_X135Y477 [get_cells {readout/rob/fifo/rmw_input[0]_i_81}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[10]_i_80}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/fifo/rmw_input[10]_i_80}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[10]_i_80}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/fifo/rmw_input[10]_i_80}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[11]_i_42}]
set_property LOC SLICE_X136Y478 [get_cells {readout/rob/fifo/rmw_input[11]_i_42}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[11]_i_42}]
set_property LOC SLICE_X136Y478 [get_cells {readout/rob/fifo/rmw_input[11]_i_42}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[11]_i_79}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/rmw_input[11]_i_79}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[11]_i_79}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/rmw_input[11]_i_79}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[12]_i_72}]
set_property LOC SLICE_X141Y476 [get_cells {readout/rob/fifo/rmw_input[12]_i_72}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[12]_i_72}]
set_property LOC SLICE_X141Y476 [get_cells {readout/rob/fifo/rmw_input[12]_i_72}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[13]_i_75}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/fifo/rmw_input[13]_i_75}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[13]_i_75}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/fifo/rmw_input[13]_i_75}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[14]_i_72}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/fifo/rmw_input[14]_i_72}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[14]_i_72}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/fifo/rmw_input[14]_i_72}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[15]_i_73}]
set_property LOC SLICE_X141Y477 [get_cells {readout/rob/fifo/rmw_input[15]_i_73}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[15]_i_73}]
set_property LOC SLICE_X141Y477 [get_cells {readout/rob/fifo/rmw_input[15]_i_73}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[16]_i_74}]
set_property LOC SLICE_X135Y477 [get_cells {readout/rob/fifo/rmw_input[16]_i_74}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[16]_i_74}]
set_property LOC SLICE_X135Y477 [get_cells {readout/rob/fifo/rmw_input[16]_i_74}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[17]_i_80}]
set_property LOC SLICE_X134Y476 [get_cells {readout/rob/fifo/rmw_input[17]_i_80}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[17]_i_80}]
set_property LOC SLICE_X134Y476 [get_cells {readout/rob/fifo/rmw_input[17]_i_80}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[18]_i_76}]
set_property LOC SLICE_X138Y474 [get_cells {readout/rob/fifo/rmw_input[18]_i_76}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[18]_i_76}]
set_property LOC SLICE_X138Y474 [get_cells {readout/rob/fifo/rmw_input[18]_i_76}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[19]_i_75}]
set_property LOC SLICE_X140Y476 [get_cells {readout/rob/fifo/rmw_input[19]_i_75}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[19]_i_75}]
set_property LOC SLICE_X140Y476 [get_cells {readout/rob/fifo/rmw_input[19]_i_75}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[1]_i_167}]
set_property LOC SLICE_X136Y472 [get_cells {readout/rob/fifo/rmw_input[1]_i_167}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[1]_i_167}]
set_property LOC SLICE_X136Y472 [get_cells {readout/rob/fifo/rmw_input[1]_i_167}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[1]_i_81}]
set_property LOC SLICE_X137Y480 [get_cells {readout/rob/fifo/rmw_input[1]_i_81}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[1]_i_81}]
set_property LOC SLICE_X137Y480 [get_cells {readout/rob/fifo/rmw_input[1]_i_81}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[20]_i_72}]
set_property LOC SLICE_X138Y473 [get_cells {readout/rob/fifo/rmw_input[20]_i_72}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[20]_i_72}]
set_property LOC SLICE_X138Y473 [get_cells {readout/rob/fifo/rmw_input[20]_i_72}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[21]_i_72}]
set_property LOC SLICE_X140Y476 [get_cells {readout/rob/fifo/rmw_input[21]_i_72}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[21]_i_72}]
set_property LOC SLICE_X140Y476 [get_cells {readout/rob/fifo/rmw_input[21]_i_72}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[22]_i_75}]
set_property LOC SLICE_X141Y472 [get_cells {readout/rob/fifo/rmw_input[22]_i_75}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[22]_i_75}]
set_property LOC SLICE_X141Y472 [get_cells {readout/rob/fifo/rmw_input[22]_i_75}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[23]_i_74}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/fifo/rmw_input[23]_i_74}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[23]_i_74}]
set_property LOC SLICE_X136Y473 [get_cells {readout/rob/fifo/rmw_input[23]_i_74}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[24]_i_93}]
set_property LOC SLICE_X134Y476 [get_cells {readout/rob/fifo/rmw_input[24]_i_93}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[24]_i_93}]
set_property LOC SLICE_X134Y476 [get_cells {readout/rob/fifo/rmw_input[24]_i_93}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[25]_i_104}]
set_property LOC SLICE_X134Y475 [get_cells {readout/rob/fifo/rmw_input[25]_i_104}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[25]_i_104}]
set_property LOC SLICE_X134Y475 [get_cells {readout/rob/fifo/rmw_input[25]_i_104}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[26]_i_115}]
set_property LOC SLICE_X132Y476 [get_cells {readout/rob/fifo/rmw_input[26]_i_115}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[26]_i_115}]
set_property LOC SLICE_X132Y476 [get_cells {readout/rob/fifo/rmw_input[26]_i_115}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[27]_i_118}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/rmw_input[27]_i_118}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[27]_i_118}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/rmw_input[27]_i_118}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[28]_i_112}]
set_property LOC SLICE_X138Y471 [get_cells {readout/rob/fifo/rmw_input[28]_i_112}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[28]_i_112}]
set_property LOC SLICE_X138Y471 [get_cells {readout/rob/fifo/rmw_input[28]_i_112}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[29]_i_121}]
set_property LOC SLICE_X135Y480 [get_cells {readout/rob/fifo/rmw_input[29]_i_121}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[29]_i_121}]
set_property LOC SLICE_X135Y480 [get_cells {readout/rob/fifo/rmw_input[29]_i_121}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[2]_i_156}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/fifo/rmw_input[2]_i_156}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[2]_i_156}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/fifo/rmw_input[2]_i_156}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[2]_i_79}]
set_property LOC SLICE_X135Y478 [get_cells {readout/rob/fifo/rmw_input[2]_i_79}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[2]_i_79}]
set_property LOC SLICE_X135Y478 [get_cells {readout/rob/fifo/rmw_input[2]_i_79}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[30]_i_136}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/rmw_input[30]_i_136}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[30]_i_136}]
set_property LOC SLICE_X133Y477 [get_cells {readout/rob/fifo/rmw_input[30]_i_136}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[31]_i_173}]
set_property LOC SLICE_X135Y474 [get_cells {readout/rob/fifo/rmw_input[31]_i_173}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[31]_i_173}]
set_property LOC SLICE_X135Y474 [get_cells {readout/rob/fifo/rmw_input[31]_i_173}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[3]_i_153}]
set_property LOC SLICE_X140Y474 [get_cells {readout/rob/fifo/rmw_input[3]_i_153}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rmw_input[3]_i_153}]
set_property LOC SLICE_X140Y474 [get_cells {readout/rob/fifo/rmw_input[3]_i_153}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[3]_i_77}]
set_property LOC SLICE_X140Y481 [get_cells {readout/rob/fifo/rmw_input[3]_i_77}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[3]_i_77}]
set_property LOC SLICE_X140Y481 [get_cells {readout/rob/fifo/rmw_input[3]_i_77}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[4]_i_143}]
set_property LOC SLICE_X136Y478 [get_cells {readout/rob/fifo/rmw_input[4]_i_143}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[4]_i_143}]
set_property LOC SLICE_X136Y478 [get_cells {readout/rob/fifo/rmw_input[4]_i_143}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[4]_i_200}]
set_property LOC SLICE_X138Y473 [get_cells {readout/rob/fifo/rmw_input[4]_i_200}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[4]_i_200}]
set_property LOC SLICE_X138Y473 [get_cells {readout/rob/fifo/rmw_input[4]_i_200}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[4]_i_40}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/fifo/rmw_input[4]_i_40}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[4]_i_40}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/fifo/rmw_input[4]_i_40}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[5]_i_41}]
set_property LOC SLICE_X135Y478 [get_cells {readout/rob/fifo/rmw_input[5]_i_41}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[5]_i_41}]
set_property LOC SLICE_X135Y478 [get_cells {readout/rob/fifo/rmw_input[5]_i_41}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[5]_i_76}]
set_property LOC SLICE_X130Y474 [get_cells {readout/rob/fifo/rmw_input[5]_i_76}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[5]_i_76}]
set_property LOC SLICE_X130Y474 [get_cells {readout/rob/fifo/rmw_input[5]_i_76}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[6]_i_148}]
set_property LOC SLICE_X138Y471 [get_cells {readout/rob/fifo/rmw_input[6]_i_148}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rmw_input[6]_i_148}]
set_property LOC SLICE_X138Y471 [get_cells {readout/rob/fifo/rmw_input[6]_i_148}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[6]_i_73}]
set_property LOC SLICE_X138Y474 [get_cells {readout/rob/fifo/rmw_input[6]_i_73}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[6]_i_73}]
set_property LOC SLICE_X138Y474 [get_cells {readout/rob/fifo/rmw_input[6]_i_73}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[7]_i_148}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/fifo/rmw_input[7]_i_148}]
set_property BEL C6LUT [get_cells {readout/rob/fifo/rmw_input[7]_i_148}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/fifo/rmw_input[7]_i_148}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[7]_i_73}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/fifo/rmw_input[7]_i_73}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[7]_i_73}]
set_property LOC SLICE_X135Y475 [get_cells {readout/rob/fifo/rmw_input[7]_i_73}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[8]_i_73}]
set_property LOC SLICE_X140Y476 [get_cells {readout/rob/fifo/rmw_input[8]_i_73}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[8]_i_73}]
set_property LOC SLICE_X140Y476 [get_cells {readout/rob/fifo/rmw_input[8]_i_73}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[9]_i_76}]
set_property LOC SLICE_X135Y477 [get_cells {readout/rob/fifo/rmw_input[9]_i_76}]
set_property BEL D6LUT [get_cells {readout/rob/fifo/rmw_input[9]_i_76}]
set_property LOC SLICE_X135Y477 [get_cells {readout/rob/fifo/rmw_input[9]_i_76}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[0]_i_43}]
set_property LOC SLICE_X135Y477 [get_cells {readout/rob/fifo/rmw_input_reg[0]_i_43}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[0]_i_43}]
set_property LOC SLICE_X135Y477 [get_cells {readout/rob/fifo/rmw_input_reg[0]_i_43}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[1]_i_43}]
set_property LOC SLICE_X137Y480 [get_cells {readout/rob/fifo/rmw_input_reg[1]_i_43}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[1]_i_43}]
set_property LOC SLICE_X137Y480 [get_cells {readout/rob/fifo/rmw_input_reg[1]_i_43}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[2]_i_43}]
set_property LOC SLICE_X135Y478 [get_cells {readout/rob/fifo/rmw_input_reg[2]_i_43}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[2]_i_43}]
set_property LOC SLICE_X135Y478 [get_cells {readout/rob/fifo/rmw_input_reg[2]_i_43}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[3]_i_41}]
set_property LOC SLICE_X140Y481 [get_cells {readout/rob/fifo/rmw_input_reg[3]_i_41}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[3]_i_41}]
set_property LOC SLICE_X140Y481 [get_cells {readout/rob/fifo/rmw_input_reg[3]_i_41}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[4]_i_19}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/fifo/rmw_input_reg[4]_i_19}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[4]_i_19}]
set_property LOC SLICE_X141Y478 [get_cells {readout/rob/fifo/rmw_input_reg[4]_i_19}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[4]_i_71}]
set_property LOC SLICE_X136Y478 [get_cells {readout/rob/fifo/rmw_input_reg[4]_i_71}]
set_property BEL F7AMUX [get_cells {readout/rob/fifo/rmw_input_reg[4]_i_71}]
set_property LOC SLICE_X136Y478 [get_cells {readout/rob/fifo/rmw_input_reg[4]_i_71}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rst_ctr[0]_i_1__13}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr[0]_i_1__13}]
set_property BEL B6LUT [get_cells {readout/rob/fifo/rst_ctr[0]_i_1__13}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr[0]_i_1__13}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rst_ctr[1]_i_1__13}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr[1]_i_1__13}]
set_property BEL A6LUT [get_cells {readout/rob/fifo/rst_ctr[1]_i_1__13}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr[1]_i_1__13}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/rst_ctr[2]_i_1__13}]
set_property LOC SLICE_X111Y471 [get_cells {readout/rob/fifo/rst_ctr[2]_i_1__13}]
set_property BEL A5LUT [get_cells {readout/rob/fifo/rst_ctr[2]_i_1__13}]
set_property LOC SLICE_X111Y471 [get_cells {readout/rob/fifo/rst_ctr[2]_i_1__13}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/rst_ctr[3]_i_1__0}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr[3]_i_1__0}]
set_property BEL B5LUT [get_cells {readout/rob/fifo/rst_ctr[3]_i_1__0}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr[3]_i_1__0}]
set_property BEL BFF [get_cells {readout/rob/fifo/rst_ctr_reg[0]}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr_reg[0]}]
set_property BEL BFF [get_cells {readout/rob/fifo/rst_ctr_reg[0]}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/fifo/rst_ctr_reg[1]}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr_reg[1]}]
set_property BEL AFF [get_cells {readout/rob/fifo/rst_ctr_reg[1]}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr_reg[1]}]
set_property BEL CFF [get_cells {readout/rob/fifo/rst_ctr_reg[2]}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr_reg[2]}]
set_property BEL CFF [get_cells {readout/rob/fifo/rst_ctr_reg[2]}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr_reg[2]}]
set_property BEL B5FF [get_cells {readout/rob/fifo/rst_ctr_reg[3]}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr_reg[3]}]
set_property BEL B5FF [get_cells {readout/rob/fifo/rst_ctr_reg[3]}]
set_property LOC SLICE_X93Y471 [get_cells {readout/rob/fifo/rst_ctr_reg[3]}]
set_property BEL C5LUT [get_cells {readout/rob/hist_state[11]_i_1}]
set_property LOC SLICE_X185Y475 [get_cells {readout/rob/hist_state[11]_i_1}]
set_property BEL C5LUT [get_cells {readout/rob/hist_state[11]_i_1}]
set_property LOC SLICE_X185Y475 [get_cells {readout/rob/hist_state[11]_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/input_evnErr_cntr[0]_i_1}]
set_property LOC SLICE_X185Y476 [get_cells {readout/rob/input_evnErr_cntr[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/rob/input_evnErr_cntr[0]_i_1}]
set_property LOC SLICE_X185Y476 [get_cells {readout/rob/input_evnErr_cntr[0]_i_1}]
set_property BEL A5LUT [get_cells {readout/rob/input_evn[0]_i_1}]
set_property LOC SLICE_X176Y476 [get_cells {readout/rob/input_evn[0]_i_1}]
set_property BEL A5LUT [get_cells {readout/rob/input_evn[0]_i_1}]
set_property LOC SLICE_X176Y476 [get_cells {readout/rob/input_evn[0]_i_1}]
set_property BEL A5LUT [get_cells {readout/rob/input_evn[0]_i_4}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_4}]
set_property BEL A5LUT [get_cells {readout/rob/input_evn[0]_i_4}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_4}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[0]_i_5}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_5}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[0]_i_5}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_5}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[0]_i_6}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_6}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[0]_i_6}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_6}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[0]_i_7}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_7}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[0]_i_7}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_7}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[0]_i_8}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_8}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[0]_i_8}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn[0]_i_8}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[12]_i_2}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn[12]_i_2}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[12]_i_2}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn[12]_i_2}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[12]_i_3}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn[12]_i_3}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[12]_i_3}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn[12]_i_3}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[12]_i_4}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn[12]_i_4}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[12]_i_4}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn[12]_i_4}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[12]_i_5}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn[12]_i_5}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[12]_i_5}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn[12]_i_5}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[16]_i_2}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn[16]_i_2}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[16]_i_2}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn[16]_i_2}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[16]_i_3}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn[16]_i_3}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[16]_i_3}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn[16]_i_3}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[16]_i_4}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn[16]_i_4}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[16]_i_4}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn[16]_i_4}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[16]_i_5}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn[16]_i_5}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[16]_i_5}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn[16]_i_5}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[20]_i_2}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn[20]_i_2}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[20]_i_2}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn[20]_i_2}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[20]_i_3}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn[20]_i_3}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[20]_i_3}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn[20]_i_3}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[20]_i_4}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn[20]_i_4}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[20]_i_4}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn[20]_i_4}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[20]_i_5}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn[20]_i_5}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[20]_i_5}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn[20]_i_5}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[4]_i_2}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn[4]_i_2}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[4]_i_2}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn[4]_i_2}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[4]_i_3}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn[4]_i_3}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[4]_i_3}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn[4]_i_3}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[4]_i_4}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn[4]_i_4}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[4]_i_4}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn[4]_i_4}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[4]_i_5}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn[4]_i_5}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[4]_i_5}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn[4]_i_5}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[8]_i_2}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn[8]_i_2}]
set_property BEL D6LUT [get_cells {readout/rob/input_evn[8]_i_2}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn[8]_i_2}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[8]_i_3}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn[8]_i_3}]
set_property BEL C6LUT [get_cells {readout/rob/input_evn[8]_i_3}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn[8]_i_3}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[8]_i_4}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn[8]_i_4}]
set_property BEL B6LUT [get_cells {readout/rob/input_evn[8]_i_4}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn[8]_i_4}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[8]_i_5}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn[8]_i_5}]
set_property BEL A6LUT [get_cells {readout/rob/input_evn[8]_i_5}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn[8]_i_5}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[0]_i_2}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn_reg[0]_i_2}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[0]_i_2}]
set_property LOC SLICE_X158Y473 [get_cells {readout/rob/input_evn_reg[0]_i_2}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[12]_i_1}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn_reg[12]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[12]_i_1}]
set_property LOC SLICE_X158Y476 [get_cells {readout/rob/input_evn_reg[12]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[16]_i_1}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn_reg[16]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[16]_i_1}]
set_property LOC SLICE_X158Y477 [get_cells {readout/rob/input_evn_reg[16]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[20]_i_1}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn_reg[20]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[20]_i_1}]
set_property LOC SLICE_X158Y478 [get_cells {readout/rob/input_evn_reg[20]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[4]_i_1}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn_reg[4]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[4]_i_1}]
set_property LOC SLICE_X158Y474 [get_cells {readout/rob/input_evn_reg[4]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[8]_i_1}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn_reg[8]_i_1}]
set_property BEL CARRY4 [get_cells {readout/rob/input_evn_reg[8]_i_1}]
set_property LOC SLICE_X158Y475 [get_cells {readout/rob/input_evn_reg[8]_i_1}]
set_property BEL C6LUT [get_cells {readout/rob/input_header_cntr[0]_i_1}]
set_property LOC SLICE_X186Y474 [get_cells {readout/rob/input_header_cntr[0]_i_1}]
set_property BEL C6LUT [get_cells {readout/rob/input_header_cntr[0]_i_1}]
set_property LOC SLICE_X186Y474 [get_cells {readout/rob/input_header_cntr[0]_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/input_trailer_cntr[0]_i_1}]
set_property LOC SLICE_X186Y474 [get_cells {readout/rob/input_trailer_cntr[0]_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/input_trailer_cntr[0]_i_1}]
set_property LOC SLICE_X186Y474 [get_cells {readout/rob/input_trailer_cntr[0]_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/l1aid[7]_i_1}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/l1aid[7]_i_1}]
set_property BEL D6LUT [get_cells {readout/rob/l1aid[7]_i_1}]
set_property LOC SLICE_X124Y464 [get_cells {readout/rob/l1aid[7]_i_1}]
set_property BEL AFF [get_cells {readout/rob/l1aid_reg[0]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[0]}]
set_property BEL AFF [get_cells {readout/rob/l1aid_reg[0]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[0]}]
set_property BEL BFF [get_cells {readout/rob/l1aid_reg[1]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[1]}]
set_property BEL BFF [get_cells {readout/rob/l1aid_reg[1]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[1]}]
set_property BEL CFF [get_cells {readout/rob/l1aid_reg[2]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[2]}]
set_property BEL CFF [get_cells {readout/rob/l1aid_reg[2]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[2]}]
set_property BEL DFF [get_cells {readout/rob/l1aid_reg[3]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[3]}]
set_property BEL DFF [get_cells {readout/rob/l1aid_reg[3]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[3]}]
set_property BEL A5FF [get_cells {readout/rob/l1aid_reg[4]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[4]}]
set_property BEL A5FF [get_cells {readout/rob/l1aid_reg[4]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[4]}]
set_property BEL B5FF [get_cells {readout/rob/l1aid_reg[5]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[5]}]
set_property BEL B5FF [get_cells {readout/rob/l1aid_reg[5]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[5]}]
set_property BEL C5FF [get_cells {readout/rob/l1aid_reg[6]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[6]}]
set_property BEL C5FF [get_cells {readout/rob/l1aid_reg[6]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[6]}]
set_property BEL D5FF [get_cells {readout/rob/l1aid_reg[7]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[7]}]
set_property BEL D5FF [get_cells {readout/rob/l1aid_reg[7]}]
set_property LOC SLICE_X125Y462 [get_cells {readout/rob/l1aid_reg[7]}]
set_property BEL C6LUT [get_cells {readout/rob/rmw_input[1]_i_80}]
set_property LOC SLICE_X137Y480 [get_cells {readout/rob/rmw_input[1]_i_80}]
set_property BEL C6LUT [get_cells {readout/rob/rmw_input[1]_i_80}]
set_property LOC SLICE_X137Y480 [get_cells {readout/rob/rmw_input[1]_i_80}]
set_property BEL A5LUT [get_cells {readout/rob/short_event_cntr[0]_i_1}]
set_property LOC SLICE_X185Y476 [get_cells {readout/rob/short_event_cntr[0]_i_1}]
set_property BEL A5LUT [get_cells {readout/rob/short_event_cntr[0]_i_1}]
set_property LOC SLICE_X185Y476 [get_cells {readout/rob/short_event_cntr[0]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][13]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/cap_chain[0][0]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][20]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][28]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[token]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][2]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[15]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[0]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_6}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rst_ctr[3]_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_25}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_32}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_10}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_18}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[20]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[5]}]
set_property BEL AFF [get_cells readout/readout_ctrl/dr_warn_reg]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][22]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][15]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[init]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/cap_bus_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][14]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][29]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][7]}]
set_property BEL A6LUT [get_cells readout/readout_ctrl/dr_warn0]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[14]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/next_evt[0]_i_3}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[4]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[20]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_17}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_31}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_24}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rst_ctr[2]_i_1__12}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][21]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][12]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][2]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/cap_chain[0][2]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][4]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][22]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][15]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][17]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][31]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][24]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][start]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[16]_i_1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_2}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_12}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_34}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_8}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/rst_ctr_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_27}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[22]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[7]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[10]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][7]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][30]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/cap_chain[0][1]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][16]}]
set_property BEL DFF [get_cells readout/readout_ctrl/daq_ro_d_reg]
set_property BEL D5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][9]}]
set_property BEL AFF [get_cells readout/readout_ctrl/err_reg]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[16]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[0]_i_2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_11}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_19}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_26}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_33}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_7}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rst_ctr_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[21]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[6]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][23]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][29]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][21]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][14]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][7]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/cap_bus_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][17]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][24]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][start]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][11]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][4]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][valid]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[18]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[2]}]
set_property BEL CFF [get_cells readout/readout_ctrl/rob_last_reg]
set_property BEL B5FF [get_cells {readout/readout_ctrl/rst_ctr_reg[3]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_36}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_29}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_21}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_14}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[12]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[8]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][31]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][19]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/cap_chain[0][3]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][5]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][18]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][10]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][strobe]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[17]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[11]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[23]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_20}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_13}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_35}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_28}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_9}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rst_ctr_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][25]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][30]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][9]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][16]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][23]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][19]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][11]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/cap_bus_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][valid]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][20]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][13]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][28]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][token]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_23}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_16}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_4}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_30}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rst_ctr[1]_i_1__12}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[13]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][4]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][10]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/cap_bus_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][12]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][5]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][init]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[19]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_3}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_22}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_15}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_37}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rst_ctr[0]_i_1__12}]
set_property BEL BFF [get_cells readout/readout_ctrl/warn_reg]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[12]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][27]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][strobe]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][18]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][25]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/FSM_onehot_state[3]_i_5}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][13]}]
set_property LOC SLICE_X179Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][5]}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][0]}]
set_property LOC SLICE_X172Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][8]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][2]}]
set_property LOC SLICE_X175Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][7]}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/cap_chain[0][0]_i_1}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][20]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][6]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][28]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[token]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][2]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][8]}]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[15]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[0]}]
set_property LOC SLICE_X173Y464 [get_cells {readout/readout_ctrl/rgen[0].region_i_6}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr[3]_i_1}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_25}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_32}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_10}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_18}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[20]_i_1}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[5]}]
set_property LOC SLICE_X169Y486 [get_cells readout/readout_ctrl/dr_warn_reg]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][22]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][15]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[init]}]
set_property LOC SLICE_X179Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][4]}]
set_property LOC SLICE_X172Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][5]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][1]}]
set_property LOC SLICE_X175Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][6]}]
set_property LOC SLICE_X176Y463 [get_cells {readout/readout_ctrl/cap_bus_reg[3]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][1]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][14]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][29]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][7]}]
set_property LOC SLICE_X169Y486 [get_cells readout/readout_ctrl/dr_warn0]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[14]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt[0]_i_3}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[4]_i_1}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[20]}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_17}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_1}]
set_property LOC SLICE_X173Y464 [get_cells {readout/readout_ctrl/rgen[0].region_i_5}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_31}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_24}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr[2]_i_1__12}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][21]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][27]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][5]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][12]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][2]}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/cap_chain[0][2]_i_1}]
set_property LOC SLICE_X172Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][6]}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][1]}]
set_property LOC SLICE_X174Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][4]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][22]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][15]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][8]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][0]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][17]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][31]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][24]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][start]}]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[16]_i_1}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_2}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_12}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_34}]
set_property LOC SLICE_X171Y465 [get_cells {readout/readout_ctrl/rgen[0].region_i_8}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X172Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_27}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[22]}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[7]}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[10]}]
set_property LOC SLICE_X179Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][7]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][30]}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/cap_chain[0][1]_i_1}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][1]}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][0]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][3]}]
set_property LOC SLICE_X175Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][8]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][16]}]
set_property LOC SLICE_X153Y471 [get_cells readout/readout_ctrl/daq_ro_d_reg]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][9]}]
set_property LOC SLICE_X159Y478 [get_cells readout/readout_ctrl/err_reg]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[16]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[0]_i_2}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_11}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_19}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_26}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_33}]
set_property LOC SLICE_X171Y465 [get_cells {readout/readout_ctrl/rgen[0].region_i_7}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[21]}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[6]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][23]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][29]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][21]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][14]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][7]}]
set_property LOC SLICE_X179Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][6]}]
set_property LOC SLICE_X176Y463 [get_cells {readout/readout_ctrl/cap_bus_reg[0]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][17]}]
set_property LOC SLICE_X174Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][6]}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][3]}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][1]}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][3]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][0]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][24]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][start]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][11]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][4]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][valid]}]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[18]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[2]}]
set_property LOC SLICE_X153Y471 [get_cells readout/readout_ctrl/rob_last_reg]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr_reg[3]}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_36}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_29}]
set_property LOC SLICE_X173Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_21}]
set_property LOC SLICE_X171Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_14}]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[12]}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[8]_i_1}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][26]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][31]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][19]}]
set_property LOC SLICE_X162Y462 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][3]}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/cap_chain[0][3]_i_1}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][2]}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][0]}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][2]}]
set_property LOC SLICE_X174Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][5]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][18]}]
set_property LOC SLICE_X161Y461 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][10]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][strobe]}]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[17]}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[11]}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[8]}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[23]}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_20}]
set_property LOC SLICE_X171Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_13}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_35}]
set_property LOC SLICE_X172Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_28}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_9}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][25]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][30]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][9]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][16]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][23]}]
set_property LOC SLICE_X179Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][8]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][19]}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][3]}]
set_property LOC SLICE_X172Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][4]}]
set_property LOC SLICE_X175Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][5]}]
set_property LOC SLICE_X174Y473 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][8]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][11]}]
set_property LOC SLICE_X176Y463 [get_cells {readout/readout_ctrl/cap_bus_reg[2]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][26]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][valid]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][4]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][20]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][13]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][6]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][28]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][token]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[1]}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[4]}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_23}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_16}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_4}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_30}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr[1]_i_1__12}]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[13]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][0]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][1]}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][2]}]
set_property LOC SLICE_X172Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][7]}]
set_property LOC SLICE_X175Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][4]}]
set_property LOC SLICE_X174Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][7]}]
set_property LOC SLICE_X165Y462 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][10]}]
set_property LOC SLICE_X176Y463 [get_cells {readout/readout_ctrl/cap_bus_reg[1]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][3]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][12]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][5]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][init]}]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[19]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[3]}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_3}]
set_property LOC SLICE_X173Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_22}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_15}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_37}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr[0]_i_1__12}]
set_property LOC SLICE_X159Y478 [get_cells readout/readout_ctrl/warn_reg]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[12]_i_1}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[9]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][27]}]
set_property LOC SLICE_X162Y462 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][strobe]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][18]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][25]}]
set_property LOC SLICE_X143Y478 [get_cells {readout/readout_ctrl/FSM_onehot_state[3]_i_5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[3]_i_4__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[7]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[8]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][24]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][5]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[8]_i_1}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_7}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/cap_chain[0][0]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][2]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_18}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_185}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[35]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[0]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[6]_i_1__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__13}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[1]_i_1__1}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][5]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[15]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__16}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[4]_i_4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[3]_i_3__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[6]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[2]_i_3__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[7]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][25]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[8]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_6}]
set_property BEL DFF [get_cells {readout/readout_ctrl/cap_bus_reg[3]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][29]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_17}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_50}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[36]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[6]_i_2__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state[0]_i_1__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[2]_i_1__1}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][5]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[16]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc[0]_i_3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__17}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[4]_i_5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[7]_i_2__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[0]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][7]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[1]_i_1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_9}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/cap_chain[0][2]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][31]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[10]_i_194}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][5]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_95}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/cap_state_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[37]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[7]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_98}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state[3]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][6]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[17]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[0]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__18}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[8]_i_2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[3]_i_5__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[8]_i_3__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][8]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[0]_i_1}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_8}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/cap_chain[0][1]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][30]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_19}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][10]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[11]_i_148}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[2]_i_168}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[38]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[8]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_98}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][6]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[18]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[0]_i_2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__19}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[8]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_25__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[5]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[8]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][30]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][20]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[6]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/cap_bus_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][26]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_14}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][29]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[14]_i_145}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[31]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[10]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[2]_i_1__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[1]_i_87}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_9}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][3]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[11]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__12}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_reg_i_4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[2]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_21__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[4]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[7]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][31]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][21]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[5]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_13}]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][25]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_13}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[15]_i_146}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[32]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[11]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[5]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[1]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/ro_tok_out_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][3]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[12]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__13}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[0]_i_1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[3]_i_2__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[2]_i_2__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[6]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][22]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[7]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/cap_bus_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][28]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_16}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][30]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[16]_i_157}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[33]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[3]_i_1__1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__5}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[2]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/ro_tok_out_reg}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_10}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][4]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[13]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__14}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[4]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[2]_i_1__5}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[5]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/warn_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][23]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][4]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[7]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/cap_bus_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][27]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_15}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][7]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][31]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[17]_i_94}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[34]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_5}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[4]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__13}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[0]_i_1__1}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][4]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[14]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[4]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__15}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[4]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[6]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[3]_i_4__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr[0][3]_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[6]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][31]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[7]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][13]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][8]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_25}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][14]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[16]_i_216}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/sel[2]_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[7]_i_155}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_4}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[43]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state[3]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[12]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus[1]_i_1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][9]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[13]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__23}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[5]_i_1__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[3]_i_3__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr[0][3]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[6]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][12]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][7]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_24}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[17]_i_164}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/sel[3]_i_1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[8]_i_155}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__10}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[44]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state[5]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[13]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus[2]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][9]_i_3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[14]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__24}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_10__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[7]_i_2__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr[0][3]_i_4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][15]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][start]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_27}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][19]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[18]_i_146}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/sel[3]_i_2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[9]_i_78}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_6}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[45]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state[6]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[14]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus[3]_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][9]_i_4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[15]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__25}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[7]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[3]_i_5__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr[0][3]_i_5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[7]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[8]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][14]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][9]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_26}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][16]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[19]_i_147}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[46]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[10]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[15]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][start]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[16]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__26}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[7]_i_4__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[2]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][28]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][9]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[3]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][0]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_21}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][11]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[12]_i_149}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][7]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[3]_i_165}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[39]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/fifo_empty_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[9]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[1]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][7]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[19]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[10]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[8]_i_4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[7]_i_3__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[1]_i_1__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][29]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[2]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/cap_chain[0][3]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][3]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_20}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][12]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[13]_i_152}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[4]_i_151}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[40]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/fifo_full_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rtok_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][7]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[11]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__20}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[8]_i_5}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[8]_i_2__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[4]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[3]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[5]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][11]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_23}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][13]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[14]_i_150}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][9]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[5]_i_155}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__11}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[41]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][8]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[12]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__21}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[9]_i_3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[7]_i_5__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[3]_i_1__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/cap_bus[3]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][30]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[4]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][10]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][5]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_22}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][18]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[15]_i_151}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/sel[1]_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[6]_i_155}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_3}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[42]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state[0]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[0]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus[0]_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][8]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[12]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__22}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[0]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[7]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_5__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[1]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr_reg[0][8]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[5]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[3]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][20]}]
set_property BEL AFF [get_cells readout/readout_ctrl/dr_warn_reg]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_32}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][22]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[24]_i_164}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[2]_i_1__0}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[50]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[5]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[1]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][11]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[11]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__30}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[7]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_4__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[4]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[2]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][1]}]
set_property BEL A6LUT [get_cells readout/readout_ctrl/dr_warn0]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_31}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][23]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[25]_i_182}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_96}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[6]_i_2__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[51]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[0]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[0]_i_183}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[20]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][12]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[12]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[20]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__31}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[8]_i_1__2}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_7__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][12]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[7]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[8]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[4]_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][22]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_34}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][24]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[26]_i_191}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[18]_i_46}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[3]_i_1__0}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[52]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[1]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[0]_i_97}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[22]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][13]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[13]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[20]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__32}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[8]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_6__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][13]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[6]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr[1][3]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[4]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][21]}]
set_property BEL AFF [get_cells readout/readout_ctrl/err_reg]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_33}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][25]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[27]_i_194}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[19]_i_45}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[4]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[53]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[2]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[7]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_148}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[23]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][14]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[14]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[21]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__33}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_12__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[7]_i_4__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][10]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[1]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[2]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[8]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][17]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][valid]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_29}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][17]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[20]_i_188}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[47]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[10]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[11]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[16]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][strobe]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[8]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[16]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__27}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[5]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[3]_i_1__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_11__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[7]_i_3__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr_reg[0][3]_i_1}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[0]_i_1__0}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][7]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][16]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][strobe]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_28}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[21]_i_190}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[48]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[11]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[0]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[17]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_l1a_d_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus_reg[2]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[token]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[17]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__28}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[6]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[6]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_2__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[8]_i_2__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr_reg[0][7]_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[3]_i_1__0}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[1]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][19]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][token]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_30}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][20]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[22]_i_190}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__11}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[0]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[49]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[1]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[18]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_l1a_reg_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[18]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__29}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[5]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_13__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[7]_i_5__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][11]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[2]_i_1__0}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[8]_i_3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/FSM_onehot_state[3]_i_5}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][18]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][init]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][21]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[23]_i_194}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__11}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[1]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[2]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[19]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][10]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[10]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[19]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[8]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[5]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][18]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[7]_i_1__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_4__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr_reg[1][3]_i_1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[2]_i_2}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[8]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][28]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[0]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_6}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[31]_i_365}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[27]_i_68}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[8]_i_3__0}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[59]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[12]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[12]_i_76}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[3]_i_1__1}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_11__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[29]_i_2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][19]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[25]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__38}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[4]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[2]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][19]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[7]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_2__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr_reg[1][7]_i_1}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[2]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[8]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][5]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][27]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/next_evt[0]_i_3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][30]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[3]_i_160}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[5]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[13]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[13]_i_146}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[4]_i_1__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_12__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[2]_i_1}]
set_property BEL FIFO36E1 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/ctrs_fifo}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__39}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[7]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[7]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][1]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[8]_i_1__0}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_6__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[0]_i_1__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][11]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][2]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_8}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[10]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][31]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[4]_i_204}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[60]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[14]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[13]_i_79}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[7]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_1__0}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[3]_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/ctrs_fifo_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][20]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[27]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[6]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[4]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][20]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_5__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[2]_i_3}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr_reg[1][8]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[5]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][29]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[0]_i_2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_7}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[5]_i_206}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[61]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[14]_i_144}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[5]_i_1__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_3__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[4]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][21]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[28]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__40}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[1]_i_1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_9__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][14]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_11__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr[1][3]_i_3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[0]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[5]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][3]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][24]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_36}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][26]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[28]_i_248}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_96}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[7]_i_1__0}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[54]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[9]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_149}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[0]_i_1__1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[24]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][15]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[15]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[22]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__34}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[0]_i_1}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_8__2}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[3]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][15]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_10__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr[1][3]_i_4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/full_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[5]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][23]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_35}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][27]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[29]_i_265}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[24]_i_55}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[5]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[55]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[9]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_l1a_d_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_83}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[1]_i_1__1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_10__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[25]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][16]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[23]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__35}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[3]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][16]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_13__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr[1][3]_i_5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[1]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[7]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][26]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_4}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][28]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[2]_i_163}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[25]_i_57}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[6]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[56]}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out[29]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_l1a_reg_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[11]_i_155}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[2]_i_1__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[28]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][17]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[24]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__36}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[2]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][17]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_12__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][10]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[0]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[6]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][25]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_37}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][29]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[30]_i_294}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[26]_i_58}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[8]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[57]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[12]_i_143}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[6]_i_2__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[29]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][18]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[24]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__37}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[1]_i_1__2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][25]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[5]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr[2][3]_i_4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_17}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[4]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[7]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][5]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rst_ctr[3]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[15]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][8]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[5]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[7]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[66]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[17]_i_93}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_8__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[12]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][11]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][26]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[4]_i_3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[31]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__45}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[8]_i_3__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][26]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[4]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][16]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr[2][3]_i_5}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[3]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][4]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[14]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rst_ctr[2]_i_1__12}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][9]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[3]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[8]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[67]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[20]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[1]_i_186}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_2__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_9__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[13]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][11]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][27]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[4]_i_4}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__46}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[3]_i_1__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][27]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[7]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[4]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][17]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][10]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_22}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[5]_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/warn_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][7]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/rst_ctr_reg[1]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[16]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[4]_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[22]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[1]_i_97}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_3__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/bank_sel[0]_i_1__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[14]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][12]_i_2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[0]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][28]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[4]_i_5}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[4]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__47}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[5]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[2]_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][28]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[6]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr_reg[2][3]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][18]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[5]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][6]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rst_ctr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[16]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][10]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[6]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_7}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[23]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[2]_i_167}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_4__0}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[4]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/bank_sel[1]_i_1__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][12]_i_4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[1]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][29]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[8]_i_2}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[4]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__48}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][21]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[1]_i_1}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_8__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][31]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[12]}]
set_property BEL CFF [get_cells readout/readout_ctrl/rob_last_reg]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[6]_i_204}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[10]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[3]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[62]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_10}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[16]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[14]_i_76}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[6]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_4__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[5]_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][0]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][22]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[8]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[28]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__41}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[8]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[6]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][22]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[0]_i_1}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_7__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[2]_i_4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][12]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[7]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][0]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][30]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[11]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_9}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[7]_i_204}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[5]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[63]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_11}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[17]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[15]_i_145}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__0}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[8]_i_2__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_5__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[6]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][0]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][23]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[29]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__42}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[2]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[8]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][23]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[3]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][13]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr[2][3]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[2]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[5]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][4]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rst_ctr[1]_i_1__12}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[13]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[8]_i_211}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[10]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[64]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_12}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[18]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[15]_i_77}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[8]_i_3__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_6__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[7]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][10]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][24]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[0]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__43}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[8]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][24]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[2]_i_1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_9__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][14]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr[2][3]_i_3}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_13}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[1]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][2]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[12]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rst_ctr[0]_i_1__12}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][7]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[9]_i_198}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[2]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[65]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[19]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[16]_i_155}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_7__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][10]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][25]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[4]_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[30]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__44}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[1]_i_1__2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[7]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[4]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[8]_i_3__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][12]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][22]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[token]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][2]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[20]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][15]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][10]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[13]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/bank_sel_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[7]_i_154}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__0}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture[1]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][14]_i_2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[4]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[0]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[8]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__8}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[0]_i_1__2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[6]_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[8]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][13]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][23]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr[3][3]_i_2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[init]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[20]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][16]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][11]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[14]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/bank_sel_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[8]_i_153}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture[2]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[20]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][14]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[9]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__9}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[2]_i_2__2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[8]_i_2__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[2]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][14]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][24]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr[3][3]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[22]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][17]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][12]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[15]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cap_state_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_41}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[0]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture[3]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[22]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][15]_i_2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/readme_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/s_l1a_d_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[2]_i_1__2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[8]_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[1]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][25]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr[3][3]_i_4}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[2]}]
set_property BEL DFF [get_cells readout/readout_ctrl/daq_ro_d_reg]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[21]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][18]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][17]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[16]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture[0]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_79}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__12}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[23]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][15]_i_3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][7]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/readme_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_d_in_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[8]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[4]_i_2__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][29]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[6]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr_reg[2][7]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][19]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[2]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[7]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][start]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/rst_ctr_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[18]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][11]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[6]_i_2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[0]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[8]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_8}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[24]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[3]_i_164}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_5__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/bank_sel_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[16]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][12]_i_5}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[2]_i_1__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[8]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[5]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__49}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[7]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[4]_i_1__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[8]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][11]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_26}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[6]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][8]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[17]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rst_ctr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][12]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[7]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[9]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[10]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_9}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[25]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[4]_i_150}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_6__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[6]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/bank_sel_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[17]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][12]_i_6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[3]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][30]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[8]_i_4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[6]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__5}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[0]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[5]_i_2__2}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][30]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[8]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr_reg[2][8]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][20]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[2]_i_3__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[8]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][valid]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][13]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/del_en_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[8]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[11]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/bank_sel[0]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[28]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[5]_i_154}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cap_state_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[18]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][13]_i_2}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[4]_i_2__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][31]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[8]_i_5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[7]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/full_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[5]_i_1__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][31]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][21]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[2]_i_2__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[8]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][strobe]}]
set_property BEL BFF [get_cells readout/readout_ctrl/warn_reg]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[19]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][14]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[9]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[12]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__1}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/bank_sel[1]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[29]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[6]_i_154}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[8]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture[0]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[19]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][13]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[9]_i_3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[8]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__7}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[2]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[5]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[2]_i_1__0}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[6]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][11]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[7]_i_2}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[0]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][15]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][22]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][16]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[20]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_i_3__0}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[60]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[1]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][19]_i_3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_14}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][valid]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[8]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr[2]_i_1__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_11}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_13__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[1]_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[1]_i_1__0}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[1]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[5]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][20]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][30]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr_reg[3][8]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[3]_i_5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][14]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[4]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][23]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][19]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[21]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[2]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/ro_tok_out_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/we_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[2]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][19]_i_4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_15}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[init]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_12}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_17__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[4]_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[2]_i_3__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[8]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][21]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][31]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[7]_i_4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[2]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][17]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][24]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_3__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[22]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[3]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/ro_tok_out_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_i_2__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[4]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][1]_i_2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_16}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[token]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/fifo_empty_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_13}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[3]_i_1__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[6]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[2]_i_2__0}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[7]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][12]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][22]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[7]_i_3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[1]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][16]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[6]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][25]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][20]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[23]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[0]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_i_3__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[5]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][1]_i_3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_17}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/fifo_full_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_14}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[0]_i_1__5}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[1]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[8]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[4]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][16]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr[3][3]_i_5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[3]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][11]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/next_evt_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][19]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][13]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[17]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_8}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture[1]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[6]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_80}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[24]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][16]_i_3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rmw_input[0]_i_174}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[2]_i_3__2}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][8]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[3]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][17]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][27]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][10]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][10]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[23]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][14]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[18]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_9}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture[2]_i_1}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[56]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[25]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][17]_i_3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_11}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][9]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[5]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rmw_input[1]_i_174}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[8]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][9]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[0]_i_1__0}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[5]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][18]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][28]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr_reg[3][3]_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[3]_i_4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][8]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][13]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[4]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][20]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][18]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[19]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_reg}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture[3]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_we_out_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[57]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[28]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][17]_i_4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_12}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][start]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr[0]_i_1__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[2]_i_4__2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/full_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[4]_i_2__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][19]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][29]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr_reg[3][7]_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[3]_i_3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][12]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/next_evt_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][21]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][15]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_10}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_i_2__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_we_out_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[59]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[0]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[29]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][18]_i_2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_13}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][strobe]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr[1]_i_1__5}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_10}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[2]_i_3__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[8]_i_3__2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[1]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[4]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][17]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][8]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_10}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][22]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_10}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][25]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[11]_i_154}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[28]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[2]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_2__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][23]_i_2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_22}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_tmt[token]_i_2}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[4]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__0}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_8}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[2]_i_2__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[8]_i_2__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/rst_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][18]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][9]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][28]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[7]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][6]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][21]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][30]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[11]_i_85}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__10}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[29]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rtok_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[10]_i_1__1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_3__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[0]_i_176}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][2]_i_3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_6}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_tmt_reg[token]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[5]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__1}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_9}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_1__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[3]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][29]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][19]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_12}]
set_property BEL CFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][24]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_12}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][31]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[12]_i_144}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[1]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rtok_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[5]_i_1__1}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_4__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[0]_i_87}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][31]_i_3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_7}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[5]_i_2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__10}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_17__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[2]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][1]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[3]_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_11}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][8]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][23]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rgen[0].region_i_11}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][28]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[13]_i_147}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[30]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[2]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[10]_i_2__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__12}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__6}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_5__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[1]_i_176}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][31]_i_4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_8}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[10]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__11}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_reg_i_2}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_21__2}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[5]_i_2__2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/warn_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[2]_i_4__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[6]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][13]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][23]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[8]_i_2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[4]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][19]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/next_evt_reg[8]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][21]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_182}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_5__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[24]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[1]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[1]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][1]_i_4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_18}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ro_d_i_1}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[0]_i_1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_i_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_1__6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[5]_i_1__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[8]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[0]_i_1__3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[5]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[8]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][14]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][24]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[7]_i_5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[3]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][18]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/next_evt_reg[8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][22]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_50}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[25]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[2]_i_1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[2]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[31]_i_27}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[0]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[7]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][20]_i_2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_19}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_in[token]_i_1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[1]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_i_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[2]_i_1__7}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[7]_i_1__2}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_13__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][15]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][25]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[6]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][20]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][28]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][23]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_95}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[26]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[1]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_we_out_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][21]_i_2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_20}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_in_reg[token]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[2]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_6}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_25__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[6]_i_1__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state_reg[0]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][16]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][7]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][26]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[5]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/next_evt_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][29]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][24]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[10]_i_147}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[27]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__13}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[2]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_we_out_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][22]_i_2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_21}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_tmt[token]_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[3]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_7}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[3]_i_4__2}]
set_property LOC SLICE_X170Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[7]}]
set_property LOC SLICE_X168Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state_reg[0]}]
set_property LOC SLICE_X171Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[8]_i_2__0}]
set_property LOC SLICE_X166Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X166Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X169Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[8]_i_1}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_7}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/cap_chain[0][0]_i_1}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][2]}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_18}]
set_property LOC SLICE_X160Y476 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][8]}]
set_property LOC SLICE_X166Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X174Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_185}]
set_property LOC SLICE_X169Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__2}]
set_property LOC SLICE_X174Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X149Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[35]}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[0]}]
set_property LOC SLICE_X147Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[3]}]
set_property LOC SLICE_X168Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[6]_i_1__1}]
set_property LOC SLICE_X161Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property LOC SLICE_X165Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__13}]
set_property LOC SLICE_X176Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[1]_i_1__1}]
set_property LOC SLICE_X152Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_3}]
set_property LOC SLICE_X154Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][5]_i_2}]
set_property LOC SLICE_X147Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[15]}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[5]}]
set_property LOC SLICE_X156Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__16}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[4]_i_4}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[3]_i_3__2}]
set_property LOC SLICE_X169Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[6]}]
set_property LOC SLICE_X168Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[2]_i_3__1}]
set_property LOC SLICE_X170Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[7]_i_1__0}]
set_property LOC SLICE_X161Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X168Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X169Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[8]}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_6}]
set_property LOC SLICE_X176Y463 [get_cells {readout/readout_ctrl/cap_bus_reg[3]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][29]}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_17}]
set_property LOC SLICE_X156Y469 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][9]}]
set_property LOC SLICE_X174Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X165Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_50}]
set_property LOC SLICE_X162Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property LOC SLICE_X174Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X151Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[36]}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[1]}]
set_property LOC SLICE_X152Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[4]}]
set_property LOC SLICE_X168Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[6]_i_2__0}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state[0]_i_1__0}]
set_property LOC SLICE_X176Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[2]_i_1__1}]
set_property LOC SLICE_X153Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_5}]
set_property LOC SLICE_X154Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][5]_i_3}]
set_property LOC SLICE_X160Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[16]}]
set_property LOC SLICE_X154Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc[0]_i_3}]
set_property LOC SLICE_X150Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__17}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[4]_i_5}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[7]_i_2__2}]
set_property LOC SLICE_X162Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[0]_i_1__2}]
set_property LOC SLICE_X169Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state_reg[2]}]
set_property LOC SLICE_X168Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[0]}]
set_property LOC SLICE_X166Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X165Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X169Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[1]_i_1}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_9}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/cap_chain[0][2]_i_1}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][31]}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_2}]
set_property LOC SLICE_X154Y464 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X158Y468 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[10]_i_194}]
set_property LOC SLICE_X174Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X168Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_95}]
set_property LOC SLICE_X167Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property LOC SLICE_X177Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/cap_state_i_1}]
set_property LOC SLICE_X149Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[37]}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[2]}]
set_property LOC SLICE_X137Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[5]}]
set_property LOC SLICE_X168Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[7]_i_1__1}]
set_property LOC SLICE_X159Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_98}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state[3]_i_1__0}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X152Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[1]}]
set_property LOC SLICE_X153Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][6]_i_2}]
set_property LOC SLICE_X160Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[17]}]
set_property LOC SLICE_X154Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[0]}]
set_property LOC SLICE_X152Y459 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__18}]
set_property LOC SLICE_X150Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[8]_i_2}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[3]_i_5__2}]
set_property LOC SLICE_X170Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[8]}]
set_property LOC SLICE_X168Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state_reg[1]}]
set_property LOC SLICE_X169Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[8]_i_3__0}]
set_property LOC SLICE_X166Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X165Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X169Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[0]_i_1}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_8}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/cap_chain[0][1]_i_1}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][30]}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_19}]
set_property LOC SLICE_X159Y469 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X152Y469 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[11]_i_148}]
set_property LOC SLICE_X174Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X175Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[2]_i_168}]
set_property LOC SLICE_X168Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property LOC SLICE_X178Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1}]
set_property LOC SLICE_X150Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[38]}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[3]}]
set_property LOC SLICE_X152Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[6]}]
set_property LOC SLICE_X168Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[8]_i_1__1}]
set_property LOC SLICE_X165Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_98}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[0]}]
set_property LOC SLICE_X176Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X152Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][6]_i_3}]
set_property LOC SLICE_X154Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[18]}]
set_property LOC SLICE_X154Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[0]_i_2}]
set_property LOC SLICE_X150Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__19}]
set_property LOC SLICE_X150Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[8]_i_3}]
set_property LOC SLICE_X167Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[3]}]
set_property LOC SLICE_X165Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_25__0}]
set_property LOC SLICE_X170Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[5]_i_1__0}]
set_property LOC SLICE_X172Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[8]}]
set_property LOC SLICE_X166Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X166Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[6]}]
set_property LOC SLICE_X161Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_2}]
set_property LOC SLICE_X176Y463 [get_cells {readout/readout_ctrl/cap_bus_reg[0]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][26]}]
set_property LOC SLICE_X171Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_14}]
set_property LOC SLICE_X152Y462 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][4]}]
set_property LOC SLICE_X166Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X174Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[14]_i_145}]
set_property LOC SLICE_X167Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property LOC SLICE_X175Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X151Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[31]}]
set_property LOC SLICE_X178Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_2}]
set_property LOC SLICE_X153Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[10]}]
set_property LOC SLICE_X164Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[2]_i_1__1}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property LOC SLICE_X165Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[0]}]
set_property LOC SLICE_X175Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[1]_i_87}]
set_property LOC SLICE_X153Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_9}]
set_property LOC SLICE_X156Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][3]_i_2}]
set_property LOC SLICE_X149Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[11]}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[1]}]
set_property LOC SLICE_X150Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__12}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_reg_i_4}]
set_property LOC SLICE_X168Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state_reg[2]}]
set_property LOC SLICE_X167Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[2]}]
set_property LOC SLICE_X165Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_21__0}]
set_property LOC SLICE_X170Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[4]_i_1__0}]
set_property LOC SLICE_X172Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[7]}]
set_property LOC SLICE_X165Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X161Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[5]}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_13}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][25]}]
set_property LOC SLICE_X171Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_13}]
set_property LOC SLICE_X150Y463 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][5]}]
set_property LOC SLICE_X165Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X174Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[15]_i_146}]
set_property LOC SLICE_X168Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property LOC SLICE_X174Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X150Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[32]}]
set_property LOC SLICE_X167Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_3}]
set_property LOC SLICE_X137Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[11]}]
set_property LOC SLICE_X169Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[5]_i_2__0}]
set_property LOC SLICE_X163Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[1]}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/ro_tok_out_i_1__0}]
set_property LOC SLICE_X152Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]}]
set_property LOC SLICE_X155Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][3]_i_3}]
set_property LOC SLICE_X150Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[12]}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[2]}]
set_property LOC SLICE_X150Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__13}]
set_property LOC SLICE_X151Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[0]_i_1}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[3]_i_2__2}]
set_property LOC SLICE_X169Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[5]}]
set_property LOC SLICE_X168Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[2]_i_2__3}]
set_property LOC SLICE_X170Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[6]_i_1__0}]
set_property LOC SLICE_X161Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X173Y474 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[7]_i_1}]
set_property LOC SLICE_X162Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_5}]
set_property LOC SLICE_X176Y463 [get_cells {readout/readout_ctrl/cap_bus_reg[2]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][28]}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_16}]
set_property LOC SLICE_X152Y462 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][6]}]
set_property LOC SLICE_X166Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X175Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[16]_i_157}]
set_property LOC SLICE_X168Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property LOC SLICE_X174Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X150Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[33]}]
set_property LOC SLICE_X166Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_4}]
set_property LOC SLICE_X149Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[1]}]
set_property LOC SLICE_X168Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[3]_i_1__1}]
set_property LOC SLICE_X163Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property LOC SLICE_X164Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__5}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[2]}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/ro_tok_out_reg}]
set_property LOC SLICE_X152Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_10}]
set_property LOC SLICE_X154Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][4]_i_2}]
set_property LOC SLICE_X148Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[13]}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[3]}]
set_property LOC SLICE_X155Y460 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__14}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[4]_i_2}]
set_property LOC SLICE_X169Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[4]}]
set_property LOC SLICE_X169Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[2]_i_1__5}]
set_property LOC SLICE_X169Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[5]_i_2__0}]
set_property LOC SLICE_X169Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/warn_reg}]
set_property LOC SLICE_X165Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X166Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[7]}]
set_property LOC SLICE_X162Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_4}]
set_property LOC SLICE_X176Y463 [get_cells {readout/readout_ctrl/cap_bus_reg[1]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][27]}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_15}]
set_property LOC SLICE_X150Y463 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][7]}]
set_property LOC SLICE_X166Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X174Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[17]_i_94}]
set_property LOC SLICE_X162Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property LOC SLICE_X174Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X150Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[34]}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_5}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[2]}]
set_property LOC SLICE_X168Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[4]_i_2__0}]
set_property LOC SLICE_X161Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__13}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[3]}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[0]_i_1__1}]
set_property LOC SLICE_X153Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_2}]
set_property LOC SLICE_X154Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][4]_i_3}]
set_property LOC SLICE_X149Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[14]}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[4]}]
set_property LOC SLICE_X152Y459 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__15}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[4]_i_3}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[1]}]
set_property LOC SLICE_X161Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[6]_i_1__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[3]_i_4__0}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr[0][3]_i_2}]
set_property LOC SLICE_X170Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[6]}]
set_property LOC SLICE_X166Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X169Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[7]_i_1}]
set_property LOC SLICE_X163Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[5]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][13]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][8]}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_25}]
set_property LOC SLICE_X152Y470 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X156Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[16]_i_216}]
set_property LOC SLICE_X172Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/sel[2]_i_1}]
set_property LOC SLICE_X174Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[7]_i_155}]
set_property LOC SLICE_X168Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property LOC SLICE_X168Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__5}]
set_property LOC SLICE_X175Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_4}]
set_property LOC SLICE_X151Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[43]}]
set_property LOC SLICE_X158Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state[3]_i_1}]
set_property LOC SLICE_X159Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[1]}]
set_property LOC SLICE_X164Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property LOC SLICE_X152Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property LOC SLICE_X184Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[12]_i_1}]
set_property LOC SLICE_X164Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[2]}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus[1]_i_1}]
set_property LOC SLICE_X159Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][9]_i_2}]
set_property LOC SLICE_X147Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[4]}]
set_property LOC SLICE_X154Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[13]}]
set_property LOC SLICE_X159Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__23}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[1]}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[0]}]
set_property LOC SLICE_X163Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[5]_i_1__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[3]_i_3__0}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr[0][3]_i_3}]
set_property LOC SLICE_X170Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[5]}]
set_property LOC SLICE_X171Y473 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X169Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[6]_i_1}]
set_property LOC SLICE_X159Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[4]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][12]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][7]}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_24}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X153Y473 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[17]_i_164}]
set_property LOC SLICE_X176Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/sel[3]_i_1}]
set_property LOC SLICE_X174Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[8]_i_155}]
set_property LOC SLICE_X167Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__10}]
set_property LOC SLICE_X169Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property LOC SLICE_X175Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_5}]
set_property LOC SLICE_X152Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[44]}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state[5]_i_1}]
set_property LOC SLICE_X164Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[2]}]
set_property LOC SLICE_X168Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property LOC SLICE_X152Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property LOC SLICE_X186Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[13]_i_1}]
set_property LOC SLICE_X156Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[0]}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus[2]_i_1}]
set_property LOC SLICE_X156Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][9]_i_3}]
set_property LOC SLICE_X149Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[5]}]
set_property LOC SLICE_X154Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[14]}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__24}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[2]}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[3]}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_10__2}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[7]_i_2__0}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr[0][3]_i_4}]
set_property LOC SLICE_X171Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[8]}]
set_property LOC SLICE_X166Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X169Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[0]}]
set_property LOC SLICE_X163Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[7]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][15]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][start]}]
set_property LOC SLICE_X172Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_27}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X154Y476 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[18]_i_146}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/sel[3]_i_2}]
set_property LOC SLICE_X174Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[9]_i_78}]
set_property LOC SLICE_X167Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property LOC SLICE_X169Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property LOC SLICE_X175Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_6}]
set_property LOC SLICE_X144Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[45]}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state[6]_i_1}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[0]}]
set_property LOC SLICE_X168Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property LOC SLICE_X152Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property LOC SLICE_X186Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[14]_i_1}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[1]}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus[3]_i_1}]
set_property LOC SLICE_X156Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][9]_i_4}]
set_property LOC SLICE_X152Y460 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[6]}]
set_property LOC SLICE_X154Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[15]}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__25}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[3]}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[2]}]
set_property LOC SLICE_X161Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[7]_i_1__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[3]_i_5__0}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr[0][3]_i_5}]
set_property LOC SLICE_X170Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[7]}]
set_property LOC SLICE_X166Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X164Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[8]_i_1}]
set_property LOC SLICE_X163Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[6]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][14]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][9]}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/rgen[0].region_i_26}]
set_property LOC SLICE_X157Y472 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X156Y471 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[19]_i_147}]
set_property LOC SLICE_X169Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property LOC SLICE_X168Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__4}]
set_property LOC SLICE_X176Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X152Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[46]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[0]}]
set_property LOC SLICE_X157Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[10]}]
set_property LOC SLICE_X168Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property LOC SLICE_X186Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[15]_i_1}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[3]}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus_reg[0]}]
set_property LOC SLICE_X158Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][start]_i_1}]
set_property LOC SLICE_X154Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[7]}]
set_property LOC SLICE_X154Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[16]}]
set_property LOC SLICE_X150Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__26}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[4]}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[7]_i_4__2}]
set_property LOC SLICE_X163Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[2]_i_1__2}]
set_property LOC SLICE_X168Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[2]}]
set_property LOC SLICE_X166Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X159Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X169Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[3]_i_1}]
set_property LOC SLICE_X163Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[1]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][0]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][4]}]
set_property LOC SLICE_X173Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_21}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X153Y470 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[12]_i_149}]
set_property LOC SLICE_X174Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X174Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[3]_i_165}]
set_property LOC SLICE_X167Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X149Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[39]}]
set_property LOC SLICE_X175Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/fifo_empty_i_1}]
set_property LOC SLICE_X137Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[7]}]
set_property LOC SLICE_X167Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[9]_i_2__0}]
set_property LOC SLICE_X169Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[1]}]
set_property LOC SLICE_X176Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X154Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][7]_i_2}]
set_property LOC SLICE_X157Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[19]}]
set_property LOC SLICE_X154Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[10]}]
set_property LOC SLICE_X146Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__2}]
set_property LOC SLICE_X150Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[8]_i_4}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[7]_i_3__2}]
set_property LOC SLICE_X163Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[1]_i_1__2}]
set_property LOC SLICE_X168Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[1]}]
set_property LOC SLICE_X166Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X162Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[2]_i_1}]
set_property LOC SLICE_X159Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[0]}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/cap_chain[0][3]_i_1}]
set_property LOC SLICE_X162Y462 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][3]}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_20}]
set_property LOC SLICE_X152Y470 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X156Y470 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[13]_i_152}]
set_property LOC SLICE_X166Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X173Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[4]_i_151}]
set_property LOC SLICE_X167Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property LOC SLICE_X169Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__0}]
set_property LOC SLICE_X176Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_1}]
set_property LOC SLICE_X150Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[40]}]
set_property LOC SLICE_X173Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/fifo_full_i_1}]
set_property LOC SLICE_X152Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[8]}]
set_property LOC SLICE_X164Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property LOC SLICE_X169Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[3]}]
set_property LOC SLICE_X168Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rtok_reg}]
set_property LOC SLICE_X154Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][7]_i_3}]
set_property LOC SLICE_X153Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[1]}]
set_property LOC SLICE_X154Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[11]}]
set_property LOC SLICE_X156Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__20}]
set_property LOC SLICE_X150Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[8]_i_5}]
set_property LOC SLICE_X170Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[8]_i_2__2}]
set_property LOC SLICE_X161Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[4]_i_1__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[3]_i_2__0}]
set_property LOC SLICE_X170Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[4]}]
set_property LOC SLICE_X166Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X169Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[5]_i_1}]
set_property LOC SLICE_X161Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[3]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][11]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][6]}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_23}]
set_property LOC SLICE_X157Y472 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X152Y470 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[14]_i_150}]
set_property LOC SLICE_X166Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X175Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[5]_i_155}]
set_property LOC SLICE_X168Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property LOC SLICE_X168Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__11}]
set_property LOC SLICE_X175Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_2}]
set_property LOC SLICE_X144Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[41]}]
set_property LOC SLICE_X137Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[9]}]
set_property LOC SLICE_X168Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property LOC SLICE_X163Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property LOC SLICE_X169Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[4]}]
set_property LOC SLICE_X162Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[0]}]
set_property LOC SLICE_X158Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][8]_i_2}]
set_property LOC SLICE_X153Y460 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[2]}]
set_property LOC SLICE_X154Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[12]}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__21}]
set_property LOC SLICE_X150Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec[9]_i_3}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr[7]_i_5__2}]
set_property LOC SLICE_X163Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[3]_i_1__2}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/cap_bus[3]_i_1}]
set_property LOC SLICE_X168Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr_reg[3]}]
set_property LOC SLICE_X165Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X164Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr[4]_i_1}]
set_property LOC SLICE_X161Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[2]}]
set_property LOC SLICE_X165Y462 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][10]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][5]}]
set_property LOC SLICE_X173Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_22}]
set_property LOC SLICE_X156Y472 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X152Y470 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[15]_i_151}]
set_property LOC SLICE_X172Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/sel[1]_i_1}]
set_property LOC SLICE_X174Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[6]_i_155}]
set_property LOC SLICE_X167Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property LOC SLICE_X168Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property LOC SLICE_X174Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_3}]
set_property LOC SLICE_X150Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[42]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state[0]_i_1}]
set_property LOC SLICE_X169Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[0]}]
set_property LOC SLICE_X164Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property LOC SLICE_X164Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__4}]
set_property LOC SLICE_X174Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[0]_i_1}]
set_property LOC SLICE_X164Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[1]}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus[0]_i_1}]
set_property LOC SLICE_X157Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][8]_i_3}]
set_property LOC SLICE_X154Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[3]}]
set_property LOC SLICE_X154Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[12]_i_1}]
set_property LOC SLICE_X150Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__22}]
set_property LOC SLICE_X151Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[0]}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[7]_i_1__2}]
set_property LOC SLICE_X163Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_5__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[1]}]
set_property LOC SLICE_X172Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr_reg[0][8]_i_1}]
set_property LOC SLICE_X165Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[5]_i_1__0}]
set_property LOC SLICE_X169Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[6]}]
set_property LOC SLICE_X168Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[3]_i_1}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][0]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][20]}]
set_property LOC SLICE_X169Y486 [get_cells readout/readout_ctrl/dr_warn_reg]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_32}]
set_property LOC SLICE_X150Y481 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X155Y482 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[24]_i_164}]
set_property LOC SLICE_X168Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property LOC SLICE_X172Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property LOC SLICE_X165Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[2]_i_1__0}]
set_property LOC SLICE_X151Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[50]}]
set_property LOC SLICE_X171Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[4]}]
set_property LOC SLICE_X156Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[5]}]
set_property LOC RAMB36_X11Y99 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ram_reg}]
set_property LOC SLICE_X183Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property LOC SLICE_X171Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[1]_i_1}]
set_property LOC SLICE_X164Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][11]}]
set_property LOC SLICE_X150Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[11]}]
set_property LOC SLICE_X154Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[1]}]
set_property LOC SLICE_X155Y460 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__30}]
set_property LOC SLICE_X150Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[9]}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[7]}]
set_property LOC SLICE_X163Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_4__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[0]}]
set_property LOC SLICE_X172Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X164Y489 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[4]_i_1__0}]
set_property LOC SLICE_X169Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[5]}]
set_property LOC SLICE_X166Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[2]_i_1}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][1]}]
set_property LOC SLICE_X169Y486 [get_cells readout/readout_ctrl/dr_warn0]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_31}]
set_property LOC SLICE_X157Y472 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X156Y482 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[25]_i_182}]
set_property LOC SLICE_X162Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_96}]
set_property LOC SLICE_X172Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property LOC SLICE_X165Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[6]_i_2__0}]
set_property LOC SLICE_X151Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[51]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[0]_i_1}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[5]}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[6]}]
set_property LOC SLICE_X174Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[0]_i_183}]
set_property LOC SLICE_X183Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X152Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property LOC SLICE_X173Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property LOC SLICE_X175Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[20]_i_1}]
set_property LOC SLICE_X165Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][12]}]
set_property LOC SLICE_X152Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[12]}]
set_property LOC SLICE_X154Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[20]}]
set_property LOC SLICE_X150Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__31}]
set_property LOC SLICE_X170Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[8]_i_1__2}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_7__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[3]}]
set_property LOC SLICE_X165Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X163Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[7]_i_1__0}]
set_property LOC SLICE_X164Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[8]}]
set_property LOC SLICE_X169Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[4]_i_2}]
set_property LOC SLICE_X172Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][6]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][22]}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_34}]
set_property LOC SLICE_X150Y481 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X155Y477 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[26]_i_191}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[18]_i_46}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[3]_i_1__0}]
set_property LOC SLICE_X151Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[52]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[1]_i_1}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[6]}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[7]}]
set_property LOC SLICE_X165Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[0]_i_97}]
set_property LOC SLICE_X183Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property LOC RAMB18_X11Y182 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[22]_i_1}]
set_property LOC SLICE_X164Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][13]}]
set_property LOC SLICE_X155Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[13]}]
set_property LOC SLICE_X154Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[20]_i_1}]
set_property LOC SLICE_X156Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__32}]
set_property LOC SLICE_X166Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[0]}]
set_property LOC SLICE_X170Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[8]}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_6__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[2]}]
set_property LOC SLICE_X160Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X165Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[6]_i_1__0}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr[1][3]_i_2}]
set_property LOC SLICE_X169Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[7]}]
set_property LOC SLICE_X169Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[4]_i_1}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][1]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][21]}]
set_property LOC SLICE_X159Y478 [get_cells readout/readout_ctrl/err_reg]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_33}]
set_property LOC SLICE_X150Y481 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X158Y479 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[27]_i_194}]
set_property LOC SLICE_X152Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[19]_i_45}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[4]_i_1__0}]
set_property LOC SLICE_X150Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[53]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[2]_i_1}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[7]}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[8]}]
set_property LOC SLICE_X174Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_148}]
set_property LOC SLICE_X183Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[23]_i_1}]
set_property LOC SLICE_X161Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][14]}]
set_property LOC SLICE_X148Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[14]}]
set_property LOC SLICE_X154Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[21]}]
set_property LOC SLICE_X156Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__33}]
set_property LOC SLICE_X154Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[1]}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[4]}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_12__2}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[7]_i_4__0}]
set_property LOC SLICE_X167Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X163Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[1]_i_1__0}]
set_property LOC SLICE_X168Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X162Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[2]}]
set_property LOC SLICE_X162Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[8]_i_1}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][17]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][valid]}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_29}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X154Y476 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[20]_i_188}]
set_property LOC SLICE_X169Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property LOC SLICE_X168Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X144Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[47]}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[10]}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[11]}]
set_property LOC SLICE_X168Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property LOC SLICE_X152Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property LOC SLICE_X186Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[16]_i_1}]
set_property LOC SLICE_X165Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[4]}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus_reg[1]}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][strobe]_i_1}]
set_property LOC SLICE_X161Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[8]}]
set_property LOC SLICE_X154Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[16]_i_1}]
set_property LOC SLICE_X152Y459 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__27}]
set_property LOC SLICE_X150Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[5]}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[3]_i_1__2}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_11__2}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[7]_i_3__0}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr_reg[0][3]_i_1}]
set_property LOC SLICE_X168Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[0]_i_1__0}]
set_property LOC SLICE_X161Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X169Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[1]}]
set_property LOC SLICE_X161Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[8]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][16]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][strobe]}]
set_property LOC SLICE_X172Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_28}]
set_property LOC SLICE_X154Y464 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X157Y477 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[21]_i_190}]
set_property LOC SLICE_X168Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property LOC SLICE_X167Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__4}]
set_property LOC SLICE_X178Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1}]
set_property LOC SLICE_X151Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[48]}]
set_property LOC SLICE_X153Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[11]}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[1]}]
set_property LOC SLICE_X168Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property LOC SLICE_X177Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__0}]
set_property LOC SLICE_X160Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property LOC SLICE_X171Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[0]_i_1__0}]
set_property LOC SLICE_X186Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[17]_i_1}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_l1a_d_reg}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus_reg[2]}]
set_property LOC SLICE_X158Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[token]_i_2}]
set_property LOC SLICE_X156Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[9]}]
set_property LOC SLICE_X154Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[17]}]
set_property LOC SLICE_X152Y459 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__28}]
set_property LOC SLICE_X150Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[6]}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[6]}]
set_property LOC SLICE_X161Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_2__2}]
set_property LOC SLICE_X171Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[8]_i_2__0}]
set_property LOC SLICE_X172Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/bank_addr_gen[0].actr_reg[0][7]_i_1}]
set_property LOC SLICE_X163Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[3]_i_1__0}]
set_property LOC SLICE_X161Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X164Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[4]}]
set_property LOC SLICE_X166Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[1]_i_1}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][19]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][token]}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_30}]
set_property LOC SLICE_X166Y479 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X155Y484 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[22]_i_190}]
set_property LOC SLICE_X168Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property LOC SLICE_X168Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__11}]
set_property LOC SLICE_X172Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property LOC SLICE_X166Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[0]_i_1__0}]
set_property LOC SLICE_X152Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[49]}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[1]}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[3]}]
set_property LOC SLICE_X168Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property LOC SLICE_X182Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property LOC SLICE_X152Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property LOC SLICE_X173Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[1]_i_1__0}]
set_property LOC SLICE_X186Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[18]_i_1}]
set_property LOC SLICE_X175Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/s_l1a_reg_reg}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_bus_reg[3]}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][0]}]
set_property LOC SLICE_X157Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[0]}]
set_property LOC SLICE_X154Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[18]}]
set_property LOC SLICE_X155Y460 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__29}]
set_property LOC SLICE_X150Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[7]}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/daddr_reg[5]}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_13__2}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr[7]_i_5__0}]
set_property LOC SLICE_X167Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X163Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[2]_i_1__0}]
set_property LOC SLICE_X160Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X169Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/dr_daddr_reg[3]}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ_reg[8]_i_3}]
set_property LOC SLICE_X143Y478 [get_cells {readout/readout_ctrl/FSM_onehot_state[3]_i_5}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][18]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][init]}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_3}]
set_property LOC SLICE_X156Y472 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X157Y477 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[23]_i_194}]
set_property LOC SLICE_X168Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__11}]
set_property LOC SLICE_X172Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property LOC SLICE_X166Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[1]_i_1__0}]
set_property LOC SLICE_X153Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[4]}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[3]}]
set_property LOC SLICE_X160Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[4]}]
set_property LOC SLICE_X162Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property LOC SLICE_X183Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[2]_i_1__0}]
set_property LOC SLICE_X186Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[19]_i_1}]
set_property LOC SLICE_X159Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][10]}]
set_property LOC SLICE_X158Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[10]}]
set_property LOC SLICE_X154Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[19]}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__3}]
set_property LOC SLICE_X150Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_rec_reg[8]}]
set_property LOC SLICE_X167Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[5]_i_1}]
set_property LOC SLICE_X163Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[3]}]
set_property LOC SLICE_X160Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[7]_i_1__0}]
set_property LOC SLICE_X164Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_4__0}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr_reg[1][3]_i_1}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[2]_i_2}]
set_property LOC SLICE_X168Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[4]}]
set_property LOC SLICE_X169Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[8]_i_2}]
set_property LOC SLICE_X172Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][8]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][28]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[0]}]
set_property LOC SLICE_X173Y464 [get_cells {readout/readout_ctrl/rgen[0].region_i_6}]
set_property LOC SLICE_X154Y464 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X156Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[31]_i_365}]
set_property LOC SLICE_X149Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[27]_i_68}]
set_property LOC SLICE_X168Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[8]_i_3__0}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[59]}]
set_property LOC SLICE_X185Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[12]}]
set_property LOC SLICE_X163Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[12]_i_76}]
set_property LOC SLICE_X182Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[3]_i_1__1}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property LOC SLICE_X174Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_11__0}]
set_property LOC SLICE_X174Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[29]_i_2}]
set_property LOC SLICE_X160Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][19]}]
set_property LOC SLICE_X154Y460 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[4]}]
set_property LOC SLICE_X154Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[25]}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__38}]
set_property LOC SLICE_X157Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[6]}]
set_property LOC SLICE_X167Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[4]_i_1}]
set_property LOC SLICE_X163Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[2]}]
set_property LOC SLICE_X160Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[7]}]
set_property LOC SLICE_X165Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_2__0}]
set_property LOC SLICE_X179Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr_reg[1][7]_i_1}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[2]_i_1}]
set_property LOC SLICE_X169Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[3]}]
set_property LOC SLICE_X168Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[8]_i_1}]
set_property LOC SLICE_X172Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][5]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][27]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt[0]_i_3}]
set_property LOC SLICE_X173Y464 [get_cells {readout/readout_ctrl/rgen[0].region_i_5}]
set_property LOC SLICE_X156Y472 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X156Y467 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[3]_i_160}]
set_property LOC SLICE_X169Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property LOC SLICE_X166Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[0]}]
set_property LOC SLICE_X154Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[5]}]
set_property LOC SLICE_X158Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_1}]
set_property LOC SLICE_X186Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[13]}]
set_property LOC SLICE_X174Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[13]_i_146}]
set_property LOC SLICE_X182Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[4]_i_1__1}]
set_property LOC SLICE_X137Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property LOC SLICE_X175Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_12__0}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[2]_i_1}]
set_property LOC RAMB36_X9Y92 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/ctrs_fifo}]
set_property LOC SLICE_X161Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][1]}]
set_property LOC SLICE_X154Y459 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[5]}]
set_property LOC SLICE_X154Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[26]}]
set_property LOC SLICE_X154Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__39}]
set_property LOC SLICE_X160Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[7]}]
set_property LOC SLICE_X167Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[7]_i_1}]
set_property LOC SLICE_X163Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[5]}]
set_property LOC SLICE_X172Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X171Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[8]_i_1__0}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_6__0}]
set_property LOC SLICE_X167Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[0]_i_1__2}]
set_property LOC SLICE_X162Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X169Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[6]}]
set_property LOC SLICE_X166Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[1]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][2]}]
set_property LOC SLICE_X171Y465 [get_cells {readout/readout_ctrl/rgen[0].region_i_8}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[10]}]
set_property LOC SLICE_X157Y472 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X157Y468 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[4]_i_204}]
set_property LOC SLICE_X172Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property LOC SLICE_X169Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property LOC SLICE_X166Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[1]}]
set_property LOC SLICE_X160Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[60]}]
set_property LOC SLICE_X188Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[14]}]
set_property LOC SLICE_X161Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[13]_i_79}]
set_property LOC SLICE_X182Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[7]_i_1__1}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__2}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_1__0}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[3]_i_1}]
set_property LOC SLICE_X152Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/ctrs_fifo_i_1}]
set_property LOC SLICE_X160Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][20]}]
set_property LOC SLICE_X149Y459 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[6]}]
set_property LOC SLICE_X154Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[27]}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__4}]
set_property LOC SLICE_X169Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[6]_i_1}]
set_property LOC SLICE_X161Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[4]}]
set_property LOC SLICE_X160Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X171Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[8]}]
set_property LOC SLICE_X164Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_5__0}]
set_property LOC SLICE_X164Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[2]_i_3}]
set_property LOC SLICE_X179Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr_reg[1][8]_i_1}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[5]}]
set_property LOC SLICE_X166Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[0]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][29]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[0]_i_2}]
set_property LOC SLICE_X171Y465 [get_cells {readout/readout_ctrl/rgen[0].region_i_7}]
set_property LOC SLICE_X154Y464 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X157Y468 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[5]_i_206}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property LOC SLICE_X169Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property LOC SLICE_X165Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[2]}]
set_property LOC SLICE_X156Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[61]}]
set_property LOC SLICE_X188Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[15]}]
set_property LOC SLICE_X174Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[14]_i_144}]
set_property LOC SLICE_X182Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[5]_i_1__1}]
set_property LOC SLICE_X155Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__2}]
set_property LOC SLICE_X175Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_3__0}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[4]_i_1}]
set_property LOC SLICE_X163Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][21]}]
set_property LOC SLICE_X148Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[7]}]
set_property LOC SLICE_X154Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[28]}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__40}]
set_property LOC SLICE_X171Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[1]_i_1}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_9__2}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[4]}]
set_property LOC SLICE_X165Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_11__0}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr[1][3]_i_3}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[0]}]
set_property LOC SLICE_X169Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[5]_i_2}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][3]}]
set_property LOC SLICE_X168Y465 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][24]}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_36}]
set_property LOC SLICE_X166Y479 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X161Y474 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[28]_i_248}]
set_property LOC SLICE_X164Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_96}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[7]_i_1__0}]
set_property LOC SLICE_X151Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[54]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property LOC SLICE_X153Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[8]}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[9]}]
set_property LOC SLICE_X165Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_149}]
set_property LOC SLICE_X183Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[0]_i_1__1}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[24]_i_1}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][15]}]
set_property LOC SLICE_X151Y459 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[15]}]
set_property LOC SLICE_X154Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[22]}]
set_property LOC SLICE_X159Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__34}]
set_property LOC SLICE_X154Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[2]}]
set_property LOC SLICE_X170Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[0]_i_1}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ[8]_i_8__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[3]_i_1__0}]
set_property LOC SLICE_X160Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_10__0}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr[1][3]_i_4}]
set_property LOC SLICE_X167Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/full_reg}]
set_property LOC SLICE_X169Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[5]_i_1}]
set_property LOC SLICE_X172Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][2]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][23]}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_35}]
set_property LOC SLICE_X162Y480 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X162Y479 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[29]_i_265}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[24]_i_55}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[5]_i_1__0}]
set_property LOC SLICE_X151Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[55]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[9]}]
set_property LOC SLICE_X179Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_l1a_d_reg}]
set_property LOC SLICE_X165Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_83}]
set_property LOC SLICE_X183Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[1]_i_1__1}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property LOC SLICE_X174Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_10__0}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[25]_i_1}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][16]}]
set_property LOC SLICE_X155Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[1]}]
set_property LOC SLICE_X154Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[23]}]
set_property LOC SLICE_X157Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__35}]
set_property LOC SLICE_X156Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[3]}]
set_property LOC SLICE_X171Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[3]_i_1}]
set_property LOC SLICE_X163Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[1]}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[6]}]
set_property LOC SLICE_X166Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_13__0}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/bank_addr_gen[1].actr[1][3]_i_5}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[1]_i_1}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[2]}]
set_property LOC SLICE_X168Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[7]_i_1}]
set_property LOC SLICE_X172Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][4]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][26]}]
set_property LOC SLICE_X175Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_4}]
set_property LOC SLICE_X157Y472 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X153Y469 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[2]_i_163}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[25]_i_57}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[6]_i_1__0}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[56]}]
set_property LOC RAMB18_X12Y182 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo}]
set_property LOC SLICE_X159Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out[29]_i_1}]
set_property LOC SLICE_X181Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_l1a_reg_reg}]
set_property LOC SLICE_X174Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[11]_i_155}]
set_property LOC SLICE_X183Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X165Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[2]_i_1__1}]
set_property LOC SLICE_X137Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property LOC SLICE_X177Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[28]_i_1}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][17]}]
set_property LOC SLICE_X150Y458 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[2]}]
set_property LOC SLICE_X154Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[24]}]
set_property LOC SLICE_X154Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__36}]
set_property LOC SLICE_X156Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[4]}]
set_property LOC SLICE_X168Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[2]_i_1}]
set_property LOC SLICE_X163Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[0]}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/daddr_reg[5]}]
set_property LOC SLICE_X160Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_12__0}]
set_property LOC SLICE_X167Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[0]_i_1}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[1]}]
set_property LOC SLICE_X168Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr[6]_i_1}]
set_property LOC SLICE_X172Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].actr_reg[0][7]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][25]}]
set_property LOC SLICE_X177Y462 [get_cells {readout/readout_ctrl/rgen[0].region_i_37}]
set_property LOC SLICE_X162Y480 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X153Y474 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[30]_i_294}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[26]_i_58}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[8]_i_2__0}]
set_property LOC SLICE_X159Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[57]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property LOC SLICE_X174Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[0]}]
set_property LOC SLICE_X174Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[12]_i_143}]
set_property LOC SLICE_X182Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X165Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[6]_i_2__1}]
set_property LOC SLICE_X137Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property LOC SLICE_X177Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[29]_i_1__0}]
set_property LOC SLICE_X160Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][18]}]
set_property LOC SLICE_X156Y460 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[3]}]
set_property LOC SLICE_X154Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[24]_i_1}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__37}]
set_property LOC SLICE_X152Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trigger_event_reg[5]}]
set_property LOC SLICE_X167Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[4]}]
set_property LOC SLICE_X170Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[1]_i_1__2}]
set_property LOC SLICE_X167Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X169Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[5]_i_1}]
set_property LOC SLICE_X163Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[2]}]
set_property LOC SLICE_X160Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr[2][3]_i_4}]
set_property LOC SLICE_X167Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_17}]
set_property LOC SLICE_X163Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[4]_i_1}]
set_property LOC SLICE_X168Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[7]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][6]}]
set_property LOC SLICE_X179Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][5]}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr[3]_i_1}]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[15]}]
set_property LOC SLICE_X161Y471 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X167Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[5]_i_2}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[7]}]
set_property LOC SLICE_X150Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[66]}]
set_property LOC SLICE_X185Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_4}]
set_property LOC SLICE_X155Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[1]}]
set_property LOC SLICE_X174Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[17]_i_93}]
set_property LOC SLICE_X177Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_1__0}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[1]}]
set_property LOC SLICE_X177Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_8__0}]
set_property LOC SLICE_X184Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[12]}]
set_property LOC SLICE_X150Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][11]_i_2}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][26]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[4]_i_3}]
set_property LOC SLICE_X154Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[31]}]
set_property LOC SLICE_X155Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__45}]
set_property LOC SLICE_X171Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[3]}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[8]_i_3__2}]
set_property LOC SLICE_X168Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X170Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[4]_i_1}]
set_property LOC SLICE_X163Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[1]}]
set_property LOC SLICE_X164Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr[2][3]_i_5}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state_reg[2]}]
set_property LOC SLICE_X163Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[3]_i_1}]
set_property LOC SLICE_X168Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[6]}]
set_property LOC SLICE_X179Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][4]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][5]}]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[14]}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr[2]_i_1__12}]
set_property LOC SLICE_X157Y472 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X168Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[3]_i_1__0}]
set_property LOC SLICE_X152Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[8]}]
set_property LOC SLICE_X153Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[67]}]
set_property LOC SLICE_X185Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_5}]
set_property LOC SLICE_X186Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[20]}]
set_property LOC SLICE_X174Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[1]_i_186}]
set_property LOC SLICE_X181Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_2__0}]
set_property LOC SLICE_X164Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[2]}]
set_property LOC SLICE_X176Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_9__0}]
set_property LOC SLICE_X186Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[13]}]
set_property LOC SLICE_X150Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][11]_i_3}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][27]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[4]_i_4}]
set_property LOC SLICE_X154Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[3]}]
set_property LOC SLICE_X169Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__46}]
set_property LOC SLICE_X169Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[6]}]
set_property LOC SLICE_X170Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[3]_i_1__2}]
set_property LOC SLICE_X167Y491 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X171Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[7]_i_1}]
set_property LOC SLICE_X164Y489 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[4]}]
set_property LOC SLICE_X160Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X166Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_22}]
set_property LOC SLICE_X164Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[5]_i_2}]
set_property LOC SLICE_X169Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/warn_reg}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][8]}]
set_property LOC SLICE_X179Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][7]}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[16]_i_1}]
set_property LOC SLICE_X152Y462 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][0]}]
set_property LOC SLICE_X168Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[4]_i_2}]
set_property LOC SLICE_X159Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[6]}]
set_property LOC SLICE_X183Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_6}]
set_property LOC SLICE_X165Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[22]}]
set_property LOC SLICE_X165Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[1]_i_97}]
set_property LOC SLICE_X182Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_3__0}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[3]}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/bank_sel[0]_i_1__1}]
set_property LOC SLICE_X186Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[14]}]
set_property LOC SLICE_X158Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][12]_i_2}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[0]_i_1__0}]
set_property LOC SLICE_X150Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][28]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[4]_i_5}]
set_property LOC SLICE_X154Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[4]}]
set_property LOC SLICE_X165Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__47}]
set_property LOC SLICE_X167Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[5]}]
set_property LOC SLICE_X171Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[2]_i_1__2}]
set_property LOC SLICE_X167Y491 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X170Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[6]_i_1}]
set_property LOC SLICE_X163Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[3]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr_reg[2][3]_i_1}]
set_property LOC SLICE_X160Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X167Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_1__3}]
set_property LOC SLICE_X163Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[5]_i_1}]
set_property LOC SLICE_X168Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[8]}]
set_property LOC SLICE_X179Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][6]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][7]}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[16]}]
set_property LOC SLICE_X162Y463 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][10]}]
set_property LOC SLICE_X169Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[6]_i_1__0}]
set_property LOC SLICE_X152Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property LOC SLICE_X151Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[7]}]
set_property LOC SLICE_X185Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_7}]
set_property LOC SLICE_X149Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[23]}]
set_property LOC SLICE_X174Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[2]_i_167}]
set_property LOC SLICE_X183Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_4__0}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[4]}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/bank_sel[1]_i_1__1}]
set_property LOC SLICE_X186Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[15]}]
set_property LOC SLICE_X150Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][12]_i_4}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[1]_i_1__0}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][29]}]
set_property LOC SLICE_X151Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[8]_i_2}]
set_property LOC SLICE_X154Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[4]_i_1}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__48}]
set_property LOC SLICE_X170Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[0]}]
set_property LOC SLICE_X161Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[7]}]
set_property LOC SLICE_X167Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X172Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[1]_i_1}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_8__0}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state_reg[0]}]
set_property LOC SLICE_X178Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X168Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[8]}]
set_property LOC SLICE_X168Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[3]}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][1]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][31]}]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[12]}]
set_property LOC SLICE_X153Y471 [get_cells readout/readout_ctrl/rob_last_reg]
set_property LOC SLICE_X154Y464 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X153Y469 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[6]_i_204}]
set_property LOC SLICE_X168Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[10]_i_1__0}]
set_property LOC SLICE_X169Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__3}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[3]}]
set_property LOC SLICE_X153Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[62]}]
set_property LOC SLICE_X183Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_10}]
set_property LOC SLICE_X186Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[16]}]
set_property LOC SLICE_X161Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[14]_i_76}]
set_property LOC SLICE_X182Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X164Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[6]_i_1__1}]
set_property LOC SLICE_X156Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__2}]
set_property LOC SLICE_X177Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_4__0}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[5]_i_1}]
set_property LOC SLICE_X156Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][0]_i_2}]
set_property LOC SLICE_X161Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][22]}]
set_property LOC SLICE_X159Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[8]}]
set_property LOC SLICE_X154Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[28]_i_1}]
set_property LOC SLICE_X167Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__41}]
set_property LOC SLICE_X162Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr[8]_i_1}]
set_property LOC SLICE_X161Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[6]}]
set_property LOC SLICE_X167Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X171Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[0]_i_1}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_7__0}]
set_property LOC SLICE_X162Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state[2]_i_4}]
set_property LOC SLICE_X167Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/reduced_daddr_reg[7]}]
set_property LOC SLICE_X166Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[2]}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][0]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][30]}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[11]}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_9}]
set_property LOC SLICE_X154Y464 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X153Y468 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[7]_i_204}]
set_property LOC SLICE_X167Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[5]_i_1__0}]
set_property LOC SLICE_X152Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[4]}]
set_property LOC SLICE_X156Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[63]}]
set_property LOC SLICE_X184Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_11}]
set_property LOC SLICE_X188Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[17]}]
set_property LOC SLICE_X174Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[15]_i_145}]
set_property LOC SLICE_X173Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__0}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[8]_i_2__1}]
set_property LOC SLICE_X156Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__1}]
set_property LOC SLICE_X174Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_5__0}]
set_property LOC SLICE_X153Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[6]_i_1}]
set_property LOC SLICE_X155Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][0]_i_3}]
set_property LOC SLICE_X161Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][23]}]
set_property LOC SLICE_X156Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_type_reg[9]}]
set_property LOC SLICE_X154Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[29]}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__42}]
set_property LOC SLICE_X168Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[2]}]
set_property LOC SLICE_X163Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[8]_i_1__2}]
set_property LOC SLICE_X167Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X170Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[3]_i_1}]
set_property LOC SLICE_X165Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[0]}]
set_property LOC SLICE_X160Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr[2][3]_i_2}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_read_state_reg[1]}]
set_property LOC SLICE_X163Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[2]_i_1}]
set_property LOC SLICE_X169Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[5]}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][3]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][4]}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr[1]_i_1__12}]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[13]}]
set_property LOC SLICE_X154Y464 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X159Y469 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[8]_i_211}]
set_property LOC SLICE_X168Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[10]_i_2}]
set_property LOC SLICE_X159Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[5]}]
set_property LOC SLICE_X153Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[64]}]
set_property LOC SLICE_X184Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_12}]
set_property LOC SLICE_X188Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[18]}]
set_property LOC SLICE_X162Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[15]_i_77}]
set_property LOC SLICE_X175Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__0}]
set_property LOC SLICE_X168Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[8]_i_3__1}]
set_property LOC SLICE_X156Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__0}]
set_property LOC SLICE_X174Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_6__0}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[7]_i_1}]
set_property LOC SLICE_X158Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][10]_i_2}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][24]}]
set_property LOC SLICE_X149Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[0]_i_1}]
set_property LOC SLICE_X154Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[2]}]
set_property LOC SLICE_X165Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__43}]
set_property LOC SLICE_X171Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[1]}]
set_property LOC SLICE_X161Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_max_occ_reg[8]}]
set_property LOC SLICE_X167Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X172Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[2]_i_1}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ[8]_i_9__0}]
set_property LOC SLICE_X160Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr[2][3]_i_3}]
set_property LOC SLICE_X167Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_13}]
set_property LOC SLICE_X163Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[1]_i_1}]
set_property LOC SLICE_X169Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_raddr_reg[4]}]
set_property LOC SLICE_X179Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][2]}]
set_property LOC SLICE_X169Y464 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][3]}]
set_property LOC SLICE_X151Y465 [get_cells {readout/readout_ctrl/next_evt_reg[12]_i_1}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr[0]_i_1__12}]
set_property LOC SLICE_X154Y464 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X156Y469 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/rmw_input[9]_i_198}]
set_property LOC SLICE_X168Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[2]_i_1__0}]
set_property LOC SLICE_X159Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property LOC SLICE_X169Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[6]}]
set_property LOC SLICE_X150Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[65]}]
set_property LOC SLICE_X181Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_3}]
set_property LOC SLICE_X186Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[19]}]
set_property LOC SLICE_X174Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[16]_i_155}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[0]}]
set_property LOC SLICE_X156Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__0}]
set_property LOC SLICE_X175Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_7__0}]
set_property LOC SLICE_X173Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[0]}]
set_property LOC SLICE_X157Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][10]_i_3}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][25]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[4]_i_2}]
set_property LOC SLICE_X154Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[30]}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__44}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[1]_i_1__2}]
set_property LOC SLICE_X168Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[2]}]
set_property LOC SLICE_X171Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[7]_i_1__2}]
set_property LOC SLICE_X172Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X170Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[4]}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[8]_i_3__0}]
set_property LOC SLICE_X166Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X162Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X167Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state_reg[1]}]
set_property LOC SLICE_X163Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[1]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[token]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][2]}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[20]_i_1}]
set_property LOC SLICE_X152Y462 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][15]}]
set_property LOC SLICE_X174Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X167Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property LOC SLICE_X139Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[13]}]
set_property LOC SLICE_X148Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__2}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X155Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[2]}]
set_property LOC SLICE_X174Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[7]_i_154}]
set_property LOC SLICE_X175Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__0}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture[1]_i_1__0}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[1]}]
set_property LOC SLICE_X150Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][14]_i_2}]
set_property LOC SLICE_X152Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[4]_i_3}]
set_property LOC SLICE_X159Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][4]}]
set_property LOC SLICE_X149Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[0]}]
set_property LOC SLICE_X154Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[8]_i_1}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__8}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[0]_i_1__2}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[1]}]
set_property LOC SLICE_X171Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[6]_i_1__2}]
set_property LOC SLICE_X166Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X170Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[3]}]
set_property LOC SLICE_X164Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[8]_i_1__0}]
set_property LOC SLICE_X159Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X162Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr[3][3]_i_2}]
set_property LOC SLICE_X167Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state_reg[0]}]
set_property LOC SLICE_X166Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[0]}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][1]}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/daq_bus_out_reg[init]}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[20]}]
set_property LOC SLICE_X154Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][16]}]
set_property LOC SLICE_X174Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X168Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property LOC SLICE_X153Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[14]}]
set_property LOC SLICE_X152Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__1}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X167Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[3]}]
set_property LOC SLICE_X175Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[8]_i_153}]
set_property LOC SLICE_X175Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property LOC SLICE_X175Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture[2]_i_1__0}]
set_property LOC SLICE_X175Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[20]}]
set_property LOC SLICE_X150Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][14]_i_3}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[0]}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][5]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[1]}]
set_property LOC SLICE_X154Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[9]}]
set_property LOC SLICE_X160Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__9}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[2]_i_2__2}]
set_property LOC SLICE_X168Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[4]}]
set_property LOC SLICE_X171Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[8]_i_2__2}]
set_property LOC SLICE_X166Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X170Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[6]}]
set_property LOC SLICE_X171Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[2]_i_1__0}]
set_property LOC SLICE_X159Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X167Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr[3][3]_i_3}]
set_property LOC SLICE_X163Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[3]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][0]}]
set_property LOC SLICE_X174Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][4]}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[22]}]
set_property LOC SLICE_X154Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][17]}]
set_property LOC SLICE_X165Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X167Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property LOC SLICE_X139Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[15]}]
set_property LOC SLICE_X154Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__2}]
set_property LOC SLICE_X177Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cap_state_reg}]
set_property LOC SLICE_X149Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[4]}]
set_property LOC SLICE_X168Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_41}]
set_property LOC SLICE_X175Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property LOC SLICE_X163Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[0]}]
set_property LOC SLICE_X175Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture[3]_i_1__0}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[22]}]
set_property LOC SLICE_X154Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][15]_i_2}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[4]}]
set_property LOC SLICE_X162Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][6]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[2]}]
set_property LOC SLICE_X152Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/readme_i_1}]
set_property LOC SLICE_X170Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/s_l1a_d_reg}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[2]_i_1__2}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[3]}]
set_property LOC SLICE_X171Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[8]_i_1__2}]
set_property LOC SLICE_X168Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X169Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[5]}]
set_property LOC SLICE_X171Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[1]_i_1__0}]
set_property LOC SLICE_X162Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X159Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr[3][3]_i_4}]
set_property LOC SLICE_X167Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state_reg[2]}]
set_property LOC SLICE_X163Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[2]}]
set_property LOC SLICE_X153Y471 [get_cells readout/readout_ctrl/daq_ro_d_reg]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][3]}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[21]}]
set_property LOC SLICE_X154Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][18]}]
set_property LOC SLICE_X153Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X168Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property LOC SLICE_X140Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property LOC SLICE_X151Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[16]}]
set_property LOC SLICE_X151Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__3}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture[0]_i_1}]
set_property LOC SLICE_X155Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[5]}]
set_property LOC SLICE_X174Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_79}]
set_property LOC SLICE_X175Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[1]}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__12}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[0]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[23]}]
set_property LOC SLICE_X149Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][15]_i_3}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[1]}]
set_property LOC SLICE_X165Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][7]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[3]}]
set_property LOC SLICE_X152Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/readme_reg}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_d_in_reg}]
set_property LOC SLICE_X162Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[8]}]
set_property LOC SLICE_X171Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[4]_i_2__2}]
set_property LOC SLICE_X167Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X171Y465 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[0]}]
set_property LOC SLICE_X165Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[6]}]
set_property LOC SLICE_X174Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr_reg[2][7]_i_1}]
set_property LOC SLICE_X160Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X167Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[2]_i_1__4}]
set_property LOC SLICE_X163Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[7]_i_1}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][start]}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr_reg[3]}]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[18]}]
set_property LOC SLICE_X156Y469 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][11]}]
set_property LOC SLICE_X168Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[6]_i_2}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[0]}]
set_property LOC SLICE_X153Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[8]}]
set_property LOC SLICE_X184Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_8}]
set_property LOC SLICE_X149Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[24]}]
set_property LOC SLICE_X174Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[3]_i_164}]
set_property LOC SLICE_X183Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_5__0}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[5]}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X186Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[16]}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][12]_i_5}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[2]_i_1__1}]
set_property LOC SLICE_X156Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][2]}]
set_property LOC SLICE_X151Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[8]_i_3}]
set_property LOC SLICE_X154Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[5]}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__49}]
set_property LOC SLICE_X167Y477 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/dr_daddr_reg[7]}]
set_property LOC SLICE_X171Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[4]_i_1__2}]
set_property LOC SLICE_X172Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X170Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr[8]_i_1}]
set_property LOC SLICE_X165Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[5]}]
set_property LOC SLICE_X165Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X178Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[1]_i_26}]
set_property LOC SLICE_X163Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[6]_i_1}]
set_property LOC SLICE_X179Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[1].actr_reg[1][8]}]
set_property LOC SLICE_X166Y463 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][data][9]}]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[17]}]
set_property LOC SLICE_X165Y466 [get_cells {readout/readout_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X154Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][12]}]
set_property LOC SLICE_X169Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[7]_i_1__0}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property LOC SLICE_X139Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[9]}]
set_property LOC SLICE_X153Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[10]}]
set_property LOC SLICE_X185Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_9}]
set_property LOC SLICE_X149Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[25]}]
set_property LOC SLICE_X174Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[4]_i_150}]
set_property LOC SLICE_X183Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_6__0}]
set_property LOC SLICE_X164Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[6]}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X186Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[17]}]
set_property LOC SLICE_X150Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][12]_i_6}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[3]_i_1__0}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][30]}]
set_property LOC SLICE_X151Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[8]_i_4}]
set_property LOC SLICE_X154Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[6]}]
set_property LOC SLICE_X150Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__5}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[0]}]
set_property LOC SLICE_X171Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[5]_i_2__2}]
set_property LOC SLICE_X167Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X172Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[2]}]
set_property LOC SLICE_X165Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[8]}]
set_property LOC SLICE_X174Y473 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/bank_addr_gen[2].actr_reg[2][8]_i_1}]
set_property LOC SLICE_X160Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X166Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[2]_i_3__0}]
set_property LOC SLICE_X164Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[8]_i_3}]
set_property LOC SLICE_X174Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][0]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][valid]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[1]}]
set_property LOC SLICE_X152Y462 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][13]}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/del_en_i_1}]
set_property LOC SLICE_X169Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[8]_i_1__0}]
set_property LOC SLICE_X152Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property LOC SLICE_X133Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[11]}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__0}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/bank_sel[0]_i_1__0}]
set_property LOC SLICE_X177Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[28]}]
set_property LOC SLICE_X174Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[5]_i_154}]
set_property LOC SLICE_X177Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[7]}]
set_property LOC SLICE_X173Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cap_state_reg}]
set_property LOC SLICE_X186Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[18]}]
set_property LOC SLICE_X155Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][13]_i_2}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state[4]_i_2__0}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][31]}]
set_property LOC SLICE_X151Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[8]_i_5}]
set_property LOC SLICE_X154Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[7]}]
set_property LOC SLICE_X146Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__6}]
set_property LOC SLICE_X166Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/full_reg}]
set_property LOC SLICE_X171Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr[5]_i_1__2}]
set_property LOC SLICE_X167Y491 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X172Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[1]}]
set_property LOC SLICE_X163Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_max_occ_reg[7]}]
set_property LOC SLICE_X173Y474 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X167Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X166Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/FSM_onehot_state[2]_i_2__2}]
set_property LOC SLICE_X163Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr[8]_i_2}]
set_property LOC SLICE_X162Y462 [get_cells {readout/readout_ctrl/daq_bus_out_reg[data][strobe]}]
set_property LOC SLICE_X159Y478 [get_cells readout/readout_ctrl/warn_reg]
set_property LOC SLICE_X151Y466 [get_cells {readout/readout_ctrl/next_evt_reg[19]}]
set_property LOC SLICE_X150Y463 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][14]}]
set_property LOC SLICE_X175Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X169Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[9]_i_2}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property LOC SLICE_X152Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[12]}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__1}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/bank_sel[1]_i_1__0}]
set_property LOC SLICE_X177Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[29]}]
set_property LOC SLICE_X174Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[6]_i_154}]
set_property LOC SLICE_X181Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X167Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[8]}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture[0]_i_1__0}]
set_property LOC SLICE_X186Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[19]}]
set_property LOC SLICE_X149Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][13]_i_3}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[3]}]
set_property LOC SLICE_X162Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][3]}]
set_property LOC SLICE_X151Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec[9]_i_3}]
set_property LOC SLICE_X154Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/mode_evt_proc_reg[8]}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__7}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state_reg[1]}]
set_property LOC SLICE_X167Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[2]_i_1__2}]
set_property LOC SLICE_X171Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[5]}]
set_property LOC SLICE_X169Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[2]_i_1__0}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[2]}]
set_property LOC SLICE_X171Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[6]_i_1__0}]
set_property LOC SLICE_X171Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X172Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X165Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[7]_i_2}]
set_property LOC SLICE_X166Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[0]_i_1}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][15]}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[5]}]
set_property LOC SLICE_X154Y484 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][22]}]
set_property LOC SLICE_X174Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X169Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__3}]
set_property LOC SLICE_X153Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[20]}]
set_property LOC SLICE_X167Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_i_3__0}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[1]}]
set_property LOC SLICE_X159Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[60]}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[1]_i_1__0}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[2]}]
set_property LOC SLICE_X156Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][19]_i_3}]
set_property LOC SLICE_X152Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_14}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][valid]}]
set_property LOC SLICE_X151Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[8]}]
set_property LOC SLICE_X152Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr[2]_i_1__5}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_11}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_13__2}]
set_property LOC SLICE_X169Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[1]_i_1__2}]
set_property LOC SLICE_X171Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[4]}]
set_property LOC SLICE_X169Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[1]_i_1__0}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[1]}]
set_property LOC SLICE_X170Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[5]_i_2__0}]
set_property LOC SLICE_X165Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X162Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X175Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr_reg[3][8]_i_1}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[3]_i_5}]
set_property LOC SLICE_X163Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[8]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][14]}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[4]_i_1}]
set_property LOC SLICE_X160Y476 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][23]}]
set_property LOC SLICE_X167Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X169Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property LOC SLICE_X155Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__3}]
set_property LOC SLICE_X149Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[21]}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_reg}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[2]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/ro_tok_out_i_1}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/we_reg}]
set_property LOC SLICE_X165Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[2]_i_1__0}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[3]}]
set_property LOC SLICE_X158Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][19]_i_4}]
set_property LOC SLICE_X153Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_15}]
set_property LOC SLICE_X160Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[init]}]
set_property LOC SLICE_X151Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[9]}]
set_property LOC SLICE_X152Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr_reg[0]}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_12}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_17__2}]
set_property LOC SLICE_X169Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[4]_i_1__2}]
set_property LOC SLICE_X171Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[7]}]
set_property LOC SLICE_X169Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[2]_i_3__0}]
set_property LOC SLICE_X170Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[4]}]
set_property LOC SLICE_X172Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[8]_i_1__0}]
set_property LOC SLICE_X159Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X166Y492 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X171Y473 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[7]_i_4}]
set_property LOC SLICE_X161Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[2]_i_1}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][1]}]
set_property LOC SLICE_X150Y465 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][17]}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[7]}]
set_property LOC SLICE_X154Y484 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][24]}]
set_property LOC SLICE_X175Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X191Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2}]
set_property LOC SLICE_X169Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_3__3}]
set_property LOC SLICE_X151Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[22]}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[3]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/ro_tok_out_reg}]
set_property LOC SLICE_X165Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_i_2__1}]
set_property LOC SLICE_X161Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__3}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[0]}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[4]}]
set_property LOC SLICE_X158Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][1]_i_2}]
set_property LOC SLICE_X153Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_16}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[token]}]
set_property LOC SLICE_X175Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/fifo_empty_reg}]
set_property LOC SLICE_X152Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr_reg[1]}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_13}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state_reg[2]}]
set_property LOC SLICE_X167Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[3]_i_1__2}]
set_property LOC SLICE_X171Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[6]}]
set_property LOC SLICE_X169Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[2]_i_2__0}]
set_property LOC SLICE_X171Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[3]}]
set_property LOC SLICE_X172Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[7]_i_1__0}]
set_property LOC SLICE_X168Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X178Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X165Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[7]_i_3}]
set_property LOC SLICE_X163Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[1]_i_1}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][0]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][16]}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[6]}]
set_property LOC SLICE_X154Y484 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][25]}]
set_property LOC SLICE_X144Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X175Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property LOC RAMB36_X11Y98 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ram_reg}]
set_property LOC SLICE_X156Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__3}]
set_property LOC SLICE_X149Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[23]}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[0]_i_1}]
set_property LOC SLICE_X191Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[0]_i_1__0}]
set_property LOC SLICE_X165Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_i_3__1}]
set_property LOC SLICE_X160Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[1]}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[5]}]
set_property LOC SLICE_X155Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][1]_i_3}]
set_property LOC SLICE_X153Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_17}]
set_property LOC SLICE_X173Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/fifo_full_reg}]
set_property LOC SLICE_X152Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr_reg[2]}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_14}]
set_property LOC SLICE_X168Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[0]_i_1__5}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[6]}]
set_property LOC SLICE_X170Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[1]}]
set_property LOC SLICE_X167Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X170Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[8]}]
set_property LOC SLICE_X171Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[4]_i_1__0}]
set_property LOC SLICE_X167Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X166Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr[3][3]_i_5}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[3]_i_2}]
set_property LOC SLICE_X163Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[5]}]
set_property LOC SLICE_X174Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][6]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][11]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[2]}]
set_property LOC SLICE_X156Y469 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][19]}]
set_property LOC SLICE_X144Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X168Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property LOC SLICE_X140Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property LOC SLICE_X151Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[17]}]
set_property LOC SLICE_X156Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_8}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture[1]_i_1}]
set_property LOC SLICE_X155Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[6]}]
set_property LOC SLICE_X166Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_80}]
set_property LOC SLICE_X175Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property LOC SLICE_X169Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[2]}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[1]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[24]}]
set_property LOC SLICE_X153Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][16]_i_3}]
set_property LOC SLICE_X151Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_onehot_state_reg[2]}]
set_property LOC SLICE_X163Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][8]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[4]}]
set_property LOC SLICE_X157Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rmw_input[0]_i_174}]
set_property LOC SLICE_X167Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[2]_i_3__2}]
set_property LOC SLICE_X168Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[5]}]
set_property LOC SLICE_X171Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[0]}]
set_property LOC SLICE_X162Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X171Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/dr_daddr_reg[7]}]
set_property LOC SLICE_X172Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[3]_i_1__0}]
set_property LOC SLICE_X165Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X166Y492 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X166Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X163Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[4]}]
set_property LOC SLICE_X174Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][5]}]
set_property LOC SLICE_X161Y461 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][10]}]
set_property LOC SLICE_X151Y467 [get_cells {readout/readout_ctrl/next_evt_reg[23]}]
set_property LOC SLICE_X152Y462 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][1]}]
set_property LOC SLICE_X152Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X168Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property LOC SLICE_X140Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property LOC SLICE_X151Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[18]}]
set_property LOC SLICE_X156Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_9}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture[2]_i_1}]
set_property LOC SLICE_X155Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[7]}]
set_property LOC SLICE_X157Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[56]}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property LOC SLICE_X175Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[2]}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[25]}]
set_property LOC SLICE_X157Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][17]_i_3}]
set_property LOC SLICE_X152Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_11}]
set_property LOC SLICE_X160Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][data][9]}]
set_property LOC SLICE_X151Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[5]}]
set_property LOC SLICE_X153Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rmw_input[1]_i_174}]
set_property LOC SLICE_X151Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_1}]
set_property LOC SLICE_X167Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state_reg[0]}]
set_property LOC SLICE_X168Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[8]}]
set_property LOC SLICE_X170Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[3]}]
set_property LOC SLICE_X168Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X169Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[0]_i_1__0}]
set_property LOC SLICE_X170Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[0]}]
set_property LOC SLICE_X171Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[5]_i_1__0}]
set_property LOC SLICE_X159Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X166Y492 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr_reg[3][3]_i_1}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[3]_i_4}]
set_property LOC SLICE_X163Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[7]}]
set_property LOC SLICE_X174Y473 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][8]}]
set_property LOC SLICE_X163Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][13]}]
set_property LOC SLICE_X151Y463 [get_cells {readout/readout_ctrl/next_evt_reg[4]}]
set_property LOC SLICE_X154Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][20]}]
set_property LOC SLICE_X153Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X167Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property LOC SLICE_X140Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property LOC SLICE_X150Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[19]}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/we_reg}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture[3]_i_1}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_we_out_i_1}]
set_property LOC SLICE_X159Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[57]}]
set_property LOC SLICE_X160Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property LOC SLICE_X175Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[3]}]
set_property LOC SLICE_X177Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[28]}]
set_property LOC SLICE_X156Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][17]_i_4}]
set_property LOC SLICE_X152Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_12}]
set_property LOC SLICE_X160Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][start]}]
set_property LOC SLICE_X151Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[6]}]
set_property LOC SLICE_X152Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr[0]_i_1__5}]
set_property LOC SLICE_X169Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_read_state[2]_i_4__2}]
set_property LOC SLICE_X170Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/reduced_daddr_reg[7]}]
set_property LOC SLICE_X171Y464 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[2]}]
set_property LOC SLICE_X166Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/full_reg}]
set_property LOC SLICE_X170Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[4]_i_2__0}]
set_property LOC SLICE_X159Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X167Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X175Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/bank_addr_gen[3].actr_reg[3][7]_i_1}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[3]_i_3}]
set_property LOC SLICE_X163Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_dctr_reg[6]}]
set_property LOC SLICE_X174Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[2].actr_reg[2][7]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][12]}]
set_property LOC SLICE_X151Y462 [get_cells {readout/readout_ctrl/next_evt_reg[3]}]
set_property LOC SLICE_X160Y476 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][21]}]
set_property LOC SLICE_X152Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X169Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property LOC SLICE_X156Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_10}]
set_property LOC SLICE_X169Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[1]}]
set_property LOC SLICE_X168Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_i_2__0}]
set_property LOC SLICE_X177Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[0]}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/init_word_we_out_reg}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[59]}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[0]_i_1__0}]
set_property LOC SLICE_X177Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[29]}]
set_property LOC SLICE_X153Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][18]_i_2}]
set_property LOC SLICE_X152Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_13}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out_reg[data][strobe]}]
set_property LOC SLICE_X151Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/evt_rec_reg[7]}]
set_property LOC SLICE_X152Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_ctr[1]_i_1__5}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_10}]
set_property LOC SLICE_X162Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[2]_i_3__3}]
set_property LOC SLICE_X168Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[8]_i_3__2}]
set_property LOC SLICE_X169Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state_reg[2]}]
set_property LOC SLICE_X168Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[1]_i_1__0}]
set_property LOC SLICE_X171Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[4]}]
set_property LOC SLICE_X160Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X162Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X166Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[3]}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_10}]
set_property LOC SLICE_X175Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][7]}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][22]}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_10}]
set_property LOC SLICE_X150Y463 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][2]}]
set_property LOC SLICE_X158Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X175Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X174Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[11]_i_154}]
set_property LOC SLICE_X150Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[28]}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[2]}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X174Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property LOC SLICE_X165Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__5}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_2__0}]
set_property LOC SLICE_X148Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][23]_i_2}]
set_property LOC SLICE_X152Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_22}]
set_property LOC SLICE_X154Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_tmt[token]_i_2}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[4]_i_1}]
set_property LOC SLICE_X159Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__0}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_8}]
set_property LOC SLICE_X162Y479 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[2]_i_2__5}]
set_property LOC SLICE_X170Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[8]_i_2__2}]
set_property LOC SLICE_X169Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state_reg[1]}]
set_property LOC SLICE_X174Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/rst_reg}]
set_property LOC SLICE_X172Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[3]}]
set_property LOC SLICE_X161Y483 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X167Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X166Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[2]}]
set_property LOC SLICE_X163Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[7]_i_1}]
set_property LOC SLICE_X175Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][6]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][21]}]
set_property LOC SLICE_X176Y460 [get_cells {readout/readout_ctrl/rgen[0].region_i_1}]
set_property LOC SLICE_X154Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][30]}]
set_property LOC SLICE_X158Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X175Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X164Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[11]_i_85}]
set_property LOC SLICE_X167Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__10}]
set_property LOC SLICE_X151Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[29]}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[0]_i_1}]
set_property LOC SLICE_X157Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rtok_i_1}]
set_property LOC SLICE_X168Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[10]_i_1__1}]
set_property LOC SLICE_X165Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_3__0}]
set_property LOC SLICE_X173Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[0]_i_176}]
set_property LOC SLICE_X153Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][2]_i_3}]
set_property LOC SLICE_X153Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_6}]
set_property LOC SLICE_X152Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_tmt_reg[token]}]
set_property LOC SLICE_X156Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[5]_i_1}]
set_property LOC SLICE_X161Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__1}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_9}]
set_property LOC SLICE_X167Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state_reg[1]}]
set_property LOC SLICE_X169Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[1]}]
set_property LOC SLICE_X168Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_1__4}]
set_property LOC SLICE_X168Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[3]_i_1__0}]
set_property LOC SLICE_X171Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[6]}]
set_property LOC SLICE_X166Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X160Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[4]}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_12}]
set_property LOC SLICE_X155Y466 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][24]}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_12}]
set_property LOC SLICE_X154Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][31]}]
set_property LOC SLICE_X166Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X175Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X175Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[12]_i_144}]
set_property LOC SLICE_X167Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[2]}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[1]_i_1}]
set_property LOC SLICE_X157Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rtok_reg}]
set_property LOC SLICE_X168Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[5]_i_1__1}]
set_property LOC SLICE_X165Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property LOC SLICE_X165Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property LOC SLICE_X173Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_4__0}]
set_property LOC SLICE_X175Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[0]_i_87}]
set_property LOC SLICE_X159Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][31]_i_3}]
set_property LOC SLICE_X153Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_7}]
set_property LOC SLICE_X147Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[0]}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[5]_i_2}]
set_property LOC SLICE_X156Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__10}]
set_property LOC SLICE_X151Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_reg}]
set_property LOC SLICE_X168Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state_reg[0]}]
set_property LOC SLICE_X167Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr_reg[0]}]
set_property LOC SLICE_X168Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_17__0}]
set_property LOC SLICE_X168Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_dctr[2]_i_1__0}]
set_property LOC SLICE_X171Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[5]}]
set_property LOC SLICE_X171Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X171Y473 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[3]_i_1}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[8]_i_11}]
set_property LOC SLICE_X175Y472 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][8]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][23]}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/rgen[0].region_i_11}]
set_property LOC SLICE_X152Y462 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][3]}]
set_property LOC SLICE_X166Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X175Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X174Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[13]_i_147}]
set_property LOC SLICE_X168Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property LOC SLICE_X150Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[30]}]
set_property LOC SLICE_X178Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/dctr[2]_i_1}]
set_property LOC SLICE_X147Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/s_bunch_ctr_reg[0]}]
set_property LOC SLICE_X168Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[10]_i_2__0}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__12}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__6}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_5__0}]
set_property LOC SLICE_X175Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[1]_i_176}]
set_property LOC SLICE_X158Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][31]_i_4}]
set_property LOC SLICE_X153Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_8}]
set_property LOC SLICE_X160Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/event_size_reg[10]}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr_reg[0]}]
set_property LOC SLICE_X152Y459 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep__11}]
set_property LOC SLICE_X152Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_reg_i_2}]
set_property LOC SLICE_X165Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_21__2}]
set_property LOC SLICE_X167Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[5]_i_2__2}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/warn_reg}]
set_property LOC SLICE_X171Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state[2]_i_4__0}]
set_property LOC SLICE_X170Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[6]}]
set_property LOC SLICE_X171Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[0]}]
set_property LOC SLICE_X160Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X164Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X159Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X169Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[8]_i_2}]
set_property LOC SLICE_X159Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[4]_i_1}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][3]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][19]}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[8]_i_1}]
set_property LOC SLICE_X154Y475 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][26]}]
set_property LOC SLICE_X153Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X174Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X174Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_182}]
set_property LOC SLICE_X151Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_5__0}]
set_property LOC SLICE_X152Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[24]}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[1]_i_1}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[1]_i_1__0}]
set_property LOC SLICE_X165Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_reg}]
set_property LOC SLICE_X165Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[2]}]
set_property LOC SLICE_X153Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[6]}]
set_property LOC SLICE_X154Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][1]_i_4}]
set_property LOC SLICE_X153Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_18}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ro_d_i_1}]
set_property LOC SLICE_X155Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[0]_i_1}]
set_property LOC SLICE_X151Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_i_i_1}]
set_property LOC SLICE_X151Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_3}]
set_property LOC SLICE_X167Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_1__6}]
set_property LOC SLICE_X169Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[5]_i_1__2}]
set_property LOC SLICE_X171Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_raddr_reg[8]}]
set_property LOC SLICE_X168Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[0]_i_1__3}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[5]}]
set_property LOC SLICE_X171Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr[8]_i_2__0}]
set_property LOC SLICE_X160Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X164Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X159Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X169Y468 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr[7]_i_5}]
set_property LOC SLICE_X161Y480 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[3]_i_1}]
set_property LOC SLICE_X175Y470 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][2]}]
set_property LOC SLICE_X160Y468 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][18]}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[8]}]
set_property LOC SLICE_X161Y479 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][27]}]
set_property LOC SLICE_X153Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X175Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property LOC SLICE_X162Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_50}]
set_property LOC SLICE_X159Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__0}]
set_property LOC SLICE_X144Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[25]}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[2]_i_1}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[2]_i_1__0}]
set_property LOC SLICE_X165Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property LOC SLICE_X166Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[31]_i_27}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[0]_i_1__0}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[7]}]
set_property LOC SLICE_X148Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][20]_i_2}]
set_property LOC SLICE_X152Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_19}]
set_property LOC SLICE_X152Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_in[token]_i_1}]
set_property LOC SLICE_X155Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[1]_i_1}]
set_property LOC SLICE_X151Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_i_reg}]
set_property LOC SLICE_X152Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_5}]
set_property LOC SLICE_X168Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[2]_i_1__7}]
set_property LOC SLICE_X170Y462 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[7]_i_1__2}]
set_property LOC SLICE_X168Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_state[1]_i_13__0}]
set_property LOC SLICE_X170Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[8]}]
set_property LOC SLICE_X171Y466 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[2]}]
set_property LOC SLICE_X160Y481 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X167Y485 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X159Y486 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[1]}]
set_property LOC SLICE_X163Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[6]_i_1}]
set_property LOC SLICE_X175Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][5]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][20]}]
set_property LOC SLICE_X160Y476 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][28]}]
set_property LOC SLICE_X153Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X174Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X166Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_95}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7}]
set_property LOC SLICE_X150Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[26]}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[0]}]
set_property LOC SLICE_X191Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X165Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property LOC SLICE_X164Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__1}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[1]_i_1__0}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_we_out_i_1__0}]
set_property LOC SLICE_X148Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][21]_i_2}]
set_property LOC SLICE_X152Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_20}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_in_reg[token]}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[2]_i_1}]
set_property LOC SLICE_X157Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg}]
set_property LOC SLICE_X152Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_6}]
set_property LOC SLICE_X165Y478 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/FSM_onehot_state[1]_i_25__2}]
set_property LOC SLICE_X169Y461 [get_cells {readout/readout_ctrl/bank_addr_gen[0].ram_flags/s_dctr[6]_i_1__2}]
set_property LOC SLICE_X169Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/FSM_onehot_read_state_reg[0]}]
set_property LOC SLICE_X171Y469 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/reduced_daddr_reg[7]}]
set_property LOC SLICE_X171Y463 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ram_flags/s_raddr_reg[1]}]
set_property LOC SLICE_X161Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X164Y484 [get_cells {readout/readout_ctrl/bank_addr_gen[1].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X165Y488 [get_cells {readout/readout_ctrl/bank_addr_gen[2].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X169Y467 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/daddr_reg[0]}]
set_property LOC SLICE_X163Y482 [get_cells {readout/readout_ctrl/bank_addr_gen[3].ram_flags/s_max_occ[5]_i_1}]
set_property LOC SLICE_X175Y471 [get_cells {readout/readout_ctrl/bank_addr_gen[3].actr_reg[3][4]}]
set_property LOC SLICE_X158Y471 [get_cells {readout/readout_ctrl/dbus_mode_reg[0][data][data][1]}]
set_property LOC SLICE_X151Y464 [get_cells {readout/readout_ctrl/next_evt_reg[9]}]
set_property LOC SLICE_X161Y479 [get_cells {readout/readout_ctrl/mode_gen[0].ctrl/reg_reg[1][29]}]
set_property LOC SLICE_X166Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X175Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property LOC SLICE_X174Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[10]_i_147}]
set_property LOC SLICE_X151Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[27]}]
set_property LOC SLICE_X158Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[1]}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X174Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property LOC SLICE_X165Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__13}]
set_property LOC SLICE_X174Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/dctr[2]_i_1__0}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].cap_ctrl/init_word_we_out_reg}]
set_property LOC SLICE_X148Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_bus_out[data][data][22]_i_2}]
set_property LOC SLICE_X152Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/FSM_sequential_cyc_state[0]_i_21}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/dbus_tmt[token]_i_1}]
set_property LOC SLICE_X154Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/hdr_ctr[3]_i_1}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/rst_p_d1_reg_rep}]
set_property LOC SLICE_X152Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_en_i_7}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[28]_i_1__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/state_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[0]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__27}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_19}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_23}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[28]_i_199}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][21]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[40]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][23]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_152}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[0]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[6]_i_2__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[0]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[8]_i_171}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[4]_i_2__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[1]_i_1__4}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_l1a_reg_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_5__5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[25]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/state_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[9]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__26}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_19__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][30]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_54}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[28]_i_62}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][22]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[41]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][24]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_77}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[3]_i_1__3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[20]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[0]_i_4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[9]_i_159}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[6]_i_1__4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[2]_i_1__4}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[2]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[29]_i_2__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_always_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[11]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__29}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_19__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][31]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_55}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[29]_i_202}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][23]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[42]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][25]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[2]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[4]_i_1__3}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[22]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[1]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[10]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/sel[1]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[6]_i_2__3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[29]_i_1__6}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/token_d_in_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[10]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__28}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_19__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_119}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[29]_i_63}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][24]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[43]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][26]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[0]_i_1__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[7]_i_1__3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[23]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[1]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[11]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/sel[2]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[7]_i_1__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_2__5}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[22]_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_5__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[6]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__23}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_18}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][26]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_53}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[26]_i_120}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][18]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[37]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[6]_i_157}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[16]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[4]_i_161}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/sel[3]_i_2__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[10]_i_2__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__7}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[2]_i_1__5}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[20]_i_1__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/s_l1a_d_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[3]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[5]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__22}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_18__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][27]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_97}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[26]_i_21}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][19]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[38]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][20]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[7]_i_157}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[0]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[0]_i_1__3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[17]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[4]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[0]_i_3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[5]_i_165}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[2]_i_1__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_4__5}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[24]_i_1__4}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/state0_inferred__0/i__carry}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[8]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__25}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_18__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][28]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_108}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[27]_i_123}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[39]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][21]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[8]_i_159}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[1]_i_1__1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[1]_i_1__3}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[18]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[10]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[6]_i_165}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[5]_i_2__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_l1a_d_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[4]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__22}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_3__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[23]_i_1__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_6__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[7]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__24}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_18__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][29]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_181}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[27]_i_24}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][20]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][22]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_149}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[2]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[2]_i_1__3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[19]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[11]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[7]_i_165}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[3]_i_1__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_l1a_reg_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[0]_i_1__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_l1a_d_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[7]_i_1__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[2]_i_2__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry_i_4__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__34}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_21}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][8]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_122}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[31]_i_82}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][29]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[48]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][30]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_4__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[1]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[14]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[2]_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[6]_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[2]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry_i_3__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__33}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_22__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][9]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_193}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[3]_i_82}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[49]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][31]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_5__1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[2]_i_1}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[8]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[15]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[4]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__7}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[0]_i_1__7}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[12]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[3]_i_2__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr[0]_i_3}]
set_property BEL FIFO36E1 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/ctrs_fifo}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__36}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_22__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_20}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_25}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[4]_i_159}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][30]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][3]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[3]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[9]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[18]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_11__4}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[3]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__4}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[3]_i_1__1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr[0]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[3]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__35}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_22__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_21}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_65}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[4]_i_44}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][31]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[50]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][4]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[3]_i_2}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_mode_en_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[19]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_12__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__8}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[3]_i_1__4}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[13]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__30}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_20}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_190}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[2]_i_84}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][25]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[44]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][27]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[1]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[5]_i_1__3}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[24]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[4]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[16]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/sel[3]_i_1__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[8]_i_1__4}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[2]_i_1__4}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_always_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[12]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_20__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_22}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[30]_i_226}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][26]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[45]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][28]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[2]_i_1__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[6]_i_1__3}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[25]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[12]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/sel[3]_i_2__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[9]_i_2__3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state[3]_i_1__5}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[5]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[15]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__32}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_20__1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_55}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[30]_i_74}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][27]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[46]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][29]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__14}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_2__1}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[8]_i_2__3}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[28]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[13]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[0]_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state[0]_i_1__5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[4]_i_1__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[14]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__31}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_20__2}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_56}]
set_property BEL F7BMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[31]_i_275}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][28]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[47]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_3__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[8]_i_3__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[29]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[0]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[17]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[1]_i_1__3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_10__4}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[6]_i_2__6}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[16]_i_1__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[3]_i_1__7}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[7]_i_1__7}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[18]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[6]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][10]_i_3__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[0]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__41}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_24}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_8}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_22}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[7]_i_163}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[55]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][9]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state[3]_i_1__1}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[8]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__2}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[0]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[23]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__7}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_6__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[2]_i_1__6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[15]_i_1__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[5]_i_2__6}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[4]_i_1__7}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[17]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][10]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[9]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__40}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_24__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_89}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_247}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[7]_i_44}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[56]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/sel[1]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/ro_tok_out_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[1]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[24]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__7}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_11__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_7__4}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[4]_i_1__6}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[18]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[6]_i_1__7}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[6]_i_1__7}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][11]_i_3__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[4]_i_3__0}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__43}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_24__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_90}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_129}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[8]_i_169}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[57]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/sel[2]_i_1__2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/ro_tok_out_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[2]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[25]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_103}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_3__7}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_12__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_8__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[3]_i_1__6}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[17]_i_1__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[4]_i_2__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[5]_i_1__7}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[19]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[6]_i_2__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][11]_i_2__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[4]_i_2__0}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__42}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_24__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_142}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_130}]
set_property BEL F7BMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[8]_i_43}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[10]_i_195}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[58]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/sel[3]_i_1__2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[10]_i_1__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[0]_i_1__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[3]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[26]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_186}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__7}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_1__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_9__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[12]_i_1__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[5]_i_1__7}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__6}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[2]_i_1__7}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[14]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[0]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[0]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__38}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_23}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_45}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_66}]
set_property BEL F7BMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[5]_i_163}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[51]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[2]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_mode_en_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_1__4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[0]_i_1__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[10]_i_1__7}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__6}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[1]_i_1__7}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[13]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_1__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/ctrs_fifo_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[5]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__37}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_23__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_46}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_120}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[5]_i_45}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[52]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__4}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[5]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_mode_en_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[20]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_3__4}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[1]_i_1__6}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[14]_i_1__3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[2]_i_1__7}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[3]_i_1__7}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[16]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_2__1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[11]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][0]_i_3__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[8]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_23__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_47}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_121}]
set_property BEL F7BMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[6]_i_163}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][5]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[53]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[6]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_we_out_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[21]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_10__3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_4__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[0]_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__22}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[13]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[10]_i_2__6}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[6]_i_2__7}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[15]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_1__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[10]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][0]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[7]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__39}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_23__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_48}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_198}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[6]_i_44}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[54]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][8]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state[0]_i_1__1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[7]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_we_out_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[22]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_10__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_5__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[24]_i_1__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[28]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[0]_i_4__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[8]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][13]_i_3__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[8]_i_5__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__49}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_147}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_23}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[15]_i_152}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[62]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][11]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[2]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[14]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[3]_i_1__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[59]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[30]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][12]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[12]_i_147}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_7__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cap_state_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[8]_i_3__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[23]_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__24}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[25]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[0]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[8]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][13]_i_2__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[8]_i_4__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__48}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_5__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_43}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_45}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[16]_i_217}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[63]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][12]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[6]_i_2__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[15]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[4]_i_2__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[60]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rtok_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cycle_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[31]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][17]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[13]_i_150}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__18}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_8__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture[0]_i_1__4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[28]_i_1__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[5]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[1]_i_2__0}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_mode_en_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][14]_i_3__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[0]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__6}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_5__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_44}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_46}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[17]_i_165}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[64]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][17]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[3]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[16]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[6]_i_1__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/we_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cycle_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[32]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][13]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[14]_i_148}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_9__3}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture[1]_i_1__4}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[25]_i_1__3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[4]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[29]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[1]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[9]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][14]_i_2__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[9]_i_3__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__5}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_5__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_45}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_47}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[18]_i_147}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[65]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][13]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[4]_i_1__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[17]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[6]_i_2__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_i_2__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][0]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[33]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][14]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[15]_i_149}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/bank_sel[0]_i_1__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture[2]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[5]_i_1__6}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[1]_i_1__3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[7]_i_1__7}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[8]_i_3__7}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[22]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][12]_i_4__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[4]_i_5__0}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__45}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_25}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_193}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_201}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[9]_i_157}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[11]_i_149}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[59]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/sel[3]_i_2__2}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[5]_i_1__3}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[1]_i_1__3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[3]_i_2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/del_en_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_52}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_5__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_3__3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/bank_sel[0]_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[7]_i_1__6}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[19]_i_1__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[6]_i_2__6}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[8]_i_2__7}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[20]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[4]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][12]_i_2__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[4]_i_4__0}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__44}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_27}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_21}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_24}]
set_property BEL F7BMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[9]_i_43}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[12]_i_150}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/del_en_i_1__1}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[0]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[10]_i_2__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[2]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[2]_i_1__3}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[28]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[10]_i_151}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_4__3}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/bank_sel[1]_i_1__6}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[8]_i_2__6}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[22]_i_1__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[9]_i_2__6}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[24]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[7]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][12]_i_6__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[8]_i_3__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__47}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_28}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_81}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_264}]
set_property BEL B6LUT [get_cells readout/readout_ctrl/rc_csr/warn_i_1]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[13]_i_153}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[60]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__14}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[0]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[12]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[2]_i_1__3}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[56]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[29]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][10]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[11]_i_158}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_5__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/bank_sel_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[6]_i_1__6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[20]_i_1__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[8]_i_1__7}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[23]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][12]_i_5__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[8]_i_2__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__46}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_29}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_82}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_22}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[14]_i_151}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[61]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][10]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[1]_i_1__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[13]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[5]_i_2__2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[57]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[1]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[2]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][11]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[11]_i_87}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_6__3}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/bank_sel_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[8]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[5]_i_1__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_we_out_i_1__6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[2]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][18]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[0]_i_1__1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_8}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_21}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_144}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[23]_i_195}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/del_en_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][19]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[8]_i_3__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[22]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[0]_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][13]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[38]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_52}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__6}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture[0]_i_1__3}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[7]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[4]_i_1__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[1]_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][17]_i_4__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[0]_i_1__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_8__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_42}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_145}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[24]_i_165}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[23]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[1]_i_1__2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_l1a_d_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][14]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[39]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_1__3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][20]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[2]_i_172}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture[1]_i_1__3}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[0]_i_1__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[7]_i_1__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[3]_i_2__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][19]_i_4__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_8__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_43}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_225}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[25]_i_183}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[9]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][10]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][20]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[24]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[2]_i_1__2}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_l1a_reg_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][15]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_2__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][21]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[3]_i_169}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture[2]_i_1__3}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[31]_i_12}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[1]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[6]_i_1__3}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_we_out_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[3]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][19]_i_3__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[7]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[0]_i_1__2}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_8__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_81}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_24}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[26]_i_192}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/del_en_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][11]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][21]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[25]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][16]_i_1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[40]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_3__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][22]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[4]_i_155}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture[3]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[10]_i_1__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[2]_i_1__4}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[4]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[29]_i_2__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[7]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[4]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_mode_en_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][15]_i_3__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[2]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__8}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_80}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_48}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[19]_i_148}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[66]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][14]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[7]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[18]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[7]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_i_3__3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][10]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[34]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][18]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[16]_i_165}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/bank_sel[1]_i_1__5}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture[3]_i_1__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[29]_i_1__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_mode_en_i_2__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][15]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__7}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_6__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_153}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_8}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[20]_i_189}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[67]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][18]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[5]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[19]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[8]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__16}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][11]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[35]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[17]_i_99}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/bank_sel_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[6]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[3]_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__9}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[6]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[0]_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][17]_i_3__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[0]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_6__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_154}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_87}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[21]_i_191}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[68]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[6]_i_1__2}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[1]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[9]_i_2__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][12]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[36]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][16]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_103}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/bank_sel_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[5]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[2]_i_1__3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][16]_i_3__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[3]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__9}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_6__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_200}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_88}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[22]_i_191}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][16]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[8]_i_2__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[20]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][12]_i_3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[37]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][19]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_189}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cap_state_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[59]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[16]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[13]_i_201}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_i_2__7}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[1]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][22]_i_2__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[2]_i_1__0}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_4__1}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_44}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_274}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[30]_i_295}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/rst_r_reg_rep__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][18]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[7]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[3]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_10__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][19]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[45]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][27]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[9]_i_82}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[0]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[3]_i_1__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__10}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[1]_i_1__4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[57]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[12]_i_199}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__24}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/we_reg}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[2]_i_1__9}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[0]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][21]_i_2__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[1]_i_1__0}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_4__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_2__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_45}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_364}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[31]_i_366}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/sel_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][15]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][27]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[8]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[4]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][19]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[46]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][28]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__18}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[1]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[4]_i_2__4}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[2]_i_1__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/we_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[18]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[15]_i_200}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_reg}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[3]_i_1__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][2]_i_3__0}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[4]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_l1a_d_reg}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_2__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_84}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_19}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[3]_i_161}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec[4]_i_6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][16]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][28]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[5]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][1]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[47]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][29]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[2]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[6]_i_1__5}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_2__4}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[60]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[17]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[14]_i_200}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_i_3__7}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[1]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[2]_i_1__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][23]_i_2__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[3]_i_1__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_4__2}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_2__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_154}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_20}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[4]_i_205}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec[9]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][19]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][29]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[6]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[0]_i_181}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_11__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][20]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[48]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[6]_i_2__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__9}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_3__4}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[12]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[0]_i_185}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[57]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/ro_tok_out_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][1]_i_3__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/fifo_empty_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_9}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_156}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_293}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[27]_i_195}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/q_d0__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][12]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][22]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[28]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][16]_i_2}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[41]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_4__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][23]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[5]_i_159}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[5]_i_1__5}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__21}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[0]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[0]_i_101}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[56]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/ro_tok_out_i_1__6}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel_reg[0]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][1]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[9]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_9__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_157}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_186}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[28]_i_249}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/q_d_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][17]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][23]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[29]_i_1__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][17]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[42]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_5__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][24]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[6]_i_159}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[10]_i_2__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__9}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[56]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[14]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[11]_i_157}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[60]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[1]_i_1__9}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][20]_i_2__0}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[0]_i_1__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_9__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_202}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_187}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[29]_i_266}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/rst_r_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][13]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][24]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[5]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[29]_i_2__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][17]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[43]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_6__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][25]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[7]_i_159}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[2]_i_1__5}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[2]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[13]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[10]_i_202}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[59]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[0]_i_1__9}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][1]_i_4__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/fifo_full_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_9__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_21}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_27}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[2]_i_164}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/rst_r_reg_rep}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][14]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][25]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[6]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[2]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][18]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[44]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][26]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[8]_i_163}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[5]_i_2__4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[0]_i_1__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[24]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[3]_i_170}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__6}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[1]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cycle_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][4]_i_3__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_42}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_8}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[9]_i_199}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][23]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][4]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[57]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[14]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[13]_i_199}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_5__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][24]_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[52]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][5]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[2]_i_1__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[2]_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_106}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[23]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[2]_i_173}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt_reg[3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][4]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[2]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_d_in_reg}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_4__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_81}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_85}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][24]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[59]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[14]_i_198}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_6__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][25]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[53]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][6]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[6]_i_2__4}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_2__3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[28]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[5]_i_160}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][0]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][5]_i_3__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[5]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_4__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_155}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_86}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][25]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][6]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[60]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[16]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[15]_i_198}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_7__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][25]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[54]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][7]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[3]_i_1__4}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_3__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[25]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[4]_i_156}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__6}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[3]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cycle_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][5]_i_2__0}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[4]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_10__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_4__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_156}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_158}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/we_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[17]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[16]_i_159}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_8__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][26]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[55]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][8]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[4]_i_1__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_4__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state[0]_i_1__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_i_3__6}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[17]_i_171}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt_reg[0]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][31]_i_4__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[5]_i_2__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_raddr[0]_i_1__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_155}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_43}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[5]_i_207}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec_reg[4]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][2]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[7]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[0]_i_93}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_12__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][21]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[49]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][30]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[7]_i_1__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__21}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_4__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_i_2__6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[19]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[16]_i_167}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rtok_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[3]_i_2__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][31]_i_3__0}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[5]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_raddr[0]_i_1}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_3__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_19}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_44}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[6]_i_205}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec_reg[8]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][20]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][30]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[10]_i_199}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__16}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][22]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][31]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[8]_i_1__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__21}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_5__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[22]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[1]_i_188}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[2]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][3]_i_3__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_raddr[0]_i_1__2}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_3__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_201}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_45}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[7]_i_205}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec_reg[9]_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][21]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][31]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[12]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[11]_i_153}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_3__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][23]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[50]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[0]_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[0]_i_1__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[9]_i_2__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[20]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[1]_i_101}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][3]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_raddr[0]_i_1__1}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_3__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_41}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_46}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[8]_i_212}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][22]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[56]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[13]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[12]_i_197}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_4__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][24]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[51]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][4]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[1]_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[1]_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_106}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[6]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_6__6}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][14]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][8]_i_3__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[12]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_3__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_43}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_84}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][30]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[11]_i_150}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[22]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[3]_i_166}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/bank_sel_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][28]_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/del_en_i_1__5}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/sel[3]_i_2__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[8]_i_3__4}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_5__6}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][13]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][8]_i_2__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[11]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_82}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_85}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][31]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[12]_i_151}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[23]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[4]_i_152}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cap_state_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][29]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[60]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/fifo_empty_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[0]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_we_out_i_1__5}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][16]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][9]_i_3__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[13]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_6__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/addr[31]_i_22}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_170}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_162}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[13]_i_154}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[24]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[5]_i_156}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture[0]_i_1__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][29]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[61]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][10]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/fifo_full_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[12]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][15]_i_1__0}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][9]_i_2__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[12]_i_1__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_5__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/addr[31]_i_31}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_20}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_20}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[14]_i_152}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[25]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[6]_i_156}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__2}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture[1]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][2]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[62]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][11]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[0]_i_105}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[13]_i_1__2}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[7]_i_160}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_2__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[1]_i_1__6}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_l1a_reg_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][11]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][6]_i_3__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_12__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_7}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_19}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_20}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_i_2__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[18]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[17]_i_169}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_9__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][26]_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[56]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][9]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[7]_i_1__4}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_5__3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__8}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state[3]_i_1__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[29]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[6]_i_160}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[0]_i_1__6}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_l1a_d_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][10]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][6]_i_2__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc[0]_i_3__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_11__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_7__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_201}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_202}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][28]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][9]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_i_3__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[19]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[1]_i_184}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/bank_sel[0]_i_1__3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][27]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[57]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/sel[1]_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[5]_i_1__4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__4}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][16]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[9]_i_154}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_4__6}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][12]_i_3__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][7]_i_3__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[10]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_14__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_7__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_40}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_203}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][29]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[0]_i_177}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[1]_i_93}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/bank_sel[1]_i_1__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][27]_i_2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[58]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/sel[2]_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[6]_i_1__4}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[8]_i_165}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_3__6}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[2]_i_1__6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][12]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][7]_i_2__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[0]_i_2__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_13__0}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_7__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_42}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_208}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[10]_i_196}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[20]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[2]_i_169}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/bank_sel_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][28]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[59]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/sel[3]_i_1__6}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[8]_i_2__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][19]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/ro_tok_out_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_3__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][19]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[18]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_reg_i_4__0}]
set_property BEL D6LUT [get_cells readout/readout_ctrl/rc_csr/pend_i_2__8]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_88}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_89}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][9]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[19]_i_149}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_4__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][31]_i_2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[67]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][18]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[7]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[11]_i_159}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[18]_i_1__2}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/ro_tok_out_i_1__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_1__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][19]_i_1__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[token]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[17]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_reg_i_2__0}]
set_property BEL C6LUT [get_cells readout/readout_ctrl/rc_csr/pend_i_2__9]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_19}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_162}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[10]_i_144}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[1]_i_177}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_5__2}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][3]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[68]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][15]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[8]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[10]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[12]_i_146}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[19]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[5]_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[1]_i_1__8}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_5__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][20]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][11]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[1]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[4]_i_2__0}]
set_property BEL A6LUT [get_cells readout/readout_ctrl/rc_csr/rdy_i_3__0]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_20}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_20}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[11]_i_82}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[20]_i_190}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[6]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_6__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[0]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][4]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][16]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[11]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[12]_i_77}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[1]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[10]_i_1__6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[0]_i_1__8}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_4__6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][1]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][10]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[19]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[0]_i_1__0}]
set_property BEL A5LUT [get_cells readout/readout_ctrl/rc_csr/rdy_i_3__1]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_42}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_202}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[12]_i_79}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[21]_i_192}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[1]_i_1__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][5]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[7]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/del_en_i_1__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][19]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[13]_i_149}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[0]_i_1__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[20]_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][17]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][start]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[15]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_8__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/addr[31]_i_36}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_214}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_204}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[15]_i_153}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[28]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[7]_i_156}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture[2]_i_1__2}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][2]_i_2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[63]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][12]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[3]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state[0]_i_1__3}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[0]_i_187}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[14]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_we_out_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_11__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][16]_i_2__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][9]_i_4__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[14]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_7__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/addr[31]_i_37}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_215}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_205}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][6]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[16]_i_218}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[29]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[8]_i_157}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_1__2}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture[3]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][30]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[64]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][17]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[4]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state[3]_i_1__3}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_152}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[15]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rmw_input[1]_i_230}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_12__6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][18]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[init]_i_1__1}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[16]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_reg}]
set_property BEL C6LUT [get_cells readout/readout_ctrl/rc_csr/pend_i_2__10]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_221}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_210}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][7]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[17]_i_166}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[9]_i_150}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_2__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][30]_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[65]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][13]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[5]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state[5]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_153}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[16]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rmw_input[0]_i_229}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][17]_i_2__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][strobe]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[16]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_9__0}]
set_property BEL C6LUT [get_cells readout/readout_ctrl/rc_csr/pend_i_2__11]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_87}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_88}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][8]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[18]_i_148}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_3__2}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][31]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[66]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][14]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[6]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state[6]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_84}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[17]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[6]_i_1__6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[0]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/bank_sel[1]_i_1__8}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][25]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][17]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[24]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[8]_i_4__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][11]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_89}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_162}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[17]_i_86}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[26]_i_193}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rmw_input[1]_i_229}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[0]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][valid]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/q_d_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][17]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][23]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[57]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_1__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[15]_i_78}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__6}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[4]_i_1__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[28]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[4]_i_2__5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rtok_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/bank_sel[0]_i_1__8}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][24]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][16]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[23]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[8]_i_3__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][12]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_144}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_20}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[18]_i_82}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[27]_i_196}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/ro_tok_out_i_1__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[1]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[init]_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/del_en_i_1__3}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/rst_r_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][13]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][24]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[59]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[8]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_2__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[16]_i_163}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[7]_i_1__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[29]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[7]_i_1__6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__23}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[2]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/bank_sel_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][26]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][19]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[25]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[9]_i_3__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][13]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_145}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_202}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[19]_i_82}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[28]_i_250}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[10]_i_1__2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/ro_tok_out_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[2]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[token]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/rst_r_reg_rep}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][14]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][25]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[60]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[9]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_3__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[17]_i_98}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[5]_i_1__5}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[29]_i_2__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[6]_i_2__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__6}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/bank_sel_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][25]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][18]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[24]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[8]_i_5__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][14]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_189}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_203}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[20]_i_144}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[29]_i_267}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[5]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[0]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_2__2}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_fifo}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][10]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/rst_r_reg_rep__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][18]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][26]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[61]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out[29]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_4__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[1]_i_105}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[6]_i_1__5}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[2]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[2]_i_1__6}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_7__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][22]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][13]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[20]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[4]_i_4__0}]
set_property BEL B6LUT [get_cells readout/readout_ctrl/rc_csr/rdy_i_3__2]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_43}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_203}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[13]_i_82}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[22]_i_192}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_we_out_i_1__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[2]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][6]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][1]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[3]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[13]_i_80}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[1]_i_1__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[22]_i_1__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[10]_i_2__5}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[2]_i_1__8}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_6__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][21]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][12]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[20]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[4]_i_3__0}]
set_property BEL B5LUT [get_cells readout/readout_ctrl/rc_csr/rdy_i_4]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_44}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_208}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[14]_i_79}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[23]_i_196}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_we_out_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][7]_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[9]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][10]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][20]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[1]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[14]_i_147}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[2]_i_1__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[23]_i_1__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[3]_i_1__6}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_9__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][24]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][15]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[22]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[8]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_45}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_86}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[15]_i_80}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[24]_i_166}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][8]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/del_en_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][11]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][21]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[14]_i_77}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[6]_i_2__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[24]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[5]_i_2__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_8__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][23]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][14]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[21]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[4]_i_5__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][10]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_88}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_87}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[16]_i_172}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[25]_i_184}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rmw_input[0]_i_228}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][9]_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/q_d0__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][12]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][22]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[56]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[15]_i_148}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__6}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[3]_i_1__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[25]_i_1__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_l1a_reg_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][29]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[1]_i_1__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][24]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[5]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][19]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_144}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_209}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[25]_i_110}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[4]_i_206}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[4]_i_2__1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr[0]_i_1__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][14]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec_reg[8]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][20]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][30]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[66]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[15]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[5]_i_158}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[7]_i_1__2}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__10}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_l1a_d_reg}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture[3]_i_1__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][28]_i_2__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[0]_i_1__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][23]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[29]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][1]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_145}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_21}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[26]_i_121}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[5]_i_208}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[6]_i_1__2}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rtok_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr[1]_i_1__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][18]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec_reg[9]_i_2__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][21]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][31]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[67]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[16]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[6]_i_158}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[3]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__23}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[1]_i_1__5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][2]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[3]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][26]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[31]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][20]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_146}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_210}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[27]_i_124}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[6]_i_206}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[6]_i_2__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[0]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[3]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr[2]_i_1__4}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][15]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][22]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][3]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__4}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[17]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[7]_i_158}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[12]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__10}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[0]_i_1__5}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][29]_i_2__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[2]_i_1__3}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][25]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[30]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][21]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_189}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_215}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[28]_i_200}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[7]_i_206}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[7]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__15}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec[4]_i_6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][16]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][23]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[18]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[8]_i_161}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[13]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[9]_i_2__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__11}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture[0]_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][27]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][20]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[27]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][15]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_21}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_208}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[21]_i_144}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[2]_i_165}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[10]_i_2__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[1]_i_1__2}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_3__2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_10__6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][11]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/sel_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][15]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][27]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[62]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_5__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[1]_i_190}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__4}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[8]_i_2__5}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[3]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[8]_i_1__6}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cap_state_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][26]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[26]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][16]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_43}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_86}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[22]_i_146}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[30]_i_296}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[2]_i_1__2}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[2]_i_1__2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_4__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_rst_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][12]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec[4]_i_6__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][16]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][28]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[63]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[12]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_6__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[2]_i_171}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[8]_i_3__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[4]_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture[2]_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][28]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][22]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[28]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[3]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][17]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_44}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_87}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[23]_i_147}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[31]_i_367}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[5]_i_2__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[0]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_5__2}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/mode_evt_proc[0]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][17]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec[9]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][19]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][29]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[64]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[13]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[3]_i_168}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[5]_i_1__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[3]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture[1]_i_1__6}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][27]_i_2__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][21]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[28]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][18]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_80}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_168}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[24]_i_99}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[3]_i_162}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[3]_i_1__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[1]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rob_last_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][13]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec_reg[4]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[65]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[14]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[4]_i_154}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[6]_i_1__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[19]_i_46}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][3]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][31]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][26]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_178}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_20}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][18]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[3]_i_83}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/sel[3]_i_1__1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[4]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][22]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][28]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][9]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_8__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[23]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__20}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[18]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[18]_i_47}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][31]_i_2__0}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[4]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][30]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][27]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_179}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_85}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][14]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[4]_i_160}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/sel[3]_i_2__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_l1a_d_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state[0]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][23]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][29]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[0]_i_179}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_9__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[24]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[19]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_51}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[24]_i_56}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[0]_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][5]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_11__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][4]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[8]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][28]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_20}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_86}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][15]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[5]_i_164}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__6}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_l1a_reg_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state[3]_i_1__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][24]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[10]_i_197}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[25]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_184}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_100}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_10__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][4]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][29]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_21}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[0]_i_86}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][19]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[6]_i_164}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__15}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[0]_i_1__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][25]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][30]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[11]_i_151}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_i_2__4}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[28]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[20]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[0]_i_1__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][30]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][28]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][22]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_20}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_86}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][10]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[29]_i_203}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[8]_i_213}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[8]_i_1__2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec[9]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][19]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][24]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__6}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[19]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_42}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[14]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__23}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[2]_i_1__5}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[3]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][2]_i_2__0}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[4]_i_2__2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][23]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_42}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_87}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][11]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[2]_i_85}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[9]_i_200}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[9]_i_2__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__7}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[0]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[4]_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][25]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__5}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_83}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[15]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[17]_i_48}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[2]_i_1__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][31]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][24]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_43}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_156}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][12]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[30]_i_227}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/sel[1]_i_1__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[1]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[8]_i_1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][20]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][26]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][7]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__6}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[20]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_84}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[16]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_100}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[1]_i_1__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][30]_i_2__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[4]_i_3__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][29]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[4]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][25]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_80}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_197}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][13]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[31]_i_276}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/sel[2]_i_1__1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[3]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[9]_i_2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][21]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][27]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__7}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[22]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[17]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[11]_i_86}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_4__5}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_5__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[init]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_17__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][start]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rmw_input[1]_i_175}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][4]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_8}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[12]_i_41}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][21]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[11]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/sel[2]_i_1__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[18]_i_45}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[12]_i_1__1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][6]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[16]_i_219}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[5]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/we_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[28]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[11]_i_156}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_3__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_4__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][valid]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_16__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][9]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rmw_input[0]_i_175}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][4]_rep}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_89}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[12]_i_78}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][22]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[16]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/sel[3]_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[19]_i_44}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[13]_i_1__1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][30]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][7]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[17]_i_167}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[6]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_i_2__5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[29]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[12]_i_198}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_6__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[31]_i_23}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[1]}]
set_property BEL FIFO18E1 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_fifo}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_19__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][valid]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr[0]_i_1__11}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][4]_rep__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_90}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[13]_i_43}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][23]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[12]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/sel[3]_i_2__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_180}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_92}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[14]_i_1__1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][31]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][8]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[18]_i_149}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_i_3__5}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[12]_i_148}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__9}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_5__5}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[31]_i_13}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[token]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_18__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][strobe]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/ro_done_i_1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_142}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[13]_i_81}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][24]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[13]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_49}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[24]_i_54}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_10__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[15]_i_1__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][9]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[19]_i_150}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_we_out_i_1__3}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_reg}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_150}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[26]_i_59}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_11__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[2]_i_1__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][7]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_13__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][6]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/next_evt[0]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[6]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][2]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_45}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[10]_i_143}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][16]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[7]_i_164}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__15}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[1]_i_1__1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][26]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][31]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[12]_i_152}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_i_3__4}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[29]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[56]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[22]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_99}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[25]_i_58}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[1]_i_1__6}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][6]_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_12__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[9]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][30]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_46}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[10]_i_44}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][17]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[8]_i_170}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[2]_i_1__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[3]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][27]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][3]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[13]_i_155}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[2]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[57]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[23]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_203}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_1__5}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_3__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][9]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_15__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][8]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/readme_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][31]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_47}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[10]_i_45}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[9]_i_158}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_92}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][28]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[14]_i_153}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[59]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[24]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_201}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[27]_i_69}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_12__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_2__6}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][8]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_14__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][7]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/readme_i_1__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][3]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_48}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[11]_i_81}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][20]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[10]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/sel[1]_i_1__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[17]_i_46}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[0]_i_1__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][29]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][5]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[15]_i_154}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[4]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__7}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[60]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[25]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[15]_i_199}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_3__5}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/bank_sel_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[8]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_8__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_tmt[token]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_i_i_1__0}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_11}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][8]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_80}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[16]_i_171}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][29]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[19]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[11]_i_152}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__17}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[1]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_6}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][8]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[14]_i_80}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[23]_i_197}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__9}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[0]_i_1__6}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__20}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_we_out_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[15]_i_150}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_2__5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/bank_sel[1]_i_1__7}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__11}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[4]_i_1__0}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr[2]_i_1__10}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_7__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_in_reg[token]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_12__0}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][9]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_81}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[16]_i_44}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[11]_i_84}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_3__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[20]_i_1__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_2}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][9]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[15]_i_81}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[24]_i_167}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[1]_i_1__6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_we_out_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[17]_i_170}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_5__5}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cap_state_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__12}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_tmt_reg[token]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_11__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_142}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[17]_i_85}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][30]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[20]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[12]_i_145}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_4__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__8}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[22]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/sel[1]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[16]_i_173}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[25]_i_185}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[2]_i_1__6}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[16]_i_169}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_4__5}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/bank_sel_reg[1]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[9]_i_2__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_9__0}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_tmt[token]_i_2__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_i_reg}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_11__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][10]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_189}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[18]_i_20}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][31]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[21]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[12]_i_196}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_5__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[23]_i_1__1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_7}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/sel[2]_i_1__3}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[17]_i_87}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[26]_i_194}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__8}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[0]_i_178}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[13]_i_200}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__5}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_8__5}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[3]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/mode_evt_proc[0]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_21__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[token]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr[2]_i_1__11}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_10}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][5]_rep}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_186}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[14]_i_40}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][25]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[17]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_91}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[25]_i_56}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[16]_i_1__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][4]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[10]_i_145}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[1]_i_181}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_we_out_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[4]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[13]_i_151}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__5}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_7__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__7}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_rst_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_20__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[init]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr[1]_i_1__11}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_10__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][5]_rep__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_187}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[14]_i_78}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][26]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[14]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_146}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[26]_i_57}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[17]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/bit_shift[0]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[11]_i_83}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[20]_i_191}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__4}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[5]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[14]_i_199}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_1__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/bank_sel[0]_i_1__7}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec[9]_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr[1]_i_1__10}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_6__0}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_in[token]_i_1__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr_reg[1]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_10__1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][6]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_19}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[15]_i_41}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[15]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_198}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[27]_i_67}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_11__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[18]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/ctrs_fifo_i_2}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][6]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[12]_i_80}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[21]_i_193}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__19}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/ro_tok_out_i_1__3}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[6]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[14]_i_149}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_9__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__25}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec[4]_i_6__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr[0]_i_1__10}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_22__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr_reg[0]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_10__2}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][7]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_192}]
set_property BEL F7BMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[15]_i_79}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][28]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[18]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_200}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_12__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[19]_i_1__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][7]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[13]_i_83}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[22]_i_193}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/ro_tok_out_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[7]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[3]_i_171}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_102}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[4]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[13]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__12}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_14}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][15]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_189}]
set_property BEL F7BMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[20]_i_143}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][7]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[26]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[15]_i_147}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/bank_sel[0]_i_1__2}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__17}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[29]_i_2__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[2]_i_1__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/state_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[22]_i_147}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[30]_i_297}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[0]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/ro_tok_out_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[2]_i_174}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[0]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_102}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[12]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__11}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_14__0}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][16]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_21}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[20]_i_43}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][8]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[27]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[15]_i_197}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_1__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/bank_sel[1]_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__17}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[2]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[2]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/state_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[23]_i_148}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[31]_i_368}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_104}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[1]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[0]_i_1__7}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[5]_i_161}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[3]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[12]_i_1__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[15]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__14}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_14__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][17]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_83}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[21]_i_143}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][9]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[28]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/del_en_i_1__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[16]_i_161}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_2__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/bank_sel_reg[0]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[3]_i_1__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[3]_i_1}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/token_d_in_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[24]_i_100}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[3]_i_163}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[18]_i_48}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[1]_i_1__7}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[4]_i_157}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[2]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[0]_i_1__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[14]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__13}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_14__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][18]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_84}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[21]_i_44}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][0]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[29]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[17]_i_168}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_3__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/bank_sel_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_94}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[4]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[3]_i_2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_always_i_1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[25]_i_111}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[4]_i_207}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[19]_i_47}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[0]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[2]_i_1__7}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_187}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property BEL D5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture[1]_i_1__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__25}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state[3]_i_1__6}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_2__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[0]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_12__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][11]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_19}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[18]_i_81}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][3]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[22]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[13]_i_148}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_6__1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[24]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/sel[3]_i_1__3}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[18]_i_83}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[27]_i_197}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[1]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[0]_i_88}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[17]_i_97}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_6__5}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture[0]_i_1__5}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__11}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state[0]_i_1__6}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_10__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/err_i_1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_11__2}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][12]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_80}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[19]_i_19}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[23]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[13]_i_198}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_7__1}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__7}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[25]_i_1__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_5}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/sel[3]_i_2__3}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[19]_i_83}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[28]_i_251}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__8}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[2]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[1]_i_180}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_99}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__5}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture[3]_i_1__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[1]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_5__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[11]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__10}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_12}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][13]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_81}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[19]_i_81}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[24]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[14]_i_146}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_8__1}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[28]_i_1__1}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/s_l1a_d_i_1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[20]_i_145}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[29]_i_268}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__19}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rtok_i_1__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[1]_i_88}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_51}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture[2]_i_1__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__25}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[0]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_3__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[10]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_12__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][14]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_144}]
set_property BEL F7BMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[1]_i_86}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][6]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[25]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[14]_i_197}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_9__1}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__7}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[29]_i_1__2}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/state0_inferred__0/i__carry}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[21]_i_145}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[2]_i_166}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__19}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rtok_reg}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/ro_tok_out_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_81}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[18]_i_1__4}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_7__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[2]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[2]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__2}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_16}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][22]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_83}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[24]_i_20}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][14]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[33]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][13]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[2]_i_170}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture[3]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__6}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[12]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry_i_3}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[2]_i_86}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[9]_i_201}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[27]_i_70}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[4]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[0]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_155}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__6}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[17]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_2__0}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[1]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[1]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__19}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_16__0}]
set_property BEL DFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][23]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_163}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[24]_i_98}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][15]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[34]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][14]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[3]_i_167}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[13]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[6]_i_1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry_i_4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[30]_i_228}]
set_property BEL A5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/sel[1]_i_1__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[5]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[1]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[1]_i_1__5}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[1]_i_1__4}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_4__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[3]_i_1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[4]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__21}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_16__1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][24]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_21}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[25]_i_109}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][16]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[35]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][18]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[4]_i_153}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[14]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[6]_i_2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr[0]_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[31]_i_277}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/sel[2]_i_1__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[10]_i_1__4}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[6]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[0]_i_1__5}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[19]_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_3__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[2]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[3]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__20}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_16__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][25]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_52}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[25]_i_22}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][17]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[36]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][15]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[5]_i_157}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[2]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[15]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[2]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr[0]_i_5}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[3]_i_84}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/sel[3]_i_1__5}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[5]_i_1__4}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[7]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[7]_i_161}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__5}]
set_property BEL B5LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[1]_i_1__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__10}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[14]_i_1__4}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[0]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[17]}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__16}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_15}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][19]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_145}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[22]_i_145}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][10]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[2]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][10]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[17]_i_91}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_4__1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cap_state_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_94}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[5]_i_1__1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_always_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[26]_i_122}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[5]_i_209}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_104}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[10]}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[6]_i_161}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[0]_i_1__5}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[13]_i_1__4}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[16]}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__15}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_15__0}]
set_property BEL CFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_193}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[22]_i_46}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][11]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[30]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][11]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_182}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_5__1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture[0]_i_1__1}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[6]_i_1__1}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[0]}]
set_property BEL CARRY4 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[27]_i_125}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[6]_i_207}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[24]_i_57}]
set_property BEL A5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[11]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[1]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_153}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__5}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[0]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[16]_i_1__4}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_1__0}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[1]_i_1}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[19]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__18}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_15__1}]
set_property BEL AFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][20]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_21}]
set_property BEL F7BMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[23]_i_146}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][12]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[31]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][12]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_49}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_6__1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property BEL C5LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture[1]_i_1__1}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[7]_i_1__1}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_1__0}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry_i_1}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[28]_i_201}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[7]_i_207}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[25]_i_59}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[1]}]
set_property BEL D5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[2]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[8]_i_167}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__5}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[2]_i_1__5}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[15]_i_1__4}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/ctrs_fifo_i_2__0}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[0]_i_1__0}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[18]}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__17}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_15__2}]
set_property BEL BFF [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][21]}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_82}]
set_property BEL F7AMUX [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[23]_i_45}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][13]}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[32]}]
set_property BEL AFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][17]}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_91}]
set_property BEL BFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property BEL C5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture[2]_i_1__1}]
set_property BEL CFF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[0]}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_2}]
set_property BEL C6LUT [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry_i_2}]
set_property BEL A6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[29]_i_204}]
set_property BEL B6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[8]_i_214}]
set_property BEL D6LUT [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[26]_i_60}]
set_property BEL B5FF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[3]}]
set_property BEL DFF [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rtok_reg}]
set_property LOC SLICE_X151Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property LOC SLICE_X172Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[0]}]
set_property LOC SLICE_X149Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[28]_i_1__4}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/state_reg}]
set_property LOC SLICE_X158Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[0]}]
set_property LOC SLICE_X155Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__27}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_19}]
set_property LOC SLICE_X169Y482 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][2]}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_23}]
set_property LOC SLICE_X161Y474 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[28]_i_199}]
set_property LOC SLICE_X156Y476 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][21]}]
set_property LOC SLICE_X172Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[40]}]
set_property LOC SLICE_X153Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X164Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_152}]
set_property LOC SLICE_X154Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__2}]
set_property LOC SLICE_X164Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[0]}]
set_property LOC SLICE_X155Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[6]_i_2__3}]
set_property LOC SLICE_X153Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[1]}]
set_property LOC SLICE_X152Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[0]_i_1}]
set_property LOC SLICE_X155Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[1]}]
set_property LOC SLICE_X170Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[8]_i_171}]
set_property LOC SLICE_X150Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[4]_i_2__3}]
set_property LOC SLICE_X146Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[1]_i_1__4}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_l1a_reg_reg}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property LOC SLICE_X172Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_5__5}]
set_property LOC SLICE_X149Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[25]_i_1__4}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/state_i_1__0}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus_reg[3]}]
set_property LOC SLICE_X153Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[9]}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__26}]
set_property LOC SLICE_X165Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_19__0}]
set_property LOC SLICE_X165Y489 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][30]}]
set_property LOC SLICE_X160Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_54}]
set_property LOC SLICE_X165Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[28]_i_62}]
set_property LOC SLICE_X151Y484 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][22]}]
set_property LOC SLICE_X172Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[41]}]
set_property LOC SLICE_X162Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X168Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_77}]
set_property LOC SLICE_X154Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__1}]
set_property LOC SLICE_X164Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[1]}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[3]_i_1__3}]
set_property LOC SLICE_X153Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property LOC SLICE_X171Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[20]}]
set_property LOC SLICE_X152Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[0]_i_4}]
set_property LOC SLICE_X155Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[2]}]
set_property LOC SLICE_X172Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[0]}]
set_property LOC SLICE_X171Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[9]_i_159}]
set_property LOC SLICE_X143Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[6]_i_1__4}]
set_property LOC SLICE_X149Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[2]_i_1__4}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property LOC SLICE_X172Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[2]}]
set_property LOC SLICE_X149Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property LOC SLICE_X174Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[29]_i_2__4}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_always_i_1__0}]
set_property LOC SLICE_X150Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[11]}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__29}]
set_property LOC SLICE_X166Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_19__1}]
set_property LOC SLICE_X165Y491 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][31]}]
set_property LOC SLICE_X160Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_55}]
set_property LOC SLICE_X162Y479 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[29]_i_202}]
set_property LOC SLICE_X156Y476 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][23]}]
set_property LOC SLICE_X172Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[42]}]
set_property LOC SLICE_X156Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X154Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__1}]
set_property LOC SLICE_X164Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[2]}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[4]_i_1__3}]
set_property LOC SLICE_X153Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property LOC SLICE_X157Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[22]}]
set_property LOC SLICE_X152Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[1]_i_1}]
set_property LOC SLICE_X155Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[3]}]
set_property LOC SLICE_X174Y456 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X174Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/sel[1]_i_1__4}]
set_property LOC SLICE_X144Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[6]_i_2__3}]
set_property LOC SLICE_X146Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property LOC SLICE_X173Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property LOC SLICE_X172Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[1]}]
set_property LOC SLICE_X149Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[29]_i_1__6}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/token_d_in_i_1__0}]
set_property LOC SLICE_X158Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[10]}]
set_property LOC SLICE_X155Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__28}]
set_property LOC SLICE_X165Y478 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_19__2}]
set_property LOC SLICE_X168Y481 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][3]}]
set_property LOC SLICE_X165Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_119}]
set_property LOC SLICE_X165Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[29]_i_63}]
set_property LOC SLICE_X151Y484 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][24]}]
set_property LOC SLICE_X172Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[43]}]
set_property LOC SLICE_X167Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[0]_i_1__1}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[7]_i_1__3}]
set_property LOC SLICE_X153Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property LOC SLICE_X157Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[23]}]
set_property LOC SLICE_X153Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[1]_i_2}]
set_property LOC SLICE_X155Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[4]}]
set_property LOC SLICE_X174Y456 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X174Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/sel[2]_i_1__4}]
set_property LOC SLICE_X143Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[7]_i_1__4}]
set_property LOC SLICE_X149Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property LOC SLICE_X172Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_2__5}]
set_property LOC SLICE_X149Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property LOC SLICE_X156Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[22]_i_1__4}]
set_property LOC SLICE_X157Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_5__0}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus_reg[0]}]
set_property LOC SLICE_X152Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[6]}]
set_property LOC SLICE_X159Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__23}]
set_property LOC SLICE_X165Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_18}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][26]}]
set_property LOC SLICE_X157Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_53}]
set_property LOC SLICE_X155Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[26]_i_120}]
set_property LOC SLICE_X156Y476 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][18]}]
set_property LOC SLICE_X173Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[37]}]
set_property LOC SLICE_X173Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X176Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property LOC SLICE_X174Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[6]_i_157}]
set_property LOC SLICE_X141Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[3]}]
set_property LOC SLICE_X153Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property LOC SLICE_X186Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[16]}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[3]}]
set_property LOC SLICE_X155Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[0]}]
set_property LOC SLICE_X177Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[4]_i_161}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/sel[3]_i_2__5}]
set_property LOC SLICE_X143Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[10]_i_2__3}]
set_property LOC SLICE_X152Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__7}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[8]}]
set_property LOC SLICE_X156Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[1]}]
set_property LOC SLICE_X172Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[2]_i_1__5}]
set_property LOC SLICE_X155Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property LOC SLICE_X173Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[20]_i_1__4}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/s_l1a_d_i_1__0}]
set_property LOC SLICE_X178Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[3]_i_2}]
set_property LOC SLICE_X156Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[5]}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__22}]
set_property LOC SLICE_X166Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_18__0}]
set_property LOC SLICE_X165Y489 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][27]}]
set_property LOC SLICE_X159Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_97}]
set_property LOC SLICE_X154Y490 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[26]_i_21}]
set_property LOC SLICE_X160Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][19]}]
set_property LOC SLICE_X173Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[38]}]
set_property LOC SLICE_X156Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X176Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property LOC SLICE_X173Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[7]_i_157}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__1}]
set_property LOC SLICE_X164Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[0]_i_1__1}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[0]_i_1__3}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property LOC SLICE_X153Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property LOC SLICE_X186Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[17]}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[4]}]
set_property LOC SLICE_X155Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[0]_i_3}]
set_property LOC SLICE_X176Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[5]_i_165}]
set_property LOC SLICE_X143Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[2]_i_1__4}]
set_property LOC SLICE_X146Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property LOC SLICE_X153Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[9]}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[3]}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property LOC SLICE_X172Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_4__5}]
set_property LOC SLICE_X155Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[24]_i_1__4}]
set_property LOC SLICE_X157Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/state0_inferred__0/i__carry}]
set_property LOC SLICE_X181Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus_reg[2]}]
set_property LOC SLICE_X157Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[8]}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__25}]
set_property LOC SLICE_X165Y478 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_18__1}]
set_property LOC SLICE_X165Y491 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][28]}]
set_property LOC SLICE_X161Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_108}]
set_property LOC SLICE_X158Y479 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[27]_i_123}]
set_property LOC SLICE_X153Y467 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][1]}]
set_property LOC SLICE_X172Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[39]}]
set_property LOC SLICE_X153Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X173Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[8]_i_159}]
set_property LOC SLICE_X154Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__1}]
set_property LOC SLICE_X164Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[1]_i_1__1}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[1]_i_1__3}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property LOC SLICE_X153Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property LOC SLICE_X186Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[18]}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[5]}]
set_property LOC SLICE_X155Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[10]}]
set_property LOC SLICE_X176Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[6]_i_165}]
set_property LOC SLICE_X144Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[5]_i_2__3}]
set_property LOC SLICE_X146Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property LOC SLICE_X179Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_l1a_d_reg}]
set_property LOC SLICE_X165Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[4]}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__22}]
set_property LOC SLICE_X172Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_3__5}]
set_property LOC SLICE_X149Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[23]_i_1__4}]
set_property LOC SLICE_X157Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_6__0}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus_reg[1]}]
set_property LOC SLICE_X151Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[7]}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__24}]
set_property LOC SLICE_X166Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_18__2}]
set_property LOC SLICE_X165Y489 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][29]}]
set_property LOC SLICE_X162Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[25]_i_181}]
set_property LOC SLICE_X164Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[27]_i_24}]
set_property LOC SLICE_X156Y476 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][20]}]
set_property LOC SLICE_X174Y457 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X153Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X173Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_149}]
set_property LOC SLICE_X154Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__1}]
set_property LOC SLICE_X164Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[2]_i_1__1}]
set_property LOC SLICE_X155Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[2]_i_1__3}]
set_property LOC SLICE_X153Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property LOC SLICE_X186Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[19]}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[6]}]
set_property LOC SLICE_X155Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[11]}]
set_property LOC SLICE_X175Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[7]_i_165}]
set_property LOC SLICE_X144Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[3]_i_1__4}]
set_property LOC SLICE_X149Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property LOC SLICE_X181Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_l1a_reg_reg}]
set_property LOC SLICE_X173Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state[0]_i_1__4}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_l1a_d_reg}]
set_property LOC SLICE_X156Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property LOC SLICE_X160Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[1]}]
set_property LOC SLICE_X149Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__4}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[7]_i_1__4}]
set_property LOC SLICE_X162Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[2]_i_2__1}]
set_property LOC SLICE_X156Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry_i_4__0}]
set_property LOC SLICE_X160Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[2]}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__34}]
set_property LOC SLICE_X166Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_21}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][8]}]
set_property LOC SLICE_X166Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_122}]
set_property LOC SLICE_X164Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[31]_i_82}]
set_property LOC SLICE_X162Y479 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][29]}]
set_property LOC SLICE_X182Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[48]}]
set_property LOC SLICE_X162Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property LOC SLICE_X174Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_4__1}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[0]}]
set_property LOC SLICE_X137Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[2]}]
set_property LOC SLICE_X145Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[1]_i_1}]
set_property LOC SLICE_X155Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[8]}]
set_property LOC SLICE_X182Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X136Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property LOC SLICE_X143Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[2]_i_1__3}]
set_property LOC SLICE_X156Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[0]}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__4}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[6]_i_1__4}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[2]_i_1__2}]
set_property LOC SLICE_X156Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry_i_3__0}]
set_property LOC SLICE_X155Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[1]}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__33}]
set_property LOC SLICE_X165Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_22__0}]
set_property LOC SLICE_X167Y481 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][9]}]
set_property LOC SLICE_X166Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_193}]
set_property LOC SLICE_X156Y467 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[3]_i_82}]
set_property LOC SLICE_X158Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][2]}]
set_property LOC SLICE_X182Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[49]}]
set_property LOC SLICE_X167Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X158Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_5__1}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[1]}]
set_property LOC SLICE_X137Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[3]}]
set_property LOC SLICE_X145Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[2]_i_1}]
set_property LOC SLICE_X155Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[8]_i_1}]
set_property LOC SLICE_X182Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[15]}]
set_property LOC SLICE_X143Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property LOC SLICE_X143Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property LOC SLICE_X151Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property LOC SLICE_X170Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[4]}]
set_property LOC SLICE_X165Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property LOC SLICE_X156Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__7}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[0]_i_1__7}]
set_property LOC SLICE_X174Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[12]}]
set_property LOC SLICE_X160Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[3]_i_2__0}]
set_property LOC SLICE_X154Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr[0]_i_3}]
set_property LOC RAMB36_X9Y94 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/ctrs_fifo}]
set_property LOC SLICE_X157Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[4]}]
set_property LOC SLICE_X164Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__36}]
set_property LOC SLICE_X166Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_22__1}]
set_property LOC SLICE_X170Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_20}]
set_property LOC SLICE_X149Y493 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_25}]
set_property LOC SLICE_X157Y468 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[4]_i_159}]
set_property LOC SLICE_X153Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][30]}]
set_property LOC SLICE_X174Y457 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X178Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[0]}]
set_property LOC SLICE_X153Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[2]}]
set_property LOC SLICE_X137Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[4]}]
set_property LOC SLICE_X148Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[3]_i_1}]
set_property LOC SLICE_X155Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[9]}]
set_property LOC SLICE_X183Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[18]}]
set_property LOC SLICE_X144Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property LOC SLICE_X146Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property LOC SLICE_X170Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_11__4}]
set_property LOC SLICE_X151Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[3]}]
set_property LOC SLICE_X165Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property LOC SLICE_X154Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__4}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[0]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[3]_i_1__1}]
set_property LOC SLICE_X154Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr[0]_i_1__0}]
set_property LOC SLICE_X156Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[3]}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__35}]
set_property LOC SLICE_X165Y478 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_22__2}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_21}]
set_property LOC SLICE_X164Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_65}]
set_property LOC SLICE_X166Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[4]_i_44}]
set_property LOC SLICE_X156Y476 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][31]}]
set_property LOC SLICE_X182Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[50]}]
set_property LOC SLICE_X174Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X168Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[1]}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[3]}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__0}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[5]}]
set_property LOC SLICE_X145Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[3]_i_2}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_mode_en_i_1}]
set_property LOC SLICE_X183Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[19]}]
set_property LOC SLICE_X150Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property LOC SLICE_X143Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property LOC RAMB18_X13Y190 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo}]
set_property LOC SLICE_X170Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_12__4}]
set_property LOC SLICE_X159Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__8}]
set_property LOC SLICE_X145Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property LOC SLICE_X163Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[3]_i_1__4}]
set_property LOC SLICE_X156Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry}]
set_property LOC SLICE_X153Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[13]}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__30}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_20}]
set_property LOC SLICE_X169Y484 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][4]}]
set_property LOC SLICE_X168Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_190}]
set_property LOC SLICE_X153Y469 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[2]_i_84}]
set_property LOC SLICE_X149Y483 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][25]}]
set_property LOC SLICE_X182Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[44]}]
set_property LOC SLICE_X167Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[1]_i_1__1}]
set_property LOC SLICE_X153Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[5]_i_1__3}]
set_property LOC SLICE_X153Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[24]}]
set_property LOC SLICE_X155Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[4]_i_1}]
set_property LOC SLICE_X183Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[16]}]
set_property LOC SLICE_X174Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/sel[3]_i_1__4}]
set_property LOC SLICE_X143Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[8]_i_1__4}]
set_property LOC SLICE_X149Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property LOC RAMB18_X10Y188 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo}]
set_property LOC SLICE_X151Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property LOC SLICE_X172Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[3]}]
set_property LOC SLICE_X145Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[2]_i_1__4}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_always_reg}]
set_property LOC SLICE_X157Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[12]}]
set_property LOC SLICE_X150Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__3}]
set_property LOC SLICE_X165Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_20__0}]
set_property LOC SLICE_X169Y482 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][5]}]
set_property LOC SLICE_X148Y492 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_22}]
set_property LOC SLICE_X153Y474 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[30]_i_226}]
set_property LOC SLICE_X156Y476 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][26]}]
set_property LOC SLICE_X182Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[45]}]
set_property LOC SLICE_X167Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X167Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[2]_i_1__1}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[6]_i_1__3}]
set_property LOC SLICE_X153Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[25]}]
set_property LOC SLICE_X155Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[5]}]
set_property LOC SLICE_X182Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[12]}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/sel[3]_i_2__4}]
set_property LOC SLICE_X144Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[9]_i_2__3}]
set_property LOC SLICE_X146Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property LOC SLICE_X155Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state[3]_i_1__5}]
set_property LOC SLICE_X145Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[5]_i_1__4}]
set_property LOC SLICE_X156Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry_i_2__0}]
set_property LOC SLICE_X149Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[15]}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__32}]
set_property LOC SLICE_X166Y478 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_20__1}]
set_property LOC SLICE_X169Y482 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][6]}]
set_property LOC SLICE_X154Y490 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_55}]
set_property LOC SLICE_X165Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[30]_i_74}]
set_property LOC SLICE_X162Y479 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][27]}]
set_property LOC SLICE_X182Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[46]}]
set_property LOC SLICE_X167Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X167Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property LOC SLICE_X168Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__14}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_2__1}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[8]_i_2__3}]
set_property LOC SLICE_X153Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[28]}]
set_property LOC SLICE_X155Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[6]}]
set_property LOC SLICE_X182Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X136Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property LOC SLICE_X149Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[0]_i_1__3}]
set_property LOC SLICE_X151Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist_state[0]_i_1__5}]
set_property LOC SLICE_X145Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[4]_i_1__4}]
set_property LOC SLICE_X156Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr2_carry_i_1__0}]
set_property LOC SLICE_X158Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[14]}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__31}]
set_property LOC SLICE_X164Y478 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_20__2}]
set_property LOC SLICE_X169Y482 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][7]}]
set_property LOC SLICE_X154Y490 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[26]_i_56}]
set_property LOC SLICE_X156Y475 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[31]_i_275}]
set_property LOC SLICE_X160Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][28]}]
set_property LOC SLICE_X182Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[47]}]
set_property LOC SLICE_X156Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X168Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr[3]_i_3__1}]
set_property LOC SLICE_X156Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[8]_i_3__3}]
set_property LOC SLICE_X137Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[29]}]
set_property LOC SLICE_X145Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel[0]_i_1}]
set_property LOC SLICE_X155Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr_reg[7]}]
set_property LOC SLICE_X183Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[17]}]
set_property LOC SLICE_X143Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property LOC SLICE_X149Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state[1]_i_1__3}]
set_property LOC SLICE_X173Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_10__4}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[6]_i_2__6}]
set_property LOC SLICE_X159Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property LOC SLICE_X175Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[16]_i_1__3}]
set_property LOC SLICE_X161Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[3]_i_1__7}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[7]_i_1__7}]
set_property LOC SLICE_X174Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[18]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[6]_i_1__0}]
set_property LOC SLICE_X154Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[2]}]
set_property LOC SLICE_X157Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][10]_i_3__0}]
set_property LOC SLICE_X172Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[0]_i_1__0}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__41}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_24}]
set_property LOC SLICE_X148Y475 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_8}]
set_property LOC SLICE_X141Y492 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_22}]
set_property LOC SLICE_X153Y468 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[7]_i_163}]
set_property LOC SLICE_X153Y467 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][7]}]
set_property LOC SLICE_X182Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[55]}]
set_property LOC SLICE_X171Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X161Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state[3]_i_1__1}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[8]}]
set_property LOC SLICE_X156Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__2}]
set_property LOC SLICE_X148Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[0]_i_1__0}]
set_property LOC SLICE_X170Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[23]}]
set_property LOC SLICE_X178Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X143Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__7}]
set_property LOC SLICE_X173Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_6__4}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[2]_i_1__6}]
set_property LOC SLICE_X159Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property LOC SLICE_X174Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[15]_i_1__3}]
set_property LOC SLICE_X163Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[5]_i_2__6}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[4]_i_1__7}]
set_property LOC SLICE_X174Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[17]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[1]}]
set_property LOC SLICE_X154Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[1]}]
set_property LOC SLICE_X157Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][10]_i_2__0}]
set_property LOC SLICE_X157Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[9]}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__40}]
set_property LOC SLICE_X165Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_24__0}]
set_property LOC SLICE_X171Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_89}]
set_property LOC SLICE_X167Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_247}]
set_property LOC SLICE_X161Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[7]_i_44}]
set_property LOC SLICE_X158Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][8]}]
set_property LOC SLICE_X182Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[56]}]
set_property LOC SLICE_X173Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/sel[1]_i_1__2}]
set_property LOC SLICE_X161Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[0]}]
set_property LOC SLICE_X160Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/ro_tok_out_i_1__2}]
set_property LOC SLICE_X149Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[1]_i_1__0}]
set_property LOC SLICE_X170Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[24]}]
set_property LOC SLICE_X178Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property LOC RAMB36_X9Y98 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ram_reg}]
set_property LOC SLICE_X149Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__7}]
set_property LOC SLICE_X183Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_11__3}]
set_property LOC SLICE_X170Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_7__4}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[4]_i_1__6}]
set_property LOC SLICE_X159Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property LOC SLICE_X174Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[18]_i_1__3}]
set_property LOC SLICE_X163Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[6]_i_1__7}]
set_property LOC SLICE_X161Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[6]_i_1__7}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[1]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[2]}]
set_property LOC SLICE_X154Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[4]}]
set_property LOC SLICE_X150Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][11]_i_3__0}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[4]_i_3__0}]
set_property LOC SLICE_X153Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__43}]
set_property LOC SLICE_X166Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_24__1}]
set_property LOC SLICE_X172Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_90}]
set_property LOC SLICE_X165Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_129}]
set_property LOC SLICE_X159Y469 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[8]_i_169}]
set_property LOC SLICE_X153Y467 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][9]}]
set_property LOC SLICE_X182Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[57]}]
set_property LOC SLICE_X173Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/sel[2]_i_1__2}]
set_property LOC SLICE_X161Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property LOC SLICE_X168Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[1]}]
set_property LOC SLICE_X149Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/ro_tok_out_reg}]
set_property LOC SLICE_X149Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[2]_i_1__0}]
set_property LOC SLICE_X172Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[25]}]
set_property LOC SLICE_X179Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X150Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_103}]
set_property LOC SLICE_X148Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_3__7}]
set_property LOC SLICE_X184Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_12__3}]
set_property LOC SLICE_X173Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_8__4}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[3]_i_1__6}]
set_property LOC SLICE_X159Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property LOC SLICE_X174Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[17]_i_1__3}]
set_property LOC SLICE_X164Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[4]_i_2__6}]
set_property LOC SLICE_X161Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[5]_i_1__7}]
set_property LOC SLICE_X173Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[19]}]
set_property LOC SLICE_X162Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[6]_i_2__0}]
set_property LOC SLICE_X154Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[3]}]
set_property LOC SLICE_X150Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][11]_i_2__0}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[4]_i_2__0}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__42}]
set_property LOC SLICE_X165Y478 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_24__2}]
set_property LOC SLICE_X166Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_142}]
set_property LOC SLICE_X165Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_130}]
set_property LOC SLICE_X161Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[8]_i_43}]
set_property LOC SLICE_X158Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[10]_i_195}]
set_property LOC SLICE_X182Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[58]}]
set_property LOC SLICE_X173Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/sel[3]_i_1__2}]
set_property LOC SLICE_X161Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[3]}]
set_property LOC SLICE_X163Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[10]_i_1__3}]
set_property LOC SLICE_X157Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[0]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[0]_i_1__3}]
set_property LOC SLICE_X149Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[3]_i_1__0}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[26]}]
set_property LOC SLICE_X179Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property LOC SLICE_X149Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_186}]
set_property LOC SLICE_X149Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__7}]
set_property LOC SLICE_X159Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_1__3}]
set_property LOC SLICE_X172Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_9__4}]
set_property LOC SLICE_X155Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property LOC SLICE_X175Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[12]_i_1__3}]
set_property LOC SLICE_X163Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[5]_i_1__7}]
set_property LOC SLICE_X154Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__6}]
set_property LOC SLICE_X160Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[2]_i_1__7}]
set_property LOC SLICE_X173Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[14]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[0]}]
set_property LOC SLICE_X154Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[0]_i_2}]
set_property LOC SLICE_X155Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[6]}]
set_property LOC SLICE_X162Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__38}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_23}]
set_property LOC SLICE_X170Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_45}]
set_property LOC SLICE_X164Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[27]_i_66}]
set_property LOC SLICE_X157Y468 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[5]_i_163}]
set_property LOC SLICE_X153Y467 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][3]}]
set_property LOC SLICE_X182Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[51]}]
set_property LOC SLICE_X179Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X161Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[2]}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[4]}]
set_property LOC SLICE_X153Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__0}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[6]}]
set_property LOC SLICE_X145Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X156Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_mode_en_i_2}]
set_property LOC SLICE_X172Y456 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[1]}]
set_property LOC SLICE_X144Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property LOC SLICE_X143Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property LOC SLICE_X160Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_1__4}]
set_property LOC SLICE_X155Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[0]_i_1__3}]
set_property LOC SLICE_X164Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[10]_i_1__7}]
set_property LOC SLICE_X154Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__6}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[1]_i_1__7}]
set_property LOC SLICE_X175Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[13]}]
set_property LOC SLICE_X158Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_1__1}]
set_property LOC SLICE_X154Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[0]}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/ctrs_fifo_i_1__0}]
set_property LOC SLICE_X157Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[5]}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__37}]
set_property LOC SLICE_X165Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_23__0}]
set_property LOC SLICE_X171Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_46}]
set_property LOC SLICE_X165Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_120}]
set_property LOC SLICE_X168Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[5]_i_45}]
set_property LOC SLICE_X153Y467 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][4]}]
set_property LOC SLICE_X182Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[52]}]
set_property LOC SLICE_X174Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X160Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__4}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/dctr_reg[3]}]
set_property LOC SLICE_X153Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[5]}]
set_property LOC SLICE_X156Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__0}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[7]}]
set_property LOC SLICE_X145Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_mode_en_reg}]
set_property LOC SLICE_X182Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[20]}]
set_property LOC SLICE_X143Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property LOC SLICE_X143Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_3__4}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[1]_i_1__6}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property LOC SLICE_X173Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[14]_i_1__3}]
set_property LOC SLICE_X161Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[2]_i_1__7}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[3]_i_1__7}]
set_property LOC SLICE_X175Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[16]}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_2__1}]
set_property LOC SLICE_X154Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[11]}]
set_property LOC SLICE_X157Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][0]_i_3__0}]
set_property LOC SLICE_X159Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[8]}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__4}]
set_property LOC SLICE_X166Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_23__1}]
set_property LOC SLICE_X172Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_47}]
set_property LOC SLICE_X165Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_121}]
set_property LOC SLICE_X153Y469 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[6]_i_163}]
set_property LOC SLICE_X153Y467 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][5]}]
set_property LOC SLICE_X182Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[53]}]
set_property LOC SLICE_X174Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X158Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[6]}]
set_property LOC SLICE_X157Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__3}]
set_property LOC SLICE_X159Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_we_out_i_1__2}]
set_property LOC SLICE_X145Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel_reg[2]}]
set_property LOC SLICE_X182Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[21]}]
set_property LOC SLICE_X193Y478 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__3}]
set_property LOC SLICE_X143Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property LOC SLICE_X143Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property LOC SLICE_X182Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_10__3}]
set_property LOC SLICE_X172Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_4__4}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[0]_i_1__6}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__22}]
set_property LOC SLICE_X175Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[13]_i_1__3}]
set_property LOC SLICE_X163Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[10]_i_2__6}]
set_property LOC SLICE_X160Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[6]_i_2__7}]
set_property LOC SLICE_X175Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[15]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_1__2}]
set_property LOC SLICE_X154Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[10]}]
set_property LOC SLICE_X157Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][0]_i_2__0}]
set_property LOC SLICE_X149Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_type_reg[7]}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__39}]
set_property LOC SLICE_X165Y478 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_23__2}]
set_property LOC SLICE_X167Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[0]_i_48}]
set_property LOC SLICE_X166Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[28]_i_198}]
set_property LOC SLICE_X167Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[6]_i_44}]
set_property LOC SLICE_X153Y467 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][6]}]
set_property LOC SLICE_X182Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[54]}]
set_property LOC SLICE_X179Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X161Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state[0]_i_1__1}]
set_property LOC SLICE_X156Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[7]}]
set_property LOC SLICE_X156Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__2}]
set_property LOC SLICE_X159Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_we_out_reg}]
set_property LOC SLICE_X145Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/bank_sel_reg[3]}]
set_property LOC SLICE_X182Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[22]}]
set_property LOC SLICE_X178Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property LOC SLICE_X143Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property LOC SLICE_X149Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_10__0}]
set_property LOC SLICE_X171Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/addr_fifo_i_5__4}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[0]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[24]_i_1__3}]
set_property LOC SLICE_X164Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property LOC SLICE_X165Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[3]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[28]}]
set_property LOC SLICE_X159Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[0]_i_4__0}]
set_property LOC SLICE_X154Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[8]_i_1__0}]
set_property LOC SLICE_X156Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][13]_i_3__0}]
set_property LOC SLICE_X165Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[8]_i_5__0}]
set_property LOC SLICE_X153Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__49}]
set_property LOC SLICE_X167Y483 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_5}]
set_property LOC SLICE_X163Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_147}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_23}]
set_property LOC SLICE_X152Y470 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[15]_i_152}]
set_property LOC SLICE_X182Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[62]}]
set_property LOC SLICE_X174Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X168Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property LOC SLICE_X158Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[2]_i_1__2}]
set_property LOC SLICE_X187Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[14]_i_1__0}]
set_property LOC SLICE_X155Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[3]_i_1__3}]
set_property LOC SLICE_X157Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[59]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X149Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt_reg[3]}]
set_property LOC SLICE_X172Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[30]}]
set_property LOC SLICE_X178Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X156Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X149Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[12]_i_147}]
set_property LOC SLICE_X185Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_7__3}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cap_state_reg}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[8]_i_3__6}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[23]_i_1__3}]
set_property LOC SLICE_X161Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property LOC SLICE_X165Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__24}]
set_property LOC SLICE_X161Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[2]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[25]}]
set_property LOC SLICE_X159Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[0]_i_1__0}]
set_property LOC SLICE_X154Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[8]}]
set_property LOC SLICE_X156Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][13]_i_2__0}]
set_property LOC SLICE_X165Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[8]_i_4__0}]
set_property LOC SLICE_X153Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__48}]
set_property LOC SLICE_X168Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_5__0}]
set_property LOC SLICE_X163Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_43}]
set_property LOC SLICE_X157Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_45}]
set_property LOC SLICE_X156Y475 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[16]_i_217}]
set_property LOC SLICE_X182Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[63]}]
set_property LOC SLICE_X155Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X168Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property LOC SLICE_X158Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[6]_i_2__2}]
set_property LOC SLICE_X187Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[15]_i_1__0}]
set_property LOC SLICE_X156Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[4]_i_2__2}]
set_property LOC SLICE_X157Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[60]}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rtok_reg}]
set_property LOC SLICE_X147Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cycle_i_1}]
set_property LOC SLICE_X172Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[31]}]
set_property LOC SLICE_X179Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X157Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X146Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[13]_i_150}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__18}]
set_property LOC SLICE_X184Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_8__3}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture[0]_i_1__4}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[2]}]
set_property LOC SLICE_X176Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[28]_i_1__3}]
set_property LOC SLICE_X161Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property LOC SLICE_X155Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property LOC SLICE_X161Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[5]}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[2]}]
set_property LOC SLICE_X159Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[1]_i_2__0}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_mode_en_i_1__0}]
set_property LOC SLICE_X150Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][14]_i_3__0}]
set_property LOC SLICE_X172Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[0]}]
set_property LOC SLICE_X150Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__6}]
set_property LOC SLICE_X168Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_5__1}]
set_property LOC SLICE_X160Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_44}]
set_property LOC SLICE_X164Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_46}]
set_property LOC SLICE_X153Y473 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[17]_i_165}]
set_property LOC SLICE_X182Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[64]}]
set_property LOC SLICE_X156Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X160Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[3]_i_1__2}]
set_property LOC SLICE_X186Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[16]_i_1__0}]
set_property LOC SLICE_X157Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[6]_i_1__3}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/we_reg}]
set_property LOC SLICE_X152Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[0]}]
set_property LOC SLICE_X152Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cycle_reg}]
set_property LOC SLICE_X172Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[32]}]
set_property LOC SLICE_X179Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X156Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X144Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[14]_i_148}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property LOC SLICE_X184Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_9__3}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture[1]_i_1__4}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[1]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[25]_i_1__3}]
set_property LOC SLICE_X161Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property LOC SLICE_X165Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[4]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[29]}]
set_property LOC SLICE_X159Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_sequential_cyc_state[1]_i_1__0}]
set_property LOC SLICE_X154Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[9]}]
set_property LOC SLICE_X156Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][14]_i_2__0}]
set_property LOC SLICE_X165Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[9]_i_3__0}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__5}]
set_property LOC SLICE_X167Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_5__2}]
set_property LOC SLICE_X163Y495 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_45}]
set_property LOC SLICE_X168Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_47}]
set_property LOC SLICE_X154Y476 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[18]_i_147}]
set_property LOC SLICE_X182Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[65]}]
set_property LOC SLICE_X155Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X160Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[4]_i_1__2}]
set_property LOC SLICE_X186Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[17]_i_1__0}]
set_property LOC SLICE_X156Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[6]_i_2__2}]
set_property LOC SLICE_X157Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_i_2__3}]
set_property LOC SLICE_X152Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[1]}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][0]_i_1}]
set_property LOC SLICE_X172Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[33]}]
set_property LOC SLICE_X179Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X156Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X147Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[15]_i_149}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property LOC SLICE_X178Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/bank_sel[0]_i_1__5}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture[2]_i_1__4}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[5]_i_1__6}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[1]_i_1__3}]
set_property LOC SLICE_X163Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[7]_i_1__7}]
set_property LOC SLICE_X161Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[8]_i_3__7}]
set_property LOC SLICE_X156Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[22]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[4]}]
set_property LOC SLICE_X154Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[5]}]
set_property LOC SLICE_X156Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][12]_i_4__0}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[4]_i_5__0}]
set_property LOC SLICE_X157Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__45}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_25}]
set_property LOC SLICE_X167Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_193}]
set_property LOC SLICE_X166Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_201}]
set_property LOC SLICE_X156Y469 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[9]_i_157}]
set_property LOC SLICE_X152Y469 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[11]_i_149}]
set_property LOC SLICE_X182Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[59]}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/sel[3]_i_2__2}]
set_property LOC SLICE_X161Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property LOC SLICE_X169Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist_state_reg[4]}]
set_property LOC SLICE_X157Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[5]_i_1__3}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[1]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[1]_i_1__3}]
set_property LOC SLICE_X149Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt[3]_i_2}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[27]}]
set_property LOC SLICE_X178Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X176Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/del_en_i_1__6}]
set_property LOC SLICE_X150Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[0]_i_52}]
set_property LOC SLICE_X148Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_5__4}]
set_property LOC SLICE_X181Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_3__3}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/bank_sel[0]_i_1__6}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[7]_i_1__6}]
set_property LOC SLICE_X173Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[19]_i_1__3}]
set_property LOC SLICE_X161Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[6]_i_2__6}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr[8]_i_2__7}]
set_property LOC SLICE_X173Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[20]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[3]}]
set_property LOC SLICE_X154Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[4]_i_1__0}]
set_property LOC SLICE_X160Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][12]_i_2__0}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[4]_i_4__0}]
set_property LOC SLICE_X153Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__44}]
set_property LOC SLICE_X165Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_27}]
set_property LOC SLICE_X157Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_21}]
set_property LOC SLICE_X141Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_24}]
set_property LOC SLICE_X167Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[9]_i_43}]
set_property LOC SLICE_X153Y470 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[12]_i_150}]
set_property LOC SLICE_X174Y458 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X173Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/del_en_i_1__1}]
set_property LOC SLICE_X161Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property LOC SLICE_X173Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[0]_i_1__0}]
set_property LOC SLICE_X161Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[10]_i_2__2}]
set_property LOC SLICE_X156Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[2]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[2]_i_1__3}]
set_property LOC SLICE_X149Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt_reg[0]}]
set_property LOC SLICE_X172Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[28]}]
set_property LOC SLICE_X179Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X177Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X149Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[10]_i_151}]
set_property LOC SLICE_X149Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__4}]
set_property LOC SLICE_X185Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_4__3}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/bank_sel[1]_i_1__6}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[8]_i_2__6}]
set_property LOC SLICE_X157Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[22]_i_1__3}]
set_property LOC SLICE_X163Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[9]_i_2__6}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[1]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[24]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[6]}]
set_property LOC SLICE_X154Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[7]}]
set_property LOC SLICE_X150Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][12]_i_6__0}]
set_property LOC SLICE_X165Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[8]_i_3__0}]
set_property LOC SLICE_X153Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__47}]
set_property LOC SLICE_X169Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_28}]
set_property LOC SLICE_X161Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_81}]
set_property LOC SLICE_X167Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[29]_i_264}]
set_property LOC SLICE_X159Y478 [get_cells readout/readout_ctrl/rc_csr/warn_i_1]
set_property LOC SLICE_X156Y470 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[13]_i_153}]
set_property LOC SLICE_X182Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[60]}]
set_property LOC SLICE_X174Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X167Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__14}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[0]_i_1__2}]
set_property LOC SLICE_X187Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[12]_i_1__0}]
set_property LOC SLICE_X155Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[2]_i_1__3}]
set_property LOC SLICE_X157Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[56]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X149Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt_reg[1]}]
set_property LOC SLICE_X172Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[29]}]
set_property LOC SLICE_X179Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X170Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X145Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[11]_i_158}]
set_property LOC SLICE_X149Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__3}]
set_property LOC SLICE_X185Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_5__3}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[6]_i_1__6}]
set_property LOC SLICE_X175Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[20]_i_1__3}]
set_property LOC SLICE_X163Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[8]_i_1__7}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[0]}]
set_property LOC SLICE_X157Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[23]}]
set_property LOC SLICE_X162Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/FSM_onehot_state_reg[5]}]
set_property LOC SLICE_X154Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_ctr_reg[6]}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][12]_i_5__0}]
set_property LOC SLICE_X165Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec[8]_i_2__0}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__46}]
set_property LOC SLICE_X165Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_29}]
set_property LOC SLICE_X161Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[10]_i_82}]
set_property LOC SLICE_X162Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_22}]
set_property LOC SLICE_X152Y470 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[14]_i_151}]
set_property LOC SLICE_X182Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[61]}]
set_property LOC SLICE_X173Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X167Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[1]_i_1__2}]
set_property LOC SLICE_X186Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[13]_i_1__0}]
set_property LOC SLICE_X156Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[5]_i_2__2}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[57]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X149Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/cnt_reg[2]}]
set_property LOC SLICE_X172Y456 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X178Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X177Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X163Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[11]_i_87}]
set_property LOC SLICE_X183Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/addr_fifo_i_6__3}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[8]}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[5]_i_1__3}]
set_property LOC SLICE_X163Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property LOC SLICE_X174Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__6}]
set_property LOC SLICE_X161Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property LOC SLICE_X169Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[0]}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_we_out_i_1__6}]
set_property LOC SLICE_X161Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[2]_i_1__0}]
set_property LOC SLICE_X157Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][18]_i_2__0}]
set_property LOC SLICE_X165Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[6]}]
set_property LOC SLICE_X163Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[0]_i_1__1}]
set_property LOC SLICE_X166Y483 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_8}]
set_property LOC SLICE_X156Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_21}]
set_property LOC SLICE_X165Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_144}]
set_property LOC SLICE_X157Y477 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[23]_i_195}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/del_en_i_1__0}]
set_property LOC SLICE_X173Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X159Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[8]_i_3__2}]
set_property LOC SLICE_X157Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[22]_i_1__0}]
set_property LOC SLICE_X163Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property LOC SLICE_X155Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[0]_i_1__2}]
set_property LOC SLICE_X165Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[4]}]
set_property LOC SLICE_X164Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][13]_i_1}]
set_property LOC SLICE_X172Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[38]}]
set_property LOC SLICE_X176Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X177Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X150Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_52}]
set_property LOC SLICE_X152Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__6}]
set_property LOC SLICE_X184Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture[0]_i_1__3}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[3]}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[7]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[4]_i_1__3}]
set_property LOC SLICE_X163Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property LOC SLICE_X161Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[7]}]
set_property LOC SLICE_X161Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[1]_i_1__4}]
set_property LOC SLICE_X160Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][17]_i_4__0}]
set_property LOC SLICE_X165Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[5]}]
set_property LOC SLICE_X168Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[0]_i_1__0}]
set_property LOC SLICE_X165Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_8__0}]
set_property LOC SLICE_X152Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_42}]
set_property LOC SLICE_X165Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_145}]
set_property LOC SLICE_X155Y482 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[24]_i_165}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X175Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X173Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[0]}]
set_property LOC SLICE_X157Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[23]_i_1__0}]
set_property LOC SLICE_X155Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[1]_i_1__2}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_l1a_d_reg}]
set_property LOC SLICE_X161Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][14]_i_1}]
set_property LOC SLICE_X172Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[39]}]
set_property LOC SLICE_X176Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_1__3}]
set_property LOC SLICE_X156Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X144Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[2]_i_172}]
set_property LOC SLICE_X144Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property LOC SLICE_X184Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture[1]_i_1__3}]
set_property LOC SLICE_X151Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[0]_i_1__4}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[7]_i_1__3}]
set_property LOC RAMB36_X12Y98 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ram_reg}]
set_property LOC SLICE_X176Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X161Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property LOC SLICE_X188Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[2]}]
set_property LOC SLICE_X161Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[3]_i_2__0}]
set_property LOC SLICE_X161Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][19]_i_4__0}]
set_property LOC SLICE_X165Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[8]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_1}]
set_property LOC SLICE_X166Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_8__1}]
set_property LOC SLICE_X161Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_43}]
set_property LOC SLICE_X165Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_225}]
set_property LOC SLICE_X156Y482 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[25]_i_183}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X155Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[1]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[24]_i_1__0}]
set_property LOC SLICE_X155Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[2]_i_1__2}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_l1a_reg_reg}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][15]_i_1}]
set_property LOC SLICE_X172Y456 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X180Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_2__3}]
set_property LOC SLICE_X158Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X146Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[3]_i_169}]
set_property LOC SLICE_X149Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property LOC SLICE_X181Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture[2]_i_1__3}]
set_property LOC SLICE_X151Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property LOC SLICE_X158Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[31]_i_12}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[1]_i_1__4}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[6]_i_1__3}]
set_property LOC SLICE_X164Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property LOC SLICE_X176Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property LOC SLICE_X161Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property LOC SLICE_X188Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[1]}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_we_out_reg}]
set_property LOC SLICE_X160Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[3]_i_1__0}]
set_property LOC SLICE_X149Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][19]_i_3__0}]
set_property LOC SLICE_X165Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[7]}]
set_property LOC SLICE_X167Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[0]_i_1__2}]
set_property LOC SLICE_X165Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_8__2}]
set_property LOC SLICE_X166Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_81}]
set_property LOC SLICE_X143Y493 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_24}]
set_property LOC SLICE_X155Y477 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[26]_i_192}]
set_property LOC SLICE_X152Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X172Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X156Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X158Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[2]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[25]_i_1__0}]
set_property LOC SLICE_X155Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property LOC SLICE_X155Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][16]_i_1}]
set_property LOC SLICE_X172Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[40]}]
set_property LOC SLICE_X180Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_3__3}]
set_property LOC SLICE_X163Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X147Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[4]_i_155}]
set_property LOC SLICE_X144Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property LOC SLICE_X181Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture[3]_i_1__3}]
set_property LOC SLICE_X144Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[10]_i_1__5}]
set_property LOC SLICE_X153Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__5}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr[2]_i_1__4}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[4]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[29]_i_2__3}]
set_property LOC SLICE_X164Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[7]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[4]}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_mode_en_reg}]
set_property LOC SLICE_X149Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][15]_i_3__0}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[2]}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__8}]
set_property LOC SLICE_X167Y483 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_6}]
set_property LOC SLICE_X163Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[11]_i_80}]
set_property LOC SLICE_X162Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_48}]
set_property LOC SLICE_X156Y471 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[19]_i_148}]
set_property LOC SLICE_X185Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[66]}]
set_property LOC SLICE_X155Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[7]_i_1__2}]
set_property LOC SLICE_X186Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[18]_i_1__0}]
set_property LOC SLICE_X157Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[7]_i_1__3}]
set_property LOC SLICE_X154Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_i_3__3}]
set_property LOC SLICE_X152Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[2]}]
set_property LOC SLICE_X159Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][10]_i_1}]
set_property LOC SLICE_X172Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[34]}]
set_property LOC SLICE_X179Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X157Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X144Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[16]_i_165}]
set_property LOC SLICE_X144Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property LOC SLICE_X178Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/bank_sel[1]_i_1__5}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture[3]_i_1__4}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[3]}]
set_property LOC SLICE_X176Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[29]_i_1__5}]
set_property LOC SLICE_X161Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property LOC SLICE_X165Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property LOC SLICE_X161Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[6]}]
set_property LOC SLICE_X163Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[3]}]
set_property LOC SLICE_X155Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/trig_mode_en_i_2__0}]
set_property LOC SLICE_X149Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][15]_i_2__0}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[1]}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__7}]
set_property LOC SLICE_X168Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_6__0}]
set_property LOC SLICE_X166Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_153}]
set_property LOC SLICE_X149Y476 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_8}]
set_property LOC SLICE_X154Y476 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[20]_i_189}]
set_property LOC SLICE_X185Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[67]}]
set_property LOC SLICE_X156Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[5]_i_1__2}]
set_property LOC SLICE_X186Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[19]_i_1__0}]
set_property LOC SLICE_X157Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[8]_i_1__3}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__16}]
set_property LOC SLICE_X155Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_reg}]
set_property LOC SLICE_X157Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[0]}]
set_property LOC SLICE_X164Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][11]_i_1}]
set_property LOC SLICE_X172Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[35]}]
set_property LOC SLICE_X178Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X156Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X146Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[17]_i_99}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property LOC SLICE_X181Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[0]}]
set_property LOC SLICE_X147Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[6]}]
set_property LOC SLICE_X160Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[3]_i_1__3}]
set_property LOC SLICE_X163Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property LOC SLICE_X161Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__9}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[6]}]
set_property LOC SLICE_X161Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel[0]_i_1__4}]
set_property LOC SLICE_X149Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][17]_i_3__0}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[4]}]
set_property LOC SLICE_X166Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[0]_i_1}]
set_property LOC SLICE_X168Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_6__1}]
set_property LOC SLICE_X166Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_154}]
set_property LOC SLICE_X164Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_87}]
set_property LOC SLICE_X157Y477 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[21]_i_191}]
set_property LOC SLICE_X185Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[68]}]
set_property LOC SLICE_X155Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X158Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[6]_i_1__2}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[1]_i_1__0}]
set_property LOC SLICE_X160Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr[9]_i_2__2}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[1]}]
set_property LOC SLICE_X165Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][12]_i_1}]
set_property LOC SLICE_X172Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[36]}]
set_property LOC SLICE_X181Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__3}]
set_property LOC SLICE_X177Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X148Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_103}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property LOC SLICE_X181Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[1]}]
set_property LOC SLICE_X147Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[5]}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[2]_i_1__3}]
set_property LOC SLICE_X163Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property LOC SLICE_X161Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/addr_reg[8]}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[5]}]
set_property LOC SLICE_X153Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][16]_i_3__0}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[3]}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__9}]
set_property LOC SLICE_X167Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_6__2}]
set_property LOC SLICE_X165Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[12]_i_200}]
set_property LOC SLICE_X168Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[2]_i_88}]
set_property LOC SLICE_X155Y484 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[22]_i_191}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X173Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr[8]_i_2__2}]
set_property LOC SLICE_X175Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[20]_i_1__0}]
set_property LOC SLICE_X155Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property LOC SLICE_X157Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[3]}]
set_property LOC SLICE_X158Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][12]_i_3}]
set_property LOC SLICE_X172Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[37]}]
set_property LOC SLICE_X181Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__3}]
set_property LOC SLICE_X163Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X146Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[1]_i_189}]
set_property LOC SLICE_X144Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property LOC SLICE_X181Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cap_state_reg}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/capture_reg[2]}]
set_property LOC SLICE_X155Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[59]}]
set_property LOC SLICE_X175Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[16]}]
set_property LOC SLICE_X192Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[13]_i_201}]
set_property LOC SLICE_X175Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X165Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property LOC SLICE_X160Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_i_2__7}]
set_property LOC SLICE_X176Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[1]_i_1__1}]
set_property LOC SLICE_X147Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][22]_i_2__0}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[2]_i_1__0}]
set_property LOC SLICE_X166Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_4__1}]
set_property LOC SLICE_X167Y483 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_2}]
set_property LOC SLICE_X152Y476 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_44}]
set_property LOC SLICE_X166Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_274}]
set_property LOC SLICE_X153Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[30]_i_295}]
set_property LOC SLICE_X175Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/rst_r_reg_rep__0}]
set_property LOC SLICE_X152Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X166Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[7]}]
set_property LOC SLICE_X173Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[3]_i_1__0}]
set_property LOC SLICE_X157Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property LOC SLICE_X161Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property LOC SLICE_X176Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_10__2}]
set_property LOC SLICE_X160Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][19]_i_1}]
set_property LOC SLICE_X170Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[45]}]
set_property LOC SLICE_X176Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X167Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X145Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[9]_i_82}]
set_property LOC SLICE_X148Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[0]_i_1__3}]
set_property LOC SLICE_X150Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[3]_i_1__5}]
set_property LOC SLICE_X158Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__10}]
set_property LOC SLICE_X174Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[1]_i_1__4}]
set_property LOC SLICE_X159Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[57]}]
set_property LOC SLICE_X174Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[15]}]
set_property LOC SLICE_X192Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[12]_i_199}]
set_property LOC SLICE_X175Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X165Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__24}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/we_reg}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[2]_i_1__9}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[0]_i_1__1}]
set_property LOC SLICE_X146Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][21]_i_2__0}]
set_property LOC SLICE_X157Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[1]_i_1__0}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_4__0}]
set_property LOC SLICE_X168Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_2__0}]
set_property LOC SLICE_X160Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_45}]
set_property LOC SLICE_X166Y492 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_364}]
set_property LOC SLICE_X156Y475 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[31]_i_366}]
set_property LOC SLICE_X171Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/sel_reg[6]}]
set_property LOC SLICE_X156Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X166Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[8]}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[4]_i_1__0}]
set_property LOC SLICE_X163Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property LOC SLICE_X161Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property LOC SLICE_X159Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][19]_i_2}]
set_property LOC SLICE_X171Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[46]}]
set_property LOC SLICE_X181Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__3}]
set_property LOC SLICE_X167Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__18}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[1]_i_1__3}]
set_property LOC SLICE_X150Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[4]_i_2__4}]
set_property LOC SLICE_X157Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property LOC SLICE_X173Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[2]_i_1__4}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/we_reg}]
set_property LOC SLICE_X174Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[18]}]
set_property LOC SLICE_X192Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[15]_i_200}]
set_property LOC SLICE_X175Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X163Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property LOC SLICE_X157Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_reg}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[3]_i_1__1}]
set_property LOC SLICE_X153Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][2]_i_3__0}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[4]_i_1__0}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_l1a_d_reg}]
set_property LOC SLICE_X168Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_2__1}]
set_property LOC SLICE_X160Y481 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_84}]
set_property LOC SLICE_X169Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_19}]
set_property LOC SLICE_X156Y467 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[3]_i_161}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec[4]_i_6}]
set_property LOC SLICE_X175Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X166Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[5]_i_1__0}]
set_property LOC RAMB36_X10Y98 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ram_reg}]
set_property LOC SLICE_X161Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property LOC SLICE_X165Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__2}]
set_property LOC SLICE_X161Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][1]_i_1}]
set_property LOC SLICE_X171Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[47]}]
set_property LOC SLICE_X177Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property LOC SLICE_X167Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr[2]_i_1__3}]
set_property LOC SLICE_X140Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[6]_i_1__5}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property LOC SLICE_X173Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_2__4}]
set_property LOC SLICE_X155Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[60]}]
set_property LOC SLICE_X174Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[17]}]
set_property LOC SLICE_X193Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[14]_i_200}]
set_property LOC SLICE_X176Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X163Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property LOC SLICE_X161Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/wrap_i_3__7}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[2]_i_1__1}]
set_property LOC SLICE_X146Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][23]_i_2__0}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[3]_i_1__0}]
set_property LOC SLICE_X167Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_4__2}]
set_property LOC SLICE_X167Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_2__2}]
set_property LOC SLICE_X162Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_154}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_20}]
set_property LOC SLICE_X157Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[4]_i_205}]
set_property LOC SLICE_X151Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec[9]_i_1}]
set_property LOC SLICE_X168Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X166Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[6]_i_1__0}]
set_property LOC SLICE_X162Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[0]_i_181}]
set_property LOC SLICE_X161Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property LOC SLICE_X177Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property LOC SLICE_X170Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_11__2}]
set_property LOC SLICE_X160Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][20]_i_1}]
set_property LOC SLICE_X171Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[48]}]
set_property LOC SLICE_X177Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property LOC SLICE_X156Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X153Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[0]}]
set_property LOC SLICE_X150Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[6]_i_2__4}]
set_property LOC SLICE_X157Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__9}]
set_property LOC SLICE_X173Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_3__4}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[1]}]
set_property LOC SLICE_X175Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[12]}]
set_property LOC SLICE_X192Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[0]_i_185}]
set_property LOC SLICE_X176Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X161Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property LOC SLICE_X159Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[57]}]
set_property LOC SLICE_X170Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/ro_tok_out_reg}]
set_property LOC SLICE_X161Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X155Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][1]_i_3__0}]
set_property LOC SLICE_X174Y478 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/fifo_empty_reg}]
set_property LOC SLICE_X166Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_1__1}]
set_property LOC SLICE_X166Y483 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_9}]
set_property LOC SLICE_X159Y481 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_156}]
set_property LOC SLICE_X164Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[30]_i_293}]
set_property LOC SLICE_X158Y479 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[27]_i_195}]
set_property LOC SLICE_X171Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/q_d0__0}]
set_property LOC SLICE_X156Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X156Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[3]}]
set_property LOC SLICE_X177Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[28]_i_1__0}]
set_property LOC SLICE_X157Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property LOC SLICE_X169Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__5}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property LOC SLICE_X159Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][16]_i_2}]
set_property LOC SLICE_X172Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[41]}]
set_property LOC SLICE_X180Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_4__3}]
set_property LOC SLICE_X158Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X145Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[5]_i_159}]
set_property LOC SLICE_X148Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property LOC SLICE_X184Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[0]}]
set_property LOC SLICE_X150Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[5]_i_1__5}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__21}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[0]}]
set_property LOC SLICE_X159Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[0]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[0]}]
set_property LOC SLICE_X161Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[0]_i_101}]
set_property LOC SLICE_X176Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property LOC SLICE_X161Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property LOC SLICE_X157Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[56]}]
set_property LOC SLICE_X170Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/ro_tok_out_i_1__6}]
set_property LOC SLICE_X161Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X161Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][1]_i_2__0}]
set_property LOC SLICE_X165Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/evt_rec_reg[9]}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_1__0}]
set_property LOC SLICE_X165Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_9__0}]
set_property LOC SLICE_X161Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_157}]
set_property LOC SLICE_X164Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_186}]
set_property LOC SLICE_X161Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[28]_i_249}]
set_property LOC SLICE_X171Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X152Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X156Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[4]}]
set_property LOC SLICE_X177Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[29]_i_1__1}]
set_property LOC SLICE_X157Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property LOC SLICE_X155Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property LOC RAMB18_X10Y192 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][17]_i_1}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[42]}]
set_property LOC SLICE_X178Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_5__3}]
set_property LOC SLICE_X154Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X144Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[6]_i_159}]
set_property LOC SLICE_X144Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property LOC SLICE_X184Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[1]}]
set_property LOC SLICE_X141Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[10]_i_2__4}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__9}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[1]}]
set_property LOC SLICE_X155Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[56]}]
set_property LOC SLICE_X173Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[14]}]
set_property LOC SLICE_X192Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[11]_i_157}]
set_property LOC SLICE_X176Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X161Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property LOC SLICE_X159Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[60]}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[1]_i_1__9}]
set_property LOC SLICE_X161Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel_reg[3]}]
set_property LOC SLICE_X146Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][20]_i_2__0}]
set_property LOC SLICE_X155Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[0]_i_1__0}]
set_property LOC SLICE_X168Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_4}]
set_property LOC SLICE_X166Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_9__1}]
set_property LOC SLICE_X161Y479 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_202}]
set_property LOC SLICE_X164Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_187}]
set_property LOC SLICE_X162Y479 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[29]_i_266}]
set_property LOC SLICE_X174Y463 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X156Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X158Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X158Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[5]}]
set_property LOC SLICE_X173Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[29]_i_2__0}]
set_property LOC SLICE_X157Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property LOC SLICE_X161Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property LOC SLICE_X159Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][17]_i_2}]
set_property LOC SLICE_X173Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[43]}]
set_property LOC SLICE_X180Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_i_6__3}]
set_property LOC SLICE_X158Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X145Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[7]_i_159}]
set_property LOC SLICE_X144Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property LOC SLICE_X181Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[2]}]
set_property LOC SLICE_X143Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[2]_i_1__5}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/cyc_ctr_reg[2]}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[2]}]
set_property LOC SLICE_X175Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[13]}]
set_property LOC SLICE_X192Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[10]_i_202}]
set_property LOC SLICE_X175Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property LOC SLICE_X161Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/d_reg[59]}]
set_property LOC SLICE_X176Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rst_ctr[0]_i_1__9}]
set_property LOC SLICE_X161Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/bank_sel_reg[2]}]
set_property LOC SLICE_X155Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][1]_i_4__0}]
set_property LOC SLICE_X174Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/fifo_full_reg}]
set_property LOC SLICE_X167Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_dctr[8]_i_1__2}]
set_property LOC SLICE_X165Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_9__2}]
set_property LOC SLICE_X156Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[13]_i_21}]
set_property LOC SLICE_X141Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[31]_i_27}]
set_property LOC SLICE_X153Y469 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[2]_i_164}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/rst_r_reg_rep}]
set_property LOC SLICE_X156Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X157Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X158Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/addr_reg[6]}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[2]_i_1__0}]
set_property LOC SLICE_X157Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property LOC SLICE_X161Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property LOC SLICE_X160Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][18]_i_1}]
set_property LOC SLICE_X170Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[44]}]
set_property LOC SLICE_X176Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X158Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X147Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/rmw_input[8]_i_163}]
set_property LOC SLICE_X144Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property LOC SLICE_X181Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/capture_reg[3]}]
set_property LOC SLICE_X150Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[5]_i_2__4}]
set_property LOC SLICE_X157Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property LOC SLICE_X173Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[0]_i_1__4}]
set_property LOC SLICE_X157Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[24]}]
set_property LOC SLICE_X192Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[3]_i_170}]
set_property LOC SLICE_X177Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__6}]
set_property LOC SLICE_X161Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[1]}]
set_property LOC SLICE_X162Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cycle_i_1__0}]
set_property LOC SLICE_X154Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][4]_i_3__0}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[3]}]
set_property LOC SLICE_X167Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_4}]
set_property LOC SLICE_X163Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_42}]
set_property LOC SLICE_X150Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_8}]
set_property LOC SLICE_X156Y469 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[9]_i_199}]
set_property LOC SLICE_X152Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X174Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X155Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[57]}]
set_property LOC SLICE_X187Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[14]}]
set_property LOC SLICE_X162Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[13]_i_199}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property LOC SLICE_X177Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X171Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_5__2}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][24]_i_2}]
set_property LOC SLICE_X171Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[52]}]
set_property LOC SLICE_X173Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X145Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[2]_i_1__4}]
set_property LOC SLICE_X175Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[2]_i_1__3}]
set_property LOC SLICE_X144Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property LOC SLICE_X152Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_106}]
set_property LOC SLICE_X173Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[2]}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[23]}]
set_property LOC SLICE_X192Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[2]_i_173}]
set_property LOC SLICE_X175Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X157Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[0]}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt_reg[3]}]
set_property LOC SLICE_X156Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][4]_i_2__0}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[2]}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_d_in_reg}]
set_property LOC SLICE_X168Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_4__0}]
set_property LOC SLICE_X162Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_81}]
set_property LOC SLICE_X173Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_85}]
set_property LOC SLICE_X163Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X173Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X157Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[59]}]
set_property LOC SLICE_X187Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[15]}]
set_property LOC SLICE_X162Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[14]_i_198}]
set_property LOC SLICE_X169Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property LOC SLICE_X175Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X177Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_6__2}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][25]_i_1}]
set_property LOC SLICE_X171Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[53]}]
set_property LOC SLICE_X173Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X145Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[6]_i_2__4}]
set_property LOC SLICE_X175Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_2__3}]
set_property LOC SLICE_X143Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property LOC SLICE_X158Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property LOC SLICE_X173Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[3]}]
set_property LOC SLICE_X176Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[28]}]
set_property LOC SLICE_X191Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[5]_i_160}]
set_property LOC SLICE_X176Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X169Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[4]}]
set_property LOC SLICE_X159Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][0]_i_1__0}]
set_property LOC SLICE_X156Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][5]_i_3__0}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[5]}]
set_property LOC SLICE_X168Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_4__1}]
set_property LOC SLICE_X159Y481 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_155}]
set_property LOC SLICE_X172Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_86}]
set_property LOC SLICE_X156Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X174Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[60]}]
set_property LOC SLICE_X186Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[16]}]
set_property LOC SLICE_X163Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[15]_i_198}]
set_property LOC SLICE_X169Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property LOC SLICE_X175Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X170Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_7__2}]
set_property LOC SLICE_X158Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][25]_i_2}]
set_property LOC SLICE_X172Y455 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[54]}]
set_property LOC SLICE_X173Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X145Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[3]_i_1__4}]
set_property LOC SLICE_X175Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_3__3}]
set_property LOC SLICE_X143Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property LOC SLICE_X158Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property LOC SLICE_X157Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[25]}]
set_property LOC SLICE_X192Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[4]_i_156}]
set_property LOC SLICE_X176Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__6}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_hist_state_reg[3]}]
set_property LOC SLICE_X163Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cycle_reg}]
set_property LOC SLICE_X157Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][5]_i_2__0}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[4]}]
set_property LOC SLICE_X167Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_10__0}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_4__2}]
set_property LOC SLICE_X161Y479 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_156}]
set_property LOC SLICE_X164Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_158}]
set_property LOC SLICE_X164Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X173Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/we_reg}]
set_property LOC SLICE_X186Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[17]}]
set_property LOC SLICE_X162Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[16]_i_159}]
set_property LOC SLICE_X177Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X171Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_8__2}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][26]_i_1}]
set_property LOC SLICE_X172Y455 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[55]}]
set_property LOC SLICE_X173Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X145Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[4]_i_1__4}]
set_property LOC SLICE_X177Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_4__3}]
set_property LOC SLICE_X150Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property LOC SLICE_X155Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state[0]_i_1__4}]
set_property LOC SLICE_X154Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_i_3__6}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[1]}]
set_property LOC SLICE_X192Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[17]_i_171}]
set_property LOC SLICE_X175Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X161Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property LOC SLICE_X169Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[0]}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt_reg[0]}]
set_property LOC SLICE_X160Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][31]_i_4__0}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[5]_i_2__0}]
set_property LOC SLICE_X171Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_raddr[0]_i_1__0}]
set_property LOC SLICE_X166Y483 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_3}]
set_property LOC SLICE_X162Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_155}]
set_property LOC SLICE_X169Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_43}]
set_property LOC SLICE_X157Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[5]_i_207}]
set_property LOC SLICE_X150Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec_reg[4]_i_1}]
set_property LOC SLICE_X175Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X157Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[0]}]
set_property LOC SLICE_X153Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out[7]_i_1__0}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[0]_i_93}]
set_property LOC SLICE_X161Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property LOC SLICE_X177Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X170Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_12__2}]
set_property LOC SLICE_X163Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][21]_i_1}]
set_property LOC SLICE_X171Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[49]}]
set_property LOC SLICE_X177Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property LOC SLICE_X167Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X153Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[1]}]
set_property LOC SLICE_X140Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[7]_i_1__5}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__21}]
set_property LOC SLICE_X173Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_4__4}]
set_property LOC SLICE_X152Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_i_2__6}]
set_property LOC SLICE_X173Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[19]}]
set_property LOC SLICE_X192Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[16]_i_167}]
set_property LOC SLICE_X175Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X161Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property LOC SLICE_X171Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/rtok_reg}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt[3]_i_2__0}]
set_property LOC SLICE_X161Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][31]_i_3__0}]
set_property LOC SLICE_X160Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr[5]_i_1__0}]
set_property LOC SLICE_X166Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_raddr[0]_i_1}]
set_property LOC SLICE_X165Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_3__0}]
set_property LOC SLICE_X154Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_19}]
set_property LOC SLICE_X170Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_44}]
set_property LOC SLICE_X153Y469 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[6]_i_205}]
set_property LOC SLICE_X150Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec_reg[8]_i_1}]
set_property LOC SLICE_X156Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X158Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X166Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[1]}]
set_property LOC SLICE_X173Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[0]}]
set_property LOC SLICE_X163Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[10]_i_199}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__16}]
set_property LOC SLICE_X177Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property LOC SLICE_X178Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_1__2}]
set_property LOC SLICE_X161Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][22]_i_1}]
set_property LOC SLICE_X172Y456 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X177Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property LOC SLICE_X167Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X153Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property LOC SLICE_X168Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/cyc_ctr_reg[2]}]
set_property LOC SLICE_X143Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[8]_i_1__5}]
set_property LOC SLICE_X158Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__21}]
set_property LOC SLICE_X173Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr[3]_i_5__4}]
set_property LOC SLICE_X157Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[22]}]
set_property LOC SLICE_X192Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[1]_i_188}]
set_property LOC SLICE_X175Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X169Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[2]}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt_reg[2]}]
set_property LOC SLICE_X155Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][3]_i_3__0}]
set_property LOC SLICE_X157Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[1]}]
set_property LOC SLICE_X171Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_raddr[0]_i_1__2}]
set_property LOC SLICE_X166Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_3__1}]
set_property LOC SLICE_X163Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_201}]
set_property LOC SLICE_X172Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_45}]
set_property LOC SLICE_X153Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[7]_i_205}]
set_property LOC SLICE_X150Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/token_rec_reg[9]_i_2}]
set_property LOC SLICE_X152Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X166Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[2]}]
set_property LOC SLICE_X187Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[12]}]
set_property LOC SLICE_X162Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[11]_i_153}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property LOC SLICE_X177Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_3__2}]
set_property LOC SLICE_X161Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][23]_i_1}]
set_property LOC SLICE_X171Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[50]}]
set_property LOC SLICE_X170Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X153Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[0]_i_1__4}]
set_property LOC SLICE_X175Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[0]_i_1__3}]
set_property LOC SLICE_X141Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr[9]_i_2__4}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property LOC SLICE_X173Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[0]}]
set_property LOC SLICE_X153Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_reg}]
set_property LOC SLICE_X175Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[20]}]
set_property LOC SLICE_X161Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[1]_i_101}]
set_property LOC SLICE_X175Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X169Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_cyc_reg[1]}]
set_property LOC SLICE_X162Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/cnt_reg[1]}]
set_property LOC SLICE_X156Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][3]_i_2__0}]
set_property LOC SLICE_X157Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/hdr_ctr_reg[0]}]
set_property LOC SLICE_X164Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/s_raddr[0]_i_1__1}]
set_property LOC SLICE_X165Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_3__2}]
set_property LOC SLICE_X150Y476 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[14]_i_41}]
set_property LOC SLICE_X166Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[3]_i_46}]
set_property LOC SLICE_X159Y469 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/rmw_input[8]_i_212}]
set_property LOC SLICE_X152Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X174Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X156Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/d_reg[56]}]
set_property LOC SLICE_X186Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[13]}]
set_property LOC SLICE_X162Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[12]_i_197}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property LOC SLICE_X175Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property LOC SLICE_X177Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_4__2}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][24]_i_1}]
set_property LOC SLICE_X171Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[51]}]
set_property LOC SLICE_X173Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[1]_i_1__4}]
set_property LOC SLICE_X176Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[1]_i_1__3}]
set_property LOC SLICE_X143Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property LOC SLICE_X150Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_106}]
set_property LOC SLICE_X174Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/dctr_reg[1]}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[6]}]
set_property LOC SLICE_X176Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_6__6}]
set_property LOC RAMB18_X11Y192 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo}]
set_property LOC SLICE_X163Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][14]_i_1__0}]
set_property LOC SLICE_X157Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][8]_i_3__0}]
set_property LOC SLICE_X155Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[12]}]
set_property LOC SLICE_X168Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_3__0}]
set_property LOC SLICE_X160Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_43}]
set_property LOC SLICE_X166Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_84}]
set_property LOC SLICE_X163Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X173Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[11]_i_150}]
set_property LOC SLICE_X157Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[22]}]
set_property LOC SLICE_X161Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[3]_i_166}]
set_property LOC SLICE_X175Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X149Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][28]_i_2}]
set_property LOC SLICE_X174Y456 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/del_en_i_1__5}]
set_property LOC SLICE_X176Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/sel[3]_i_2__6}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[8]_i_3__4}]
set_property LOC SLICE_X175Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[3]}]
set_property LOC SLICE_X176Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property LOC SLICE_X143Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property LOC SLICE_X169Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[4]}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[5]}]
set_property LOC SLICE_X176Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_5__6}]
set_property LOC SLICE_X173Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property LOC SLICE_X164Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][13]_i_1__0}]
set_property LOC SLICE_X158Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][8]_i_2__0}]
set_property LOC SLICE_X155Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[11]}]
set_property LOC SLICE_X161Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_1__0}]
set_property LOC SLICE_X160Y481 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_82}]
set_property LOC SLICE_X166Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_85}]
set_property LOC SLICE_X164Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X156Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[12]_i_151}]
set_property LOC SLICE_X157Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[23]}]
set_property LOC SLICE_X162Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[4]_i_152}]
set_property LOC SLICE_X177Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cap_state_reg}]
set_property LOC SLICE_X157Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][29]_i_1}]
set_property LOC SLICE_X172Y457 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[60]}]
set_property LOC SLICE_X175Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[0]}]
set_property LOC SLICE_X174Y478 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/fifo_empty_i_1__0}]
set_property LOC SLICE_X181Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X140Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property LOC SLICE_X151Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property LOC SLICE_X176Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[0]_i_1__2}]
set_property LOC SLICE_X159Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_we_out_i_1__5}]
set_property LOC SLICE_X176Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][16]_i_1__0}]
set_property LOC SLICE_X157Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][9]_i_3__0}]
set_property LOC SLICE_X155Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[13]}]
set_property LOC SLICE_X167Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_6__0}]
set_property LOC SLICE_X164Y499 [get_cells {readout/readout_ctrl/rc_csr/addr[31]_i_22}]
set_property LOC SLICE_X160Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_170}]
set_property LOC SLICE_X165Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_162}]
set_property LOC SLICE_X175Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X155Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[13]_i_154}]
set_property LOC SLICE_X153Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[24]}]
set_property LOC SLICE_X162Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[5]_i_156}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__2}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture[0]_i_1__2}]
set_property LOC SLICE_X156Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][29]_i_2}]
set_property LOC SLICE_X172Y457 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[61]}]
set_property LOC SLICE_X171Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[1]}]
set_property LOC SLICE_X174Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/fifo_full_i_1__0}]
set_property LOC SLICE_X181Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property LOC RAMB36_X10Y97 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ram_reg}]
set_property LOC SLICE_X151Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property LOC SLICE_X175Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[12]_i_1__2}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[7]}]
set_property LOC SLICE_X176Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X170Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][15]_i_1__0}]
set_property LOC SLICE_X161Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][9]_i_2__0}]
set_property LOC SLICE_X155Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[12]_i_1__0}]
set_property LOC SLICE_X167Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_5__0}]
set_property LOC SLICE_X167Y494 [get_cells {readout/readout_ctrl/rc_csr/addr[31]_i_31}]
set_property LOC SLICE_X155Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_20}]
set_property LOC SLICE_X152Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_20}]
set_property LOC SLICE_X175Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X154Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[14]_i_152}]
set_property LOC SLICE_X153Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[25]}]
set_property LOC SLICE_X162Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[6]_i_156}]
set_property LOC SLICE_X174Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__2}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture[1]_i_1__2}]
set_property LOC SLICE_X156Y462 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][2]_i_1}]
set_property LOC SLICE_X172Y458 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[62]}]
set_property LOC SLICE_X179Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X145Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[2]}]
set_property LOC SLICE_X176Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X151Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[0]_i_105}]
set_property LOC SLICE_X151Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property LOC SLICE_X176Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[13]_i_1__2}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[2]}]
set_property LOC SLICE_X192Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[7]_i_160}]
set_property LOC SLICE_X176Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_2__6}]
set_property LOC SLICE_X173Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[1]_i_1__6}]
set_property LOC SLICE_X177Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_l1a_reg_reg}]
set_property LOC SLICE_X162Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][11]_i_1__0}]
set_property LOC SLICE_X154Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][6]_i_3__0}]
set_property LOC SLICE_X155Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[0]}]
set_property LOC SLICE_X167Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_12__0}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_7}]
set_property LOC SLICE_X156Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_19}]
set_property LOC SLICE_X156Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_20}]
set_property LOC SLICE_X164Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X173Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X158Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_i_2__2}]
set_property LOC SLICE_X186Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[18]}]
set_property LOC SLICE_X162Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[17]_i_169}]
set_property LOC SLICE_X177Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X171Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_9__2}]
set_property LOC SLICE_X155Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][26]_i_2}]
set_property LOC SLICE_X172Y455 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[56]}]
set_property LOC SLICE_X173Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[7]_i_1__4}]
set_property LOC SLICE_X176Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr[3]_i_5__3}]
set_property LOC SLICE_X150Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property LOC SLICE_X156Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__8}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state[3]_i_1__4}]
set_property LOC SLICE_X176Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[29]}]
set_property LOC SLICE_X192Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[6]_i_160}]
set_property LOC SLICE_X176Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_1__6}]
set_property LOC SLICE_X173Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[0]_i_1__6}]
set_property LOC SLICE_X171Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/s_l1a_d_reg}]
set_property LOC SLICE_X159Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][10]_i_1__0}]
set_property LOC SLICE_X155Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][6]_i_2__0}]
set_property LOC SLICE_X155Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc[0]_i_3__0}]
set_property LOC SLICE_X167Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_11__0}]
set_property LOC SLICE_X165Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_7__0}]
set_property LOC SLICE_X161Y479 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_201}]
set_property LOC SLICE_X165Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_202}]
set_property LOC SLICE_X164Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X173Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X158Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_i_3__2}]
set_property LOC SLICE_X186Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[19]}]
set_property LOC SLICE_X162Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[1]_i_184}]
set_property LOC SLICE_X175Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/bank_sel[0]_i_1__3}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][27]_i_1}]
set_property LOC SLICE_X172Y455 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[57]}]
set_property LOC SLICE_X176Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/sel[1]_i_1__6}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[5]_i_1__4}]
set_property LOC SLICE_X175Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[0]}]
set_property LOC SLICE_X169Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__4}]
set_property LOC SLICE_X150Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[0]}]
set_property LOC SLICE_X174Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X157Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[4]}]
set_property LOC SLICE_X192Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[9]_i_154}]
set_property LOC SLICE_X175Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_4__6}]
set_property LOC SLICE_X173Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property LOC SLICE_X161Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][12]_i_3__0}]
set_property LOC SLICE_X157Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][7]_i_3__0}]
set_property LOC SLICE_X155Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[10]}]
set_property LOC SLICE_X167Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_14__0}]
set_property LOC SLICE_X166Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_7__1}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_40}]
set_property LOC SLICE_X164Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_203}]
set_property LOC SLICE_X164Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X175Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[0]_i_177}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/wrap_reg}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[1]}]
set_property LOC SLICE_X156Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[1]_i_93}]
set_property LOC SLICE_X175Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/bank_sel[1]_i_1__3}]
set_property LOC SLICE_X157Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][27]_i_2}]
set_property LOC SLICE_X172Y457 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[58]}]
set_property LOC SLICE_X176Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/sel[2]_i_1__6}]
set_property LOC SLICE_X145Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[6]_i_1__4}]
set_property LOC SLICE_X175Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[1]}]
set_property LOC SLICE_X176Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property LOC SLICE_X140Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property LOC SLICE_X153Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[1]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[3]}]
set_property LOC SLICE_X193Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[8]_i_165}]
set_property LOC SLICE_X175Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_3__6}]
set_property LOC SLICE_X170Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/FSM_sequential_ro_state[2]_i_1__6}]
set_property LOC SLICE_X162Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][12]_i_1__0}]
set_property LOC SLICE_X157Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][7]_i_2__0}]
set_property LOC SLICE_X155Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[0]_i_2__0}]
set_property LOC SLICE_X167Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_13__0}]
set_property LOC SLICE_X165Y478 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state_reg[1]_i_7__2}]
set_property LOC SLICE_X152Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[15]_i_42}]
set_property LOC SLICE_X166Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[4]_i_208}]
set_property LOC SLICE_X156Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X172Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[10]_i_196}]
set_property LOC SLICE_X175Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[20]}]
set_property LOC SLICE_X162Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[2]_i_169}]
set_property LOC SLICE_X175Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X150Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][28]_i_1}]
set_property LOC SLICE_X172Y457 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[59]}]
set_property LOC SLICE_X176Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].ctrl/sel[3]_i_1__6}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr[8]_i_2__4}]
set_property LOC SLICE_X175Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/dctr_reg[2]}]
set_property LOC SLICE_X181Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X140Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property LOC SLICE_X151Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist_state_reg[3]}]
set_property LOC SLICE_X173Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property LOC SLICE_X171Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/ro_tok_out_reg}]
set_property LOC SLICE_X174Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_3__6}]
set_property LOC SLICE_X160Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][19]_i_2__0}]
set_property LOC SLICE_X159Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][0]}]
set_property LOC SLICE_X155Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[18]}]
set_property LOC SLICE_X167Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_reg_i_4__0}]
set_property LOC SLICE_X163Y498 [get_cells readout/readout_ctrl/rc_csr/pend_i_2__8]
set_property LOC SLICE_X160Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_88}]
set_property LOC SLICE_X168Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_89}]
set_property LOC SLICE_X169Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X173Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[19]_i_149}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[4]}]
set_property LOC SLICE_X174Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_4__2}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[2]}]
set_property LOC SLICE_X154Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][31]_i_2}]
set_property LOC SLICE_X174Y455 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[67]}]
set_property LOC SLICE_X154Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[7]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[0]}]
set_property LOC SLICE_X177Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X162Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[11]_i_159}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property LOC SLICE_X174Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[18]_i_1__2}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property LOC SLICE_X171Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/ro_tok_out_i_1__5}]
set_property LOC SLICE_X176Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property LOC SLICE_X163Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_1__6}]
set_property LOC SLICE_X160Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][19]_i_1__0}]
set_property LOC SLICE_X160Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[token]_i_2__0}]
set_property LOC SLICE_X155Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[17]}]
set_property LOC SLICE_X167Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_reg_i_2__0}]
set_property LOC SLICE_X158Y497 [get_cells readout/readout_ctrl/rc_csr/pend_i_2__9]
set_property LOC SLICE_X158Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_19}]
set_property LOC SLICE_X168Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_162}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[10]_i_144}]
set_property LOC SLICE_X175Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[1]_i_177}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[5]}]
set_property LOC SLICE_X176Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_5__2}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[3]}]
set_property LOC SLICE_X162Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][3]_i_1}]
set_property LOC SLICE_X174Y455 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[68]}]
set_property LOC SLICE_X156Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[8]}]
set_property LOC SLICE_X164Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[10]}]
set_property LOC SLICE_X177Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X163Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[12]_i_146}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[19]_i_1__2}]
set_property LOC SLICE_X153Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[5]_i_1__6}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[1]_i_1__8}]
set_property LOC SLICE_X178Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_5__6}]
set_property LOC SLICE_X160Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][20]_i_1__0}]
set_property LOC SLICE_X162Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][11]}]
set_property LOC SLICE_X155Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[1]}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[4]_i_2__0}]
set_property LOC SLICE_X151Y497 [get_cells readout/readout_ctrl/rc_csr/rdy_i_3__0]
set_property LOC SLICE_X154Y494 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_20}]
set_property LOC SLICE_X152Y490 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_20}]
set_property LOC SLICE_X173Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[11]_i_82}]
set_property LOC SLICE_X154Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[20]_i_190}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[6]}]
set_property LOC SLICE_X176Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_6__2}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[0]_i_1__2}]
set_property LOC SLICE_X159Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][4]_i_1}]
set_property LOC SLICE_X174Y456 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X175Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[11]}]
set_property LOC SLICE_X177Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X163Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[12]_i_77}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[1]_i_1__2}]
set_property LOC SLICE_X153Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[10]_i_1__6}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[0]_i_1__8}]
set_property LOC SLICE_X177Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_4__6}]
set_property LOC SLICE_X161Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][1]_i_1__0}]
set_property LOC SLICE_X159Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][10]}]
set_property LOC SLICE_X155Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[19]}]
set_property LOC SLICE_X168Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[0]_i_1__0}]
set_property LOC SLICE_X151Y497 [get_cells readout/readout_ctrl/rc_csr/rdy_i_3__1]
set_property LOC SLICE_X154Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_42}]
set_property LOC SLICE_X168Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_202}]
set_property LOC SLICE_X157Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[12]_i_79}]
set_property LOC SLICE_X155Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[21]_i_192}]
set_property LOC SLICE_X153Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[7]}]
set_property LOC SLICE_X176Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[1]_i_1__2}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][5]_i_1}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/del_en_i_1__4}]
set_property LOC SLICE_X159Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X153Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[1]}]
set_property LOC SLICE_X181Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X161Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[13]_i_149}]
set_property LOC SLICE_X142Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property LOC SLICE_X151Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[0]_i_1__5}]
set_property LOC SLICE_X176Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[20]_i_1__2}]
set_property LOC SLICE_X176Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][17]_i_1__0}]
set_property LOC SLICE_X160Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][start]_i_1__0}]
set_property LOC SLICE_X155Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[15]}]
set_property LOC SLICE_X167Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_8__0}]
set_property LOC SLICE_X167Y491 [get_cells {readout/readout_ctrl/rc_csr/addr[31]_i_36}]
set_property LOC SLICE_X164Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_214}]
set_property LOC SLICE_X165Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_204}]
set_property LOC SLICE_X175Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X154Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[15]_i_153}]
set_property LOC SLICE_X177Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[28]}]
set_property LOC SLICE_X162Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[7]_i_156}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture[2]_i_1__2}]
set_property LOC SLICE_X158Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][2]_i_2}]
set_property LOC SLICE_X172Y458 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[63]}]
set_property LOC SLICE_X156Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X145Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[3]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state[0]_i_1__3}]
set_property LOC SLICE_X181Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X163Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[0]_i_187}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property LOC SLICE_X173Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[14]_i_1__2}]
set_property LOC SLICE_X159Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/init_word_we_out_reg}]
set_property LOC SLICE_X176Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__6}]
set_property LOC SLICE_X176Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_11__6}]
set_property LOC SLICE_X160Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][16]_i_2__0}]
set_property LOC SLICE_X151Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][data][9]_i_4__0}]
set_property LOC SLICE_X155Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[14]}]
set_property LOC SLICE_X167Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_7__0}]
set_property LOC SLICE_X167Y491 [get_cells {readout/readout_ctrl/rc_csr/addr[31]_i_37}]
set_property LOC SLICE_X163Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_215}]
set_property LOC SLICE_X165Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_205}]
set_property LOC SLICE_X175Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X174Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[16]_i_218}]
set_property LOC SLICE_X177Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[29]}]
set_property LOC SLICE_X162Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[8]_i_157}]
set_property LOC SLICE_X176Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_1__2}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture[3]_i_1__2}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][30]_i_1}]
set_property LOC SLICE_X172Y458 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[64]}]
set_property LOC SLICE_X154Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X145Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[4]}]
set_property LOC SLICE_X159Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state[3]_i_1__3}]
set_property LOC SLICE_X181Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X163Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_152}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/pend_reg}]
set_property LOC SLICE_X174Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[15]_i_1__2}]
set_property LOC SLICE_X174Y478 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rmw_input[1]_i_230}]
set_property LOC SLICE_X176Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property LOC SLICE_X176Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_12__6}]
set_property LOC SLICE_X161Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][18]_i_1__0}]
set_property LOC SLICE_X160Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[init]_i_1__1}]
set_property LOC SLICE_X155Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[16]_i_1__0}]
set_property LOC SLICE_X161Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_reg}]
set_property LOC SLICE_X159Y497 [get_cells readout/readout_ctrl/rc_csr/pend_i_2__10]
set_property LOC SLICE_X163Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_221}]
set_property LOC SLICE_X165Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_210}]
set_property LOC SLICE_X175Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X153Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[17]_i_166}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[2]}]
set_property LOC SLICE_X162Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/buf/rmw_input[9]_i_150}]
set_property LOC SLICE_X174Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_2__2}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[0]}]
set_property LOC SLICE_X154Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][30]_i_2}]
set_property LOC SLICE_X172Y458 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[65]}]
set_property LOC SLICE_X156Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X144Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[5]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state[5]_i_1__0}]
set_property LOC SLICE_X176Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X156Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_153}]
set_property LOC SLICE_X151Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rdy_d_reg}]
set_property LOC SLICE_X176Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[16]_i_1__2}]
set_property LOC SLICE_X174Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rmw_input[0]_i_229}]
set_property LOC SLICE_X176Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property LOC SLICE_X161Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][17]_i_2__0}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out[data][strobe]_i_1__0}]
set_property LOC SLICE_X155Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[16]}]
set_property LOC SLICE_X167Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_en_i_9__0}]
set_property LOC SLICE_X164Y498 [get_cells readout/readout_ctrl/rc_csr/pend_i_2__11]
set_property LOC SLICE_X160Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[16]_i_87}]
set_property LOC SLICE_X168Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[5]_i_88}]
set_property LOC SLICE_X166Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X153Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[18]_i_148}]
set_property LOC SLICE_X178Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_out_reg[3]}]
set_property LOC SLICE_X175Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/q_d_i_3__2}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[1]}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][31]_i_1}]
set_property LOC SLICE_X174Y455 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[66]}]
set_property LOC SLICE_X156Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X145Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/addr_reg[6]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state[6]_i_1__0}]
set_property LOC SLICE_X177Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X165Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[10]_i_84}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property LOC SLICE_X174Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[17]_i_1__2}]
set_property LOC SLICE_X151Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[6]_i_1__6}]
set_property LOC SLICE_X147Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[0]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/bank_sel[1]_i_1__8}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][25]_i_1__0}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][17]}]
set_property LOC SLICE_X155Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[24]}]
set_property LOC SLICE_X166Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[8]_i_4__0}]
set_property LOC SLICE_X164Y487 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][11]}]
set_property LOC SLICE_X160Y479 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_89}]
set_property LOC SLICE_X163Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_162}]
set_property LOC SLICE_X153Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[17]_i_86}]
set_property LOC SLICE_X166Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[26]_i_193}]
set_property LOC SLICE_X160Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property LOC SLICE_X175Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rmw_input[1]_i_229}]
set_property LOC SLICE_X173Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property LOC SLICE_X172Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[0]_i_1__2}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][valid]_i_1}]
set_property LOC SLICE_X175Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X150Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X159Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[57]}]
set_property LOC SLICE_X154Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[7]}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_1__4}]
set_property LOC SLICE_X162Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[15]_i_78}]
set_property LOC SLICE_X150Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__6}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[4]_i_1__5}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[28]_i_1__2}]
set_property LOC SLICE_X150Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[4]_i_2__5}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rtok_reg}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/bank_sel[0]_i_1__8}]
set_property LOC SLICE_X156Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][24]_i_2__0}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][16]}]
set_property LOC SLICE_X155Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[23]}]
set_property LOC SLICE_X166Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[8]_i_3__0}]
set_property LOC SLICE_X163Y480 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][12]}]
set_property LOC SLICE_X160Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_144}]
set_property LOC SLICE_X157Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_20}]
set_property LOC SLICE_X153Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[18]_i_82}]
set_property LOC SLICE_X166Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[27]_i_196}]
set_property LOC SLICE_X160Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/ro_tok_out_i_1__1}]
set_property LOC SLICE_X173Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property LOC SLICE_X172Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[1]_i_1__2}]
set_property LOC SLICE_X160Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[init]_i_1}]
set_property LOC SLICE_X176Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/del_en_i_1__3}]
set_property LOC SLICE_X172Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X155Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X154Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X153Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[59]}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[8]}]
set_property LOC SLICE_X176Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_2__4}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[16]_i_163}]
set_property LOC SLICE_X151Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__6}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[7]_i_1__5}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[29]_i_1__4}]
set_property LOC SLICE_X151Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[7]_i_1__6}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__23}]
set_property LOC SLICE_X139Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[2]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][26]_i_1__0}]
set_property LOC SLICE_X160Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][19]}]
set_property LOC SLICE_X155Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[25]}]
set_property LOC SLICE_X166Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[9]_i_3__0}]
set_property LOC SLICE_X159Y483 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][13]}]
set_property LOC SLICE_X160Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_145}]
set_property LOC SLICE_X164Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_202}]
set_property LOC SLICE_X168Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[19]_i_82}]
set_property LOC SLICE_X166Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[28]_i_250}]
set_property LOC SLICE_X161Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[10]_i_1__2}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/ro_tok_out_reg}]
set_property LOC SLICE_X172Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[2]_i_1__2}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[token]_i_1}]
set_property LOC SLICE_X179Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X172Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/rst_r_reg_rep}]
set_property LOC SLICE_X155Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X159Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[60]}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[9]}]
set_property LOC SLICE_X177Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_3__4}]
set_property LOC SLICE_X160Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[17]_i_98}]
set_property LOC SLICE_X154Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__5}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[5]_i_1__5}]
set_property LOC SLICE_X176Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[29]_i_2__2}]
set_property LOC SLICE_X150Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[6]_i_2__5}]
set_property LOC SLICE_X151Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__6}]
set_property LOC SLICE_X147Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[1]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X156Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][25]_i_2__0}]
set_property LOC SLICE_X161Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][18]}]
set_property LOC SLICE_X155Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[24]_i_1__0}]
set_property LOC SLICE_X166Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[8]_i_5__0}]
set_property LOC SLICE_X163Y480 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][14]}]
set_property LOC SLICE_X160Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_189}]
set_property LOC SLICE_X164Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_203}]
set_property LOC SLICE_X152Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[20]_i_144}]
set_property LOC SLICE_X167Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[29]_i_267}]
set_property LOC SLICE_X158Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[5]_i_1__2}]
set_property LOC SLICE_X186Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[0]_i_1__2}]
set_property LOC SLICE_X172Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_2__2}]
set_property LOC RAMB18_X12Y190 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_fifo}]
set_property LOC SLICE_X170Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X172Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/rst_r_reg_rep__0}]
set_property LOC SLICE_X150Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X154Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[61]}]
set_property LOC SLICE_X161Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out[29]_i_1__3}]
set_property LOC SLICE_X181Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_4__4}]
set_property LOC SLICE_X151Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[1]_i_105}]
set_property LOC SLICE_X153Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__4}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[6]_i_1__5}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[2]_i_1__2}]
set_property LOC SLICE_X153Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[2]_i_1__6}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X176Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_7__6}]
set_property LOC SLICE_X161Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][22]_i_1__0}]
set_property LOC SLICE_X164Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][13]}]
set_property LOC SLICE_X155Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[20]_i_1__0}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[4]_i_4__0}]
set_property LOC SLICE_X160Y494 [get_cells readout/readout_ctrl/rc_csr/rdy_i_3__2]
set_property LOC SLICE_X160Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_43}]
set_property LOC SLICE_X168Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_203}]
set_property LOC SLICE_X150Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[13]_i_82}]
set_property LOC SLICE_X153Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[22]_i_192}]
set_property LOC SLICE_X159Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_we_out_i_1__1}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[2]_i_1__2}]
set_property LOC SLICE_X162Y465 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][6]_i_1}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X177Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X175Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X151Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[0]}]
set_property LOC SLICE_X153Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[3]}]
set_property LOC SLICE_X181Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X161Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[13]_i_80}]
set_property LOC SLICE_X142Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property LOC SLICE_X151Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[1]_i_1__5}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[22]_i_1__2}]
set_property LOC SLICE_X152Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[10]_i_2__5}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[2]_i_1__8}]
set_property LOC SLICE_X178Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_6__6}]
set_property LOC SLICE_X163Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][21]_i_1__0}]
set_property LOC SLICE_X162Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][12]}]
set_property LOC SLICE_X155Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[20]}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[4]_i_3__0}]
set_property LOC SLICE_X160Y494 [get_cells readout/readout_ctrl/rc_csr/rdy_i_4]
set_property LOC SLICE_X159Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_44}]
set_property LOC SLICE_X168Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_208}]
set_property LOC SLICE_X150Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[14]_i_79}]
set_property LOC SLICE_X153Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[23]_i_196}]
set_property LOC SLICE_X159Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/init_word_we_out_reg}]
set_property LOC SLICE_X174Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__2}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[0]}]
set_property LOC SLICE_X165Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][7]_i_1}]
set_property LOC SLICE_X173Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X165Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X156Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[1]}]
set_property LOC SLICE_X169Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[4]}]
set_property LOC SLICE_X172Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__4}]
set_property LOC SLICE_X162Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[14]_i_147}]
set_property LOC SLICE_X142Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property LOC SLICE_X151Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[2]_i_1__5}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[23]_i_1__2}]
set_property LOC SLICE_X153Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[3]_i_1__6}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X177Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_9__6}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][24]_i_1__0}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][15]}]
set_property LOC SLICE_X155Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[22]}]
set_property LOC SLICE_X166Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[8]_i_2__0}]
set_property LOC SLICE_X160Y491 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][0]}]
set_property LOC SLICE_X158Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_45}]
set_property LOC SLICE_X167Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_86}]
set_property LOC SLICE_X152Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[15]_i_80}]
set_property LOC SLICE_X163Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[24]_i_166}]
set_property LOC SLICE_X173Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[1]}]
set_property LOC SLICE_X163Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][8]_i_1}]
set_property LOC SLICE_X164Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X178Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X159Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[2]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[5]}]
set_property LOC SLICE_X174Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__4}]
set_property LOC SLICE_X161Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[14]_i_77}]
set_property LOC SLICE_X142Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property LOC SLICE_X151Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[6]_i_2__5}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[24]_i_1__2}]
set_property LOC SLICE_X154Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[5]_i_2__5}]
set_property LOC SLICE_X177Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X176Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_8__6}]
set_property LOC SLICE_X161Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][23]_i_1__0}]
set_property LOC SLICE_X163Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][14]}]
set_property LOC SLICE_X155Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[21]}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec[4]_i_5__0}]
set_property LOC SLICE_X159Y483 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][10]}]
set_property LOC SLICE_X164Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[17]_i_88}]
set_property LOC SLICE_X167Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[6]_i_87}]
set_property LOC SLICE_X174Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[16]_i_172}]
set_property LOC SLICE_X156Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[25]_i_184}]
set_property LOC SLICE_X173Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rmw_input[0]_i_228}]
set_property LOC SLICE_X173Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[2]}]
set_property LOC SLICE_X160Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_bus_out[data][data][9]_i_1}]
set_property LOC SLICE_X175Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/q_d0__0}]
set_property LOC SLICE_X155Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X159Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X152Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[56]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist_state_reg[6]}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X162Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[15]_i_148}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__6}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[3]_i_1__5}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[25]_i_1__2}]
set_property LOC SLICE_X153Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property LOC SLICE_X173Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_l1a_reg_reg}]
set_property LOC SLICE_X178Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[0]}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][29]_i_1__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[1]_i_1__1}]
set_property LOC SLICE_X152Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][24]}]
set_property LOC SLICE_X155Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[2]}]
set_property LOC SLICE_X166Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[5]}]
set_property LOC SLICE_X159Y483 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][19]}]
set_property LOC SLICE_X159Y481 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_144}]
set_property LOC SLICE_X165Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_209}]
set_property LOC SLICE_X156Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[25]_i_110}]
set_property LOC SLICE_X173Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[4]_i_206}]
set_property LOC SLICE_X158Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[4]_i_2__1}]
set_property LOC SLICE_X186Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X172Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[1]}]
set_property LOC SLICE_X166Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr[0]_i_1__4}]
set_property LOC SLICE_X155Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X166Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec_reg[8]_i_1__0}]
set_property LOC SLICE_X155Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X165Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[66]}]
set_property LOC SLICE_X178Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[15]}]
set_property LOC SLICE_X174Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__4}]
set_property LOC SLICE_X161Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[5]_i_158}]
set_property LOC SLICE_X151Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[2]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[7]_i_1__2}]
set_property LOC SLICE_X147Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property LOC SLICE_X160Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__10}]
set_property LOC SLICE_X173Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_l1a_d_reg}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture[3]_i_1__6}]
set_property LOC SLICE_X160Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][28]_i_2__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[0]_i_1__1}]
set_property LOC SLICE_X161Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][23]}]
set_property LOC SLICE_X155Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[29]}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[4]}]
set_property LOC SLICE_X165Y486 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][1]}]
set_property LOC SLICE_X171Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_145}]
set_property LOC SLICE_X155Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_21}]
set_property LOC SLICE_X159Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[26]_i_121}]
set_property LOC SLICE_X176Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[5]_i_208}]
set_property LOC SLICE_X161Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[6]_i_1__2}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rtok_reg}]
set_property LOC SLICE_X172Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[2]}]
set_property LOC SLICE_X166Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr[1]_i_1__4}]
set_property LOC SLICE_X150Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X166Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec_reg[9]_i_2__0}]
set_property LOC SLICE_X165Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X165Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[67]}]
set_property LOC SLICE_X178Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[16]}]
set_property LOC SLICE_X174Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property LOC SLICE_X162Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[6]_i_158}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[3]}]
set_property LOC SLICE_X176Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[0]}]
set_property LOC SLICE_X151Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__23}]
set_property LOC SLICE_X171Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[1]_i_1__5}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[2]}]
set_property LOC SLICE_X159Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][2]_i_1__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[3]_i_1__2}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][26]}]
set_property LOC SLICE_X155Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[31]}]
set_property LOC SLICE_X166Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[7]}]
set_property LOC SLICE_X158Y479 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][20]}]
set_property LOC SLICE_X159Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_146}]
set_property LOC SLICE_X163Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_210}]
set_property LOC SLICE_X165Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[27]_i_124}]
set_property LOC SLICE_X174Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[6]_i_206}]
set_property LOC SLICE_X160Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[6]_i_2__1}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__2}]
set_property LOC SLICE_X164Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[0]}]
set_property LOC SLICE_X172Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[3]}]
set_property LOC SLICE_X166Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr[2]_i_1__4}]
set_property LOC SLICE_X155Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X165Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X179Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X149Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__4}]
set_property LOC SLICE_X178Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[17]}]
set_property LOC SLICE_X174Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property LOC SLICE_X162Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[7]_i_158}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[4]}]
set_property LOC SLICE_X175Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[12]}]
set_property LOC SLICE_X153Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property LOC SLICE_X159Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__10}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[0]_i_1__5}]
set_property LOC SLICE_X178Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[1]}]
set_property LOC SLICE_X159Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][29]_i_2__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[2]_i_1__3}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][25]}]
set_property LOC SLICE_X155Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[30]}]
set_property LOC SLICE_X166Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[6]}]
set_property LOC SLICE_X155Y492 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][21]}]
set_property LOC SLICE_X160Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_189}]
set_property LOC SLICE_X163Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_215}]
set_property LOC SLICE_X156Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X166Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[28]_i_200}]
set_property LOC SLICE_X173Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[7]_i_206}]
set_property LOC SLICE_X161Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[7]_i_1__2}]
set_property LOC SLICE_X167Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__15}]
set_property LOC SLICE_X164Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[1]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec[4]_i_6}]
set_property LOC SLICE_X166Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X180Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X165Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X175Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X148Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__5}]
set_property LOC SLICE_X179Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[18]}]
set_property LOC SLICE_X174Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property LOC SLICE_X162Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[8]_i_161}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[5]}]
set_property LOC SLICE_X176Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[13]}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[9]_i_2__5}]
set_property LOC SLICE_X160Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__11}]
set_property LOC SLICE_X160Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[1]}]
set_property LOC SLICE_X178Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture[0]_i_1__6}]
set_property LOC SLICE_X161Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][27]_i_1__0}]
set_property LOC SLICE_X160Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][20]}]
set_property LOC SLICE_X155Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[27]}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[1]}]
set_property LOC SLICE_X159Y483 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][15]}]
set_property LOC SLICE_X146Y494 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_21}]
set_property LOC SLICE_X166Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_208}]
set_property LOC SLICE_X155Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[21]_i_144}]
set_property LOC SLICE_X156Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[2]_i_165}]
set_property LOC SLICE_X161Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[10]_i_2__1}]
set_property LOC SLICE_X186Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[1]_i_1__2}]
set_property LOC SLICE_X172Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_3__2}]
set_property LOC SLICE_X178Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/addr_fifo_i_10__6}]
set_property LOC SLICE_X178Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X175Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/sel_reg[6]}]
set_property LOC SLICE_X155Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X165Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[62]}]
set_property LOC SLICE_X177Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[0]}]
set_property LOC SLICE_X177Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_5__4}]
set_property LOC SLICE_X162Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[1]_i_190}]
set_property LOC SLICE_X151Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__4}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[8]_i_2__5}]
set_property LOC SLICE_X160Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[3]_i_1__2}]
set_property LOC SLICE_X151Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[8]_i_1__6}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property LOC SLICE_X155Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[0]}]
set_property LOC SLICE_X177Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cap_state_reg}]
set_property LOC SLICE_X156Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][26]_i_2__0}]
set_property LOC SLICE_X161Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][1]}]
set_property LOC SLICE_X155Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[26]}]
set_property LOC SLICE_X168Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[0]}]
set_property LOC SLICE_X159Y483 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][16]}]
set_property LOC SLICE_X155Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_43}]
set_property LOC SLICE_X161Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_86}]
set_property LOC SLICE_X153Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[22]_i_146}]
set_property LOC SLICE_X163Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[30]_i_296}]
set_property LOC SLICE_X158Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[2]_i_1__2}]
set_property LOC SLICE_X186Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr[2]_i_1__2}]
set_property LOC SLICE_X172Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_4__2}]
set_property LOC SLICE_X161Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/daq_rst_reg}]
set_property LOC SLICE_X155Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec[4]_i_6__0}]
set_property LOC SLICE_X178Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X165Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X153Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[63]}]
set_property LOC SLICE_X178Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[12]}]
set_property LOC SLICE_X181Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_i_6__4}]
set_property LOC SLICE_X163Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[2]_i_171}]
set_property LOC SLICE_X153Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr[8]_i_3__5}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[4]_i_1__2}]
set_property LOC SLICE_X153Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property LOC SLICE_X165Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[4]}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture[2]_i_1__6}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][28]_i_1__0}]
set_property LOC SLICE_X161Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][22]}]
set_property LOC SLICE_X155Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[28]_i_1__0}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[3]}]
set_property LOC SLICE_X159Y483 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][17]}]
set_property LOC SLICE_X155Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_44}]
set_property LOC SLICE_X161Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[7]_i_87}]
set_property LOC SLICE_X154Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[23]_i_147}]
set_property LOC SLICE_X166Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[31]_i_367}]
set_property LOC SLICE_X158Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[5]_i_2__1}]
set_property LOC SLICE_X186Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X172Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_5__2}]
set_property LOC SLICE_X153Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/mode_evt_proc[0]_i_1}]
set_property LOC SLICE_X150Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X167Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec[9]_i_1__0}]
set_property LOC SLICE_X165Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X165Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[64]}]
set_property LOC SLICE_X179Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[13]}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X162Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[3]_i_168}]
set_property LOC SLICE_X151Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[0]}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[5]_i_1__2}]
set_property LOC SLICE_X147Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property LOC SLICE_X158Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property LOC SLICE_X155Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[3]}]
set_property LOC SLICE_X178Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture[1]_i_1__6}]
set_property LOC SLICE_X160Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][27]_i_2__0}]
set_property LOC SLICE_X163Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][21]}]
set_property LOC SLICE_X155Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[28]}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[2]}]
set_property LOC SLICE_X153Y481 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][18]}]
set_property LOC SLICE_X160Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[18]_i_80}]
set_property LOC SLICE_X163Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_168}]
set_property LOC SLICE_X163Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[24]_i_99}]
set_property LOC SLICE_X176Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[3]_i_162}]
set_property LOC SLICE_X158Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[3]_i_1__2}]
set_property LOC SLICE_X186Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X172Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[0]}]
set_property LOC SLICE_X153Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rob_last_i_1}]
set_property LOC SLICE_X155Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X166Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_delay_ctrl/token_rec_reg[4]_i_1__0}]
set_property LOC SLICE_X177Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X156Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X146Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/d_reg[65]}]
set_property LOC SLICE_X179Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[14]}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X160Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[4]_i_154}]
set_property LOC SLICE_X151Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[1]}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out[6]_i_1__2}]
set_property LOC RAMB36_X10Y99 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ram_reg}]
set_property LOC SLICE_X172Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property LOC SLICE_X150Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[19]_i_46}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[1]}]
set_property LOC SLICE_X162Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][3]_i_1__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[1]}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][31]}]
set_property LOC SLICE_X155Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[7]}]
set_property LOC SLICE_X156Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[2]}]
set_property LOC SLICE_X153Y481 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][26]}]
set_property LOC SLICE_X175Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_178}]
set_property LOC SLICE_X155Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_20}]
set_property LOC SLICE_X159Y471 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X176Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[3]_i_83}]
set_property LOC SLICE_X176Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/sel[3]_i_1__1}]
set_property LOC SLICE_X158Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[1]}]
set_property LOC SLICE_X166Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__6}]
set_property LOC SLICE_X164Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[4]}]
set_property LOC SLICE_X159Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X167Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X171Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X152Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_8__3}]
set_property LOC SLICE_X151Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[23]}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/cyc_i_1__20}]
set_property LOC SLICE_X174Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[18]}]
set_property LOC SLICE_X151Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property LOC SLICE_X173Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X146Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[18]_i_47}]
set_property LOC SLICE_X171Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[0]}]
set_property LOC SLICE_X159Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][31]_i_2__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[4]}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][30]}]
set_property LOC SLICE_X155Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[6]}]
set_property LOC SLICE_X151Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[1]}]
set_property LOC SLICE_X164Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][27]}]
set_property LOC SLICE_X175Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_179}]
set_property LOC SLICE_X167Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_85}]
set_property LOC SLICE_X151Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X173Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[4]_i_160}]
set_property LOC SLICE_X173Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/sel[3]_i_2__1}]
set_property LOC SLICE_X158Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[2]}]
set_property LOC SLICE_X166Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property LOC SLICE_X184Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_l1a_d_reg}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state[0]_i_1__2}]
set_property LOC SLICE_X150Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X167Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X175Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[0]_i_179}]
set_property LOC SLICE_X150Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_9__0}]
set_property LOC SLICE_X151Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[24]}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/cyc_reg}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[0]}]
set_property LOC SLICE_X173Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[19]}]
set_property LOC SLICE_X153Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_51}]
set_property LOC SLICE_X172Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X148Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[24]_i_56}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[0]_i_1__6}]
set_property LOC SLICE_X159Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][5]_i_1__0}]
set_property LOC SLICE_X152Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_11__0}]
set_property LOC SLICE_X159Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][4]}]
set_property LOC SLICE_X155Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[8]_i_1__0}]
set_property LOC SLICE_X151Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[4]}]
set_property LOC SLICE_X164Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][28]}]
set_property LOC SLICE_X170Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_20}]
set_property LOC SLICE_X167Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_86}]
set_property LOC SLICE_X153Y469 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X175Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[5]_i_164}]
set_property LOC SLICE_X158Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[3]}]
set_property LOC SLICE_X167Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__6}]
set_property LOC SLICE_X181Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_l1a_reg_reg}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state[3]_i_1__2}]
set_property LOC SLICE_X154Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X155Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X170Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[10]_i_197}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_reg}]
set_property LOC SLICE_X151Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[25]}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m1_reg}]
set_property LOC SLICE_X156Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[1]}]
set_property LOC SLICE_X155Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[1]}]
set_property LOC SLICE_X162Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_184}]
set_property LOC SLICE_X172Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X152Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_100}]
set_property LOC SLICE_X176Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_10__5}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr_reg[2]}]
set_property LOC SLICE_X159Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][4]_i_1__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[2]}]
set_property LOC SLICE_X162Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][3]}]
set_property LOC SLICE_X155Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[8]}]
set_property LOC SLICE_X159Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[3]}]
set_property LOC SLICE_X164Y487 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][29]}]
set_property LOC SLICE_X154Y493 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_21}]
set_property LOC SLICE_X157Y467 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[0]_i_86}]
set_property LOC SLICE_X152Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X174Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[6]_i_164}]
set_property LOC SLICE_X158Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[4]}]
set_property LOC SLICE_X166Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__15}]
set_property LOC SLICE_X174Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[0]_i_1__1}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[0]}]
set_property LOC SLICE_X159Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X165Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X173Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[11]_i_151}]
set_property LOC SLICE_X145Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_i_2__4}]
set_property LOC SLICE_X178Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[28]}]
set_property LOC SLICE_X152Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[16]}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[2]}]
set_property LOC SLICE_X176Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[20]}]
set_property LOC SLICE_X151Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property LOC SLICE_X173Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[0]_i_1__6}]
set_property LOC SLICE_X156Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][30]_i_1__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[3]}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][28]}]
set_property LOC SLICE_X155Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[4]}]
set_property LOC SLICE_X166Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[9]}]
set_property LOC SLICE_X155Y492 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][22]}]
set_property LOC SLICE_X150Y494 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_20}]
set_property LOC SLICE_X161Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_86}]
set_property LOC SLICE_X156Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X166Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[29]_i_203}]
set_property LOC SLICE_X172Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[8]_i_213}]
set_property LOC SLICE_X161Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[8]_i_1__2}]
set_property LOC SLICE_X167Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property LOC SLICE_X164Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_cyc_reg[2]}]
set_property LOC SLICE_X151Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec[9]_i_1}]
set_property LOC SLICE_X166Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X159Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][19]}]
set_property LOC SLICE_X157Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X175Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X148Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_3__6}]
set_property LOC SLICE_X178Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[19]}]
set_property LOC SLICE_X174Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_42}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[6]}]
set_property LOC SLICE_X173Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[14]}]
set_property LOC SLICE_X153Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property LOC SLICE_X174Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__5}]
set_property LOC SLICE_X163Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__23}]
set_property LOC SLICE_X171Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[2]_i_1__5}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/capture_reg[3]}]
set_property LOC SLICE_X161Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][2]_i_2__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[4]_i_2__2}]
set_property LOC SLICE_X161Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][27]}]
set_property LOC SLICE_X155Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[3]}]
set_property LOC SLICE_X166Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/token_rec_reg[8]}]
set_property LOC SLICE_X155Y492 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][23]}]
set_property LOC SLICE_X158Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_42}]
set_property LOC SLICE_X161Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[8]_i_87}]
set_property LOC SLICE_X151Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X156Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[2]_i_85}]
set_property LOC SLICE_X171Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/rmw_input[9]_i_200}]
set_property LOC SLICE_X162Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr[9]_i_2__1}]
set_property LOC SLICE_X167Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__7}]
set_property LOC SLICE_X156Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[0]}]
set_property LOC SLICE_X151Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[4]_i_1}]
set_property LOC SLICE_X166Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X170Y478 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X157Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X175Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X149Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__5}]
set_property LOC SLICE_X155Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[1]}]
set_property LOC SLICE_X162Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_83}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[7]}]
set_property LOC SLICE_X174Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[15]}]
set_property LOC SLICE_X151Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property LOC SLICE_X172Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property LOC SLICE_X154Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[17]_i_48}]
set_property LOC RAMB18_X11Y180 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[2]_i_1__6}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][31]_i_1__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state_reg[0]}]
set_property LOC SLICE_X159Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][2]}]
set_property LOC SLICE_X155Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[5]}]
set_property LOC SLICE_X151Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[0]}]
set_property LOC SLICE_X155Y492 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][24]}]
set_property LOC SLICE_X158Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_43}]
set_property LOC SLICE_X160Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_156}]
set_property LOC SLICE_X151Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X164Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[30]_i_227}]
set_property LOC SLICE_X176Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/sel[1]_i_1__1}]
set_property LOC SLICE_X158Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[0]}]
set_property LOC SLICE_X168Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property LOC SLICE_X157Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[1]}]
set_property LOC SLICE_X151Y470 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[8]_i_1}]
set_property LOC SLICE_X155Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X157Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X175Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X148Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__6}]
set_property LOC SLICE_X179Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[20]}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/buf/rmw_input[9]_i_84}]
set_property LOC SLICE_X152Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/addr_reg[8]}]
set_property LOC SLICE_X176Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[16]}]
set_property LOC SLICE_X151Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property LOC SLICE_X173Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X150Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_100}]
set_property LOC SLICE_X171Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/cyc_ctr[1]_i_1__6}]
set_property LOC SLICE_X156Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][30]_i_2__0}]
set_property LOC SLICE_X158Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_onehot_state[4]_i_3__0}]
set_property LOC SLICE_X159Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][29]}]
set_property LOC SLICE_X155Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[4]_i_1__0}]
set_property LOC SLICE_X163Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][25]}]
set_property LOC SLICE_X160Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[19]_i_80}]
set_property LOC SLICE_X166Y485 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[9]_i_197}]
set_property LOC SLICE_X159Y471 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X166Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[31]_i_276}]
set_property LOC SLICE_X176Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].ctrl/sel[2]_i_1__1}]
set_property LOC SLICE_X161Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[10]}]
set_property LOC SLICE_X168Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property LOC SLICE_X157Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/s_hist_state_reg[3]}]
set_property LOC SLICE_X151Y471 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[9]_i_2}]
set_property LOC SLICE_X159Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X167Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X171Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X150Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/we_i_5__7}]
set_property LOC SLICE_X151Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[22]}]
set_property LOC SLICE_X174Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[17]}]
set_property LOC SLICE_X163Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[11]_i_86}]
set_property LOC SLICE_X173Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X158Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property LOC SLICE_X174Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_4__5}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_5__6}]
set_property LOC SLICE_X160Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[init]_i_1__0}]
set_property LOC SLICE_X153Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_17__0}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][start]}]
set_property LOC SLICE_X153Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rmw_input[1]_i_175}]
set_property LOC SLICE_X163Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][4]}]
set_property LOC SLICE_X151Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_8}]
set_property LOC SLICE_X163Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[12]_i_41}]
set_property LOC SLICE_X152Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][21]}]
set_property LOC SLICE_X174Y458 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X175Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/sel[2]_i_1__0}]
set_property LOC SLICE_X161Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[9]}]
set_property LOC SLICE_X181Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X150Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[18]_i_45}]
set_property LOC RAMB18_X13Y186 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo}]
set_property LOC SLICE_X186Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[12]_i_1__1}]
set_property LOC SLICE_X155Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X175Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X177Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[16]_i_219}]
set_property LOC SLICE_X160Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[5]}]
set_property LOC SLICE_X152Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[0]}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/we_reg}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[28]}]
set_property LOC SLICE_X162Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[11]_i_156}]
set_property LOC SLICE_X173Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X158Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property LOC SLICE_X174Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_3__5}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_4__6}]
set_property LOC SLICE_X161Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][valid]_i_1__0}]
set_property LOC SLICE_X153Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_16__0}]
set_property LOC SLICE_X161Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][9]}]
set_property LOC SLICE_X157Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rmw_input[0]_i_175}]
set_property LOC SLICE_X164Y487 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][4]_rep}]
set_property LOC SLICE_X170Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_89}]
set_property LOC SLICE_X153Y470 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[12]_i_78}]
set_property LOC SLICE_X155Y481 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][22]}]
set_property LOC SLICE_X174Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[16]}]
set_property LOC SLICE_X175Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/sel[3]_i_1__0}]
set_property LOC RAMB36_X11Y97 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ram_reg}]
set_property LOC SLICE_X181Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[1]}]
set_property LOC SLICE_X152Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[19]_i_44}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[2]}]
set_property LOC SLICE_X186Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[13]_i_1__1}]
set_property LOC SLICE_X159Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X175Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X154Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[17]_i_167}]
set_property LOC SLICE_X159Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[6]}]
set_property LOC SLICE_X152Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[2]}]
set_property LOC SLICE_X152Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_i_2__5}]
set_property LOC SLICE_X175Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[29]}]
set_property LOC SLICE_X162Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[12]_i_198}]
set_property LOC SLICE_X172Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X146Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property LOC SLICE_X176Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_6__5}]
set_property LOC SLICE_X164Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[31]_i_23}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[1]}]
set_property LOC RAMB18_X10Y186 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_fifo}]
set_property LOC SLICE_X152Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_19__0}]
set_property LOC SLICE_X161Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][valid]}]
set_property LOC SLICE_X166Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr[0]_i_1__11}]
set_property LOC SLICE_X165Y486 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][4]_rep__0}]
set_property LOC SLICE_X172Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_90}]
set_property LOC SLICE_X161Y494 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[13]_i_43}]
set_property LOC SLICE_X159Y480 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][23]}]
set_property LOC SLICE_X174Y458 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[12]}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/sel[3]_i_2__0}]
set_property LOC SLICE_X174Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_180}]
set_property LOC SLICE_X181Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[11]}]
set_property LOC SLICE_X156Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_92}]
set_property LOC SLICE_X186Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[14]_i_1__1}]
set_property LOC SLICE_X167Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X165Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X155Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[18]_i_149}]
set_property LOC SLICE_X155Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[7]}]
set_property LOC SLICE_X157Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[3]}]
set_property LOC SLICE_X153Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_i_3__5}]
set_property LOC SLICE_X154Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[2]}]
set_property LOC SLICE_X163Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[12]_i_148}]
set_property LOC SLICE_X173Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X158Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__9}]
set_property LOC SLICE_X176Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_5__5}]
set_property LOC SLICE_X164Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[31]_i_13}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[0]}]
set_property LOC SLICE_X161Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[token]_i_1__0}]
set_property LOC SLICE_X153Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_18__0}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][strobe]}]
set_property LOC SLICE_X140Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/ro_done_i_1}]
set_property LOC SLICE_X163Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][5]}]
set_property LOC SLICE_X163Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_142}]
set_property LOC SLICE_X156Y470 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[13]_i_81}]
set_property LOC SLICE_X155Y481 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][24]}]
set_property LOC SLICE_X174Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X152Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_49}]
set_property LOC SLICE_X179Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[12]}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[24]_i_54}]
set_property LOC SLICE_X183Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_10__1}]
set_property LOC SLICE_X186Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[15]_i_1__1}]
set_property LOC SLICE_X178Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X171Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X160Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[19]_i_150}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_we_out_i_1__3}]
set_property LOC SLICE_X157Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[4]}]
set_property LOC SLICE_X153Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/wrap_reg}]
set_property LOC SLICE_X160Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[3]}]
set_property LOC SLICE_X165Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_150}]
set_property LOC SLICE_X172Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X149Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[26]_i_59}]
set_property LOC SLICE_X174Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_11__5}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[2]_i_1__6}]
set_property LOC SLICE_X162Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][7]_i_1__0}]
set_property LOC SLICE_X152Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_13__0}]
set_property LOC SLICE_X162Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][6]}]
set_property LOC SLICE_X153Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/next_evt[0]_i_1}]
set_property LOC SLICE_X152Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[6]}]
set_property LOC SLICE_X158Y479 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][2]}]
set_property LOC SLICE_X170Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_45}]
set_property LOC SLICE_X158Y468 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[10]_i_143}]
set_property LOC SLICE_X152Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][16]}]
set_property LOC SLICE_X173Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[7]_i_164}]
set_property LOC SLICE_X158Y490 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[5]}]
set_property LOC SLICE_X166Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__15}]
set_property LOC SLICE_X178Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[1]_i_1__1}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[1]}]
set_property LOC SLICE_X154Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X167Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X153Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[12]_i_152}]
set_property LOC SLICE_X144Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_i_3__4}]
set_property LOC SLICE_X178Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[29]}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m2_reg}]
set_property LOC SLICE_X155Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[56]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[22]}]
set_property LOC SLICE_X154Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_99}]
set_property LOC SLICE_X172Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X147Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[25]_i_58}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[1]_i_1__6}]
set_property LOC SLICE_X162Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][6]_i_1__0}]
set_property LOC SLICE_X152Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_12__0}]
set_property LOC SLICE_X159Y463 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][5]}]
set_property LOC SLICE_X155Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/mode_evt_proc_reg[9]}]
set_property LOC SLICE_X157Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[5]}]
set_property LOC SLICE_X164Y487 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][30]}]
set_property LOC SLICE_X170Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_46}]
set_property LOC SLICE_X161Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[10]_i_44}]
set_property LOC SLICE_X152Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X169Y484 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[8]_i_170}]
set_property LOC SLICE_X161Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[6]}]
set_property LOC SLICE_X166Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state[2]_i_1__1}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[3]}]
set_property LOC SLICE_X167Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X178Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X152Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[13]_i_155}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/wrap_reg}]
set_property LOC SLICE_X155Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[2]}]
set_property LOC SLICE_X155Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m3_reg}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[57]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[23]}]
set_property LOC SLICE_X157Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_203}]
set_property LOC SLICE_X173Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X158Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property LOC SLICE_X160Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_1__5}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_3__6}]
set_property LOC SLICE_X161Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][9]_i_1__0}]
set_property LOC SLICE_X153Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_15__0}]
set_property LOC SLICE_X162Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][8]}]
set_property LOC SLICE_X159Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/readme_reg}]
set_property LOC SLICE_X164Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][31]}]
set_property LOC SLICE_X172Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_47}]
set_property LOC SLICE_X165Y490 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[10]_i_45}]
set_property LOC SLICE_X156Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][1]}]
set_property LOC SLICE_X174Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[0]}]
set_property LOC SLICE_X169Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/rmw_input[9]_i_158}]
set_property LOC SLICE_X161Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[7]}]
set_property LOC SLICE_X180Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/addr_fifo_i_2__1}]
set_property LOC SLICE_X152Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_92}]
set_property LOC SLICE_X174Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[0]}]
set_property LOC SLICE_X170Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[4]}]
set_property LOC SLICE_X167Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X175Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X156Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[14]_i_153}]
set_property LOC SLICE_X160Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[3]}]
set_property LOC SLICE_X152Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[1]}]
set_property LOC SLICE_X155Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[59]}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[24]}]
set_property LOC SLICE_X162Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_201}]
set_property LOC SLICE_X173Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[27]_i_69}]
set_property LOC SLICE_X177Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_12__5}]
set_property LOC SLICE_X173Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr[3]_i_2__6}]
set_property LOC SLICE_X162Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_bus_out[data][data][8]_i_1__0}]
set_property LOC SLICE_X152Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_14__0}]
set_property LOC SLICE_X162Y464 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[data][data][7]}]
set_property LOC SLICE_X159Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/readme_i_1__0}]
set_property LOC SLICE_X161Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trigger_event_reg[7]}]
set_property LOC SLICE_X167Y479 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][3]}]
set_property LOC SLICE_X166Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[1]_i_48}]
set_property LOC SLICE_X152Y469 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[11]_i_81}]
set_property LOC SLICE_X152Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][20]}]
set_property LOC SLICE_X174Y458 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[10]}]
set_property LOC SLICE_X175Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[1].ctrl/sel[1]_i_1__0}]
set_property LOC SLICE_X161Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/ptr_reg[8]}]
set_property LOC SLICE_X181Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[0]}]
set_property LOC SLICE_X153Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[17]_i_46}]
set_property LOC SLICE_X178Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/FSM_sequential_ro_state_reg[1]}]
set_property LOC SLICE_X173Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[0]_i_1__1}]
set_property LOC SLICE_X167Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X175Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X156Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[15]_i_154}]
set_property LOC SLICE_X151Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_out_reg[4]}]
set_property LOC SLICE_X152Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q[16]_i_1__7}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/d_reg[60]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[25]}]
set_property LOC SLICE_X163Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[15]_i_199}]
set_property LOC SLICE_X173Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_3__5}]
set_property LOC SLICE_X157Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property LOC SLICE_X176Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X165Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property LOC SLICE_X165Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[8]_i_1__0}]
set_property LOC SLICE_X145Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X153Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_8__0}]
set_property LOC SLICE_X158Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_tmt[token]_i_1__0}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_i_i_1__0}]
set_property LOC SLICE_X167Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_11}]
set_property LOC SLICE_X164Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][8]}]
set_property LOC SLICE_X157Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_80}]
set_property LOC SLICE_X156Y475 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[16]_i_171}]
set_property LOC SLICE_X163Y478 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][29]}]
set_property LOC SLICE_X174Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[19]}]
set_property LOC SLICE_X173Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[11]_i_152}]
set_property LOC SLICE_X181Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[4]}]
set_property LOC SLICE_X169Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property LOC SLICE_X173Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_1__1}]
set_property LOC SLICE_X169Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__17}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[1]_i_1__1}]
set_property LOC SLICE_X153Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_6}]
set_property LOC SLICE_X170Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X152Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[14]_i_80}]
set_property LOC SLICE_X158Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[23]_i_197}]
set_property LOC SLICE_X157Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__9}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[0]_i_1__6}]
set_property LOC SLICE_X157Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/rdy_i_1__20}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_we_out_i_1__4}]
set_property LOC SLICE_X164Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[15]_i_150}]
set_property LOC SLICE_X173Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_2__5}]
set_property LOC SLICE_X154Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property LOC SLICE_X176Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/bank_sel[1]_i_1__7}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__11}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[4]_i_1__0}]
set_property LOC SLICE_X145Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr[2]_i_1__10}]
set_property LOC SLICE_X153Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_7__0}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_in_reg[token]}]
set_property LOC SLICE_X166Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr_reg[2]}]
set_property LOC SLICE_X169Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_12__0}]
set_property LOC SLICE_X164Y487 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][9]}]
set_property LOC SLICE_X157Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_81}]
set_property LOC SLICE_X160Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[16]_i_44}]
set_property LOC SLICE_X151Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][2]}]
set_property LOC SLICE_X174Y457 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[1]}]
set_property LOC SLICE_X164Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[11]_i_84}]
set_property LOC SLICE_X179Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[5]}]
set_property LOC SLICE_X168Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property LOC SLICE_X184Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_3__1}]
set_property LOC SLICE_X169Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property LOC SLICE_X171Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[20]_i_1__1}]
set_property LOC SLICE_X154Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_2}]
set_property LOC SLICE_X178Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X152Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[15]_i_81}]
set_property LOC SLICE_X154Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[24]_i_167}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[1]_i_1__6}]
set_property LOC SLICE_X157Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/rdy_reg}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_we_out_reg}]
set_property LOC SLICE_X162Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[17]_i_170}]
set_property LOC SLICE_X173Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_5__5}]
set_property LOC SLICE_X154Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property LOC SLICE_X173Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cap_state_reg}]
set_property LOC SLICE_X164Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__12}]
set_property LOC SLICE_X145Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X159Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]}]
set_property LOC SLICE_X161Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_tmt_reg[token]}]
set_property LOC SLICE_X153Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg}]
set_property LOC SLICE_X168Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_11__0}]
set_property LOC SLICE_X169Y482 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][0]}]
set_property LOC SLICE_X159Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_142}]
set_property LOC SLICE_X153Y473 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[17]_i_85}]
set_property LOC SLICE_X152Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][30]}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[20]}]
set_property LOC SLICE_X163Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[12]_i_145}]
set_property LOC SLICE_X179Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[6]}]
set_property LOC SLICE_X168Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__5}]
set_property LOC SLICE_X185Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_4__1}]
set_property LOC SLICE_X169Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_3__8}]
set_property LOC SLICE_X157Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[22]_i_1__1}]
set_property LOC SLICE_X154Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_3}]
set_property LOC SLICE_X177Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/sel[1]_i_1__3}]
set_property LOC SLICE_X177Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[16]_i_173}]
set_property LOC SLICE_X159Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[25]_i_185}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr[2]_i_1__6}]
set_property LOC SLICE_X153Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s1_reg}]
set_property LOC SLICE_X162Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[16]_i_169}]
set_property LOC SLICE_X172Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_4__5}]
set_property LOC SLICE_X154Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property LOC SLICE_X176Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X165Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property LOC SLICE_X165Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec_reg[9]_i_2__0}]
set_property LOC SLICE_X145Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X153Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_9__0}]
set_property LOC SLICE_X155Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_tmt[token]_i_2__0}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_i_reg}]
set_property LOC SLICE_X168Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_11__1}]
set_property LOC SLICE_X169Y484 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][10]}]
set_property LOC SLICE_X167Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_189}]
set_property LOC SLICE_X155Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[18]_i_20}]
set_property LOC SLICE_X152Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][31]}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[21]}]
set_property LOC SLICE_X174Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[12]_i_196}]
set_property LOC SLICE_X179Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[7]}]
set_property LOC SLICE_X154Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property LOC SLICE_X185Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_5__1}]
set_property LOC SLICE_X169Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m1_reg}]
set_property LOC SLICE_X157Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[23]_i_1__1}]
set_property LOC SLICE_X153Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_7}]
set_property LOC SLICE_X177Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/sel[2]_i_1__3}]
set_property LOC SLICE_X154Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[17]_i_87}]
set_property LOC SLICE_X156Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[26]_i_194}]
set_property LOC SLICE_X156Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__8}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X153Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s2_reg}]
set_property LOC SLICE_X174Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[0]_i_178}]
set_property LOC SLICE_X162Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[13]_i_200}]
set_property LOC SLICE_X172Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__5}]
set_property LOC SLICE_X154Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property LOC SLICE_X174Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_8__5}]
set_property LOC SLICE_X165Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[3]}]
set_property LOC SLICE_X159Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/mode_evt_proc[0]_i_1__0}]
set_property LOC SLICE_X152Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_21__0}]
set_property LOC SLICE_X161Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[token]}]
set_property LOC SLICE_X166Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr[2]_i_1__11}]
set_property LOC SLICE_X167Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_10}]
set_property LOC SLICE_X163Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][5]_rep}]
set_property LOC SLICE_X164Y483 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_186}]
set_property LOC SLICE_X161Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[14]_i_40}]
set_property LOC SLICE_X155Y481 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][25]}]
set_property LOC SLICE_X174Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[17]}]
set_property LOC SLICE_X159Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[0]_i_91}]
set_property LOC SLICE_X181Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[25]_i_56}]
set_property LOC SLICE_X186Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[16]_i_1__1}]
set_property LOC SLICE_X178Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X170Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[10]_i_145}]
set_property LOC SLICE_X174Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[1]_i_181}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/init_word_we_out_reg}]
set_property LOC SLICE_X152Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[5]}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[4]}]
set_property LOC SLICE_X162Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[13]_i_151}]
set_property LOC SLICE_X173Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__5}]
set_property LOC SLICE_X154Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property LOC SLICE_X174Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_7__5}]
set_property LOC SLICE_X154Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__7}]
set_property LOC SLICE_X173Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/dctr_reg[2]}]
set_property LOC SLICE_X151Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/daq_rst_reg}]
set_property LOC SLICE_X152Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_20__0}]
set_property LOC SLICE_X160Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_bus_out_reg[init]}]
set_property LOC SLICE_X166Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr[1]_i_1__11}]
set_property LOC SLICE_X168Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_10__0}]
set_property LOC SLICE_X165Y486 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][5]_rep__0}]
set_property LOC SLICE_X163Y480 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_187}]
set_property LOC SLICE_X152Y470 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[14]_i_78}]
set_property LOC SLICE_X152Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][26]}]
set_property LOC SLICE_X174Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X165Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_146}]
set_property LOC SLICE_X179Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[13]}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[26]_i_57}]
set_property LOC SLICE_X186Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[17]_i_1__1}]
set_property LOC SLICE_X171Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/bit_shift[0]_i_1__0}]
set_property LOC SLICE_X180Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X173Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[11]_i_83}]
set_property LOC SLICE_X156Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[20]_i_191}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__4}]
set_property LOC SLICE_X152Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[6]}]
set_property LOC SLICE_X159Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[5]}]
set_property LOC SLICE_X162Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[14]_i_199}]
set_property LOC SLICE_X172Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_1__5}]
set_property LOC SLICE_X154Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property LOC SLICE_X176Y479 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/bank_sel[0]_i_1__7}]
set_property LOC SLICE_X165Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property LOC SLICE_X167Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec[9]_i_1__0}]
set_property LOC SLICE_X145Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr[1]_i_1__10}]
set_property LOC SLICE_X153Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_6__0}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/dbus_in[token]_i_1__0}]
set_property LOC SLICE_X166Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr_reg[1]}]
set_property LOC SLICE_X168Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_10__1}]
set_property LOC SLICE_X165Y486 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][6]}]
set_property LOC SLICE_X152Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_19}]
set_property LOC SLICE_X162Y492 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[15]_i_41}]
set_property LOC SLICE_X159Y480 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][27]}]
set_property LOC SLICE_X174Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[15]}]
set_property LOC SLICE_X174Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_198}]
set_property LOC SLICE_X179Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[14]}]
set_property LOC SLICE_X150Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[27]_i_67}]
set_property LOC SLICE_X183Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_11__1}]
set_property LOC SLICE_X186Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[18]_i_1__1}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/ctrs_fifo_i_2}]
set_property LOC SLICE_X180Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X152Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[12]_i_80}]
set_property LOC SLICE_X159Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[21]_i_193}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__19}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/ro_tok_out_i_1__3}]
set_property LOC SLICE_X152Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[7]}]
set_property LOC SLICE_X159Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[6]}]
set_property LOC SLICE_X163Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[14]_i_149}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X146Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property LOC SLICE_X177Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_9__5}]
set_property LOC SLICE_X165Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_i_1__25}]
set_property LOC SLICE_X165Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/evt_rec[4]_i_6__0}]
set_property LOC SLICE_X145Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/daq_ctrl/rst_ctr[0]_i_1__10}]
set_property LOC SLICE_X152Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state[0]_i_22__0}]
set_property LOC SLICE_X166Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_ctr_reg[0]}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_10__2}]
set_property LOC SLICE_X159Y483 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[0][7]}]
set_property LOC SLICE_X161Y479 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[20]_i_192}]
set_property LOC SLICE_X152Y470 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[15]_i_79}]
set_property LOC SLICE_X159Y471 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][28]}]
set_property LOC SLICE_X174Y464 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[18]}]
set_property LOC SLICE_X165Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[10]_i_200}]
set_property LOC SLICE_X181Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[3]}]
set_property LOC SLICE_X169Y499 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property LOC SLICE_X183Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_12__1}]
set_property LOC SLICE_X154Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/addr[8]_i_1__3}]
set_property LOC SLICE_X186Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[19]_i_1__1}]
set_property LOC SLICE_X154Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_1}]
set_property LOC SLICE_X180Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X152Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[13]_i_83}]
set_property LOC SLICE_X160Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[22]_i_193}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/cyc_reg}]
set_property LOC SLICE_X161Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/ro_tok_out_reg}]
set_property LOC SLICE_X157Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/m_q_reg[8]}]
set_property LOC SLICE_X158Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/init_word_out_reg[7]}]
set_property LOC SLICE_X162Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[3]_i_171}]
set_property LOC SLICE_X174Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property LOC SLICE_X141Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[1]}]
set_property LOC SLICE_X154Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_102}]
set_property LOC SLICE_X169Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[4]}]
set_property LOC SLICE_X156Y471 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[13]}]
set_property LOC SLICE_X156Y462 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__12}]
set_property LOC SLICE_X167Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_14}]
set_property LOC SLICE_X166Y481 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][15]}]
set_property LOC SLICE_X160Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_189}]
set_property LOC SLICE_X154Y476 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[20]_i_143}]
set_property LOC SLICE_X151Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][7]}]
set_property LOC SLICE_X174Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[26]}]
set_property LOC SLICE_X164Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[15]_i_147}]
set_property LOC SLICE_X173Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/del_en_reg}]
set_property LOC SLICE_X154Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/bank_sel[0]_i_1__2}]
set_property LOC SLICE_X169Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__17}]
set_property LOC SLICE_X173Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[29]_i_2__1}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[2]_i_1__0}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/state_i_1}]
set_property LOC SLICE_X160Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[22]_i_147}]
set_property LOC SLICE_X165Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[30]_i_297}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property LOC SLICE_X152Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[0]}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/ro_tok_out_reg}]
set_property LOC SLICE_X161Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[2]_i_174}]
set_property LOC SLICE_X174Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property LOC SLICE_X146Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[0]}]
set_property LOC SLICE_X153Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_102}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[3]}]
set_property LOC SLICE_X159Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[1]}]
set_property LOC SLICE_X150Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[12]}]
set_property LOC SLICE_X150Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__11}]
set_property LOC SLICE_X168Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_14__0}]
set_property LOC SLICE_X169Y484 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][16]}]
set_property LOC SLICE_X149Y491 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_21}]
set_property LOC SLICE_X157Y478 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[20]_i_43}]
set_property LOC SLICE_X159Y471 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][8]}]
set_property LOC SLICE_X174Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[27]}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[15]_i_197}]
set_property LOC SLICE_X175Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_1__1}]
set_property LOC SLICE_X152Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[20]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/bank_sel[1]_i_1__2}]
set_property LOC SLICE_X168Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__17}]
set_property LOC SLICE_X157Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[2]_i_1__1}]
set_property LOC SLICE_X147Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[2]_i_2__0}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/state_reg}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[23]_i_148}]
set_property LOC SLICE_X168Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[31]_i_368}]
set_property LOC SLICE_X147Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_104}]
set_property LOC SLICE_X152Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[1]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[0]_i_1__7}]
set_property LOC SLICE_X162Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[5]_i_161}]
set_property LOC SLICE_X174Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[3]}]
set_property LOC SLICE_X146Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[3]}]
set_property LOC SLICE_X163Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property LOC SLICE_X174Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[12]_i_1__4}]
set_property LOC SLICE_X152Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[15]}]
set_property LOC SLICE_X155Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__14}]
set_property LOC SLICE_X168Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_14__1}]
set_property LOC SLICE_X158Y482 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][17]}]
set_property LOC SLICE_X155Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_83}]
set_property LOC SLICE_X157Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[21]_i_143}]
set_property LOC SLICE_X153Y469 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][9]}]
set_property LOC SLICE_X174Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[28]}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/del_en_i_1__2}]
set_property LOC SLICE_X175Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[16]_i_161}]
set_property LOC SLICE_X179Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_2__1}]
set_property LOC SLICE_X153Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[21]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/bank_sel_reg[0]}]
set_property LOC SLICE_X169Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property LOC SLICE_X178Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[3]_i_1__1}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[3]_i_1}]
set_property LOC SLICE_X164Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/token_d_in_i_1}]
set_property LOC SLICE_X154Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[24]_i_100}]
set_property LOC SLICE_X170Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[3]_i_163}]
set_property LOC SLICE_X146Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[18]_i_48}]
set_property LOC SLICE_X152Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_cyc_reg[2]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[1]_i_1__7}]
set_property LOC SLICE_X162Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[4]_i_157}]
set_property LOC SLICE_X174Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[2]}]
set_property LOC SLICE_X146Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[2]}]
set_property LOC SLICE_X163Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property LOC SLICE_X174Y480 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[0]_i_1__4}]
set_property LOC SLICE_X149Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[14]}]
set_property LOC SLICE_X155Y460 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__13}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_14__2}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][18]}]
set_property LOC SLICE_X155Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_84}]
set_property LOC SLICE_X156Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[21]_i_44}]
set_property LOC SLICE_X158Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][0]}]
set_property LOC SLICE_X174Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[29]}]
set_property LOC SLICE_X173Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][0]}]
set_property LOC SLICE_X175Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[17]_i_168}]
set_property LOC SLICE_X179Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_3__1}]
set_property LOC SLICE_X152Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[22]}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/bank_sel_reg[1]}]
set_property LOC SLICE_X152Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[0]_i_94}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[4]_i_1__1}]
set_property LOC SLICE_X145Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[3]_i_2}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_always_i_1}]
set_property LOC SLICE_X159Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[25]_i_111}]
set_property LOC SLICE_X177Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[4]_i_207}]
set_property LOC SLICE_X150Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[19]_i_47}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[0]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr[2]_i_1__7}]
set_property LOC SLICE_X162Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_187}]
set_property LOC SLICE_X172Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X146Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture[1]_i_1__5}]
set_property LOC SLICE_X165Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__25}]
set_property LOC SLICE_X156Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state[3]_i_1__6}]
set_property LOC SLICE_X153Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_2__0}]
set_property LOC SLICE_X160Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[0]}]
set_property LOC SLICE_X153Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__0}]
set_property LOC SLICE_X169Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_12__1}]
set_property LOC SLICE_X165Y489 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][11]}]
set_property LOC SLICE_X150Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_19}]
set_property LOC SLICE_X154Y476 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[18]_i_81}]
set_property LOC SLICE_X156Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][3]}]
set_property LOC SLICE_X174Y461 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[22]}]
set_property LOC SLICE_X164Y494 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[13]_i_148}]
set_property LOC SLICE_X179Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[8]}]
set_property LOC SLICE_X154Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property LOC SLICE_X183Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_6__1}]
set_property LOC SLICE_X169Y498 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m2_reg}]
set_property LOC SLICE_X153Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[24]_i_1__1}]
set_property LOC SLICE_X154Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_4}]
set_property LOC SLICE_X178Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/sel[3]_i_1__3}]
set_property LOC SLICE_X154Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[18]_i_83}]
set_property LOC SLICE_X167Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[27]_i_197}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X153Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s3_reg}]
set_property LOC SLICE_X175Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[0]_i_88}]
set_property LOC SLICE_X163Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[17]_i_97}]
set_property LOC SLICE_X173Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_6__5}]
set_property LOC SLICE_X154Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture[0]_i_1__5}]
set_property LOC SLICE_X164Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__11}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state[0]_i_1__6}]
set_property LOC SLICE_X152Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_10__0}]
set_property LOC SLICE_X159Y478 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/err_i_1}]
set_property LOC SLICE_X157Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_11__2}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][12]}]
set_property LOC SLICE_X156Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_80}]
set_property LOC SLICE_X158Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[19]_i_19}]
set_property LOC SLICE_X156Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][4]}]
set_property LOC SLICE_X174Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[23]}]
set_property LOC SLICE_X174Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[13]_i_198}]
set_property LOC SLICE_X181Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/bit_shift_reg[9]}]
set_property LOC SLICE_X154Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property LOC SLICE_X185Y467 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_7__1}]
set_property LOC SLICE_X168Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_d_i_1__7}]
set_property LOC SLICE_X153Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[25]_i_1__1}]
set_property LOC SLICE_X153Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/i__carry_i_5}]
set_property LOC SLICE_X176Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].ctrl/sel[3]_i_2__3}]
set_property LOC SLICE_X159Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[19]_i_83}]
set_property LOC SLICE_X167Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[28]_i_251}]
set_property LOC SLICE_X164Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__8}]
set_property LOC SLICE_X195Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X153Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/hist/ctrlreg/rsync/s4_reg}]
set_property LOC SLICE_X174Y478 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[1]_i_180}]
set_property LOC SLICE_X155Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_99}]
set_property LOC SLICE_X172Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__5}]
set_property LOC SLICE_X154Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture[3]_i_1__5}]
set_property LOC SLICE_X165Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_reg}]
set_property LOC SLICE_X164Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[1]}]
set_property LOC SLICE_X153Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_5__0}]
set_property LOC SLICE_X150Y467 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[11]}]
set_property LOC SLICE_X150Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__10}]
set_property LOC SLICE_X166Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_12}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][13]}]
set_property LOC SLICE_X156Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[21]_i_81}]
set_property LOC SLICE_X156Y471 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[19]_i_81}]
set_property LOC SLICE_X156Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][5]}]
set_property LOC SLICE_X174Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[24]}]
set_property LOC SLICE_X164Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[14]_i_146}]
set_property LOC SLICE_X175Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/cap_state_i_1__1}]
set_property LOC SLICE_X152Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property LOC SLICE_X184Y468 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_8__1}]
set_property LOC SLICE_X165Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/m3_reg}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[28]_i_1__1}]
set_property LOC SLICE_X171Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/s_l1a_d_i_1}]
set_property LOC SLICE_X156Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[20]_i_145}]
set_property LOC SLICE_X168Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[29]_i_268}]
set_property LOC SLICE_X156Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_1__19}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rtok_i_1__0}]
set_property LOC SLICE_X175Y478 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rmw_input[1]_i_88}]
set_property LOC SLICE_X154Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_51}]
set_property LOC SLICE_X173Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X146Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/capture[2]_i_1__5}]
set_property LOC SLICE_X164Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__25}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist_state_reg[0]}]
set_property LOC SLICE_X152Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/FSM_sequential_cyc_state_reg[0]_i_3__0}]
set_property LOC SLICE_X157Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[10]}]
set_property LOC SLICE_X153Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__1}]
set_property LOC SLICE_X166Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_12__2}]
set_property LOC SLICE_X169Y482 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][14]}]
set_property LOC SLICE_X160Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[22]_i_144}]
set_property LOC SLICE_X153Y468 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[1]_i_86}]
set_property LOC SLICE_X151Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[0][6]}]
set_property LOC SLICE_X174Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[25]}]
set_property LOC SLICE_X174Y487 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[14]_i_197}]
set_property LOC SLICE_X175Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/dctr[3]_i_1__1}]
set_property LOC SLICE_X154Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property LOC SLICE_X185Y469 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/addr_fifo_i_9__1}]
set_property LOC SLICE_X168Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/pend_i_1__7}]
set_property LOC SLICE_X177Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[29]_i_1__2}]
set_property LOC SLICE_X154Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/state0_inferred__0/i__carry}]
set_property LOC SLICE_X158Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[21]_i_145}]
set_property LOC SLICE_X156Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[2]_i_166}]
set_property LOC SLICE_X157Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rdy_i_2__19}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/rtok_reg}]
set_property LOC SLICE_X170Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/ro_tok_out_i_1__4}]
set_property LOC SLICE_X160Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_81}]
set_property LOC SLICE_X154Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_7__5}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[2]}]
set_property LOC SLICE_X145Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[18]}]
set_property LOC SLICE_X174Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[18]_i_1__4}]
set_property LOC SLICE_X157Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_7__0}]
set_property LOC SLICE_X179Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[2]_i_1}]
set_property LOC SLICE_X153Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[2]}]
set_property LOC SLICE_X152Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__2}]
set_property LOC SLICE_X167Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_16}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][22]}]
set_property LOC SLICE_X155Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_83}]
set_property LOC SLICE_X157Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[24]_i_20}]
set_property LOC SLICE_X160Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][14]}]
set_property LOC SLICE_X173Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[33]}]
set_property LOC SLICE_X156Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][13]}]
set_property LOC SLICE_X175Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[2]_i_170}]
set_property LOC SLICE_X181Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/rst_r_reg}]
set_property LOC SLICE_X152Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[27]}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture[3]_i_1__1}]
set_property LOC SLICE_X169Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__6}]
set_property LOC SLICE_X186Y475 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[12]}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[1]}]
set_property LOC SLICE_X154Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry_i_3}]
set_property LOC SLICE_X155Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[2]_i_86}]
set_property LOC SLICE_X171Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[9]_i_201}]
set_property LOC SLICE_X149Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/dsel_reg[0]}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[27]_i_70}]
set_property LOC SLICE_X165Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[4]}]
set_property LOC SLICE_X156Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[0]}]
set_property LOC SLICE_X156Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_155}]
set_property LOC SLICE_X154Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_6__6}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[1]}]
set_property LOC SLICE_X155Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property LOC SLICE_X174Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[17]_i_1__4}]
set_property LOC SLICE_X157Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_2__0}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[1]_i_1__0}]
set_property LOC SLICE_X154Y465 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[1]}]
set_property LOC SLICE_X159Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__19}]
set_property LOC SLICE_X168Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_16__0}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][23]}]
set_property LOC SLICE_X167Y486 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_163}]
set_property LOC SLICE_X155Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[24]_i_98}]
set_property LOC SLICE_X153Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][15]}]
set_property LOC SLICE_X173Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[34]}]
set_property LOC SLICE_X156Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][14]}]
set_property LOC SLICE_X173Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[3]_i_167}]
set_property LOC SLICE_X176Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/s_l1a_reg_i_1__1}]
set_property LOC SLICE_X141Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[28]}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[0]}]
set_property LOC SLICE_X153Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property LOC SLICE_X186Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[13]}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[6]_i_1}]
set_property LOC SLICE_X154Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry_i_4}]
set_property LOC SLICE_X165Y488 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[30]_i_228}]
set_property LOC SLICE_X175Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/sel[1]_i_1__5}]
set_property LOC SLICE_X149Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/dsel_reg[1]}]
set_property LOC SLICE_X155Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property LOC SLICE_X151Y490 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[5]}]
set_property LOC SLICE_X156Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[1]}]
set_property LOC SLICE_X172Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[1]_i_1__5}]
set_property LOC SLICE_X155Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[1]}]
set_property LOC SLICE_X157Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[1]_i_1__4}]
set_property LOC SLICE_X157Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_4__0}]
set_property LOC SLICE_X180Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[3]_i_1}]
set_property LOC SLICE_X156Y459 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[4]}]
set_property LOC SLICE_X156Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__21}]
set_property LOC SLICE_X168Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_16__1}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][24]}]
set_property LOC SLICE_X146Y494 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_21}]
set_property LOC SLICE_X156Y482 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[25]_i_109}]
set_property LOC SLICE_X156Y476 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][16]}]
set_property LOC SLICE_X173Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[35]}]
set_property LOC SLICE_X153Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][18]}]
set_property LOC SLICE_X175Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[4]_i_153}]
set_property LOC SLICE_X176Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[0]}]
set_property LOC SLICE_X141Y495 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[29]}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[1]}]
set_property LOC SLICE_X153Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property LOC SLICE_X186Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[14]}]
set_property LOC SLICE_X148Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[6]_i_2}]
set_property LOC SLICE_X154Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr[0]_i_1}]
set_property LOC SLICE_X168Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[31]_i_277}]
set_property LOC SLICE_X174Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/sel[2]_i_1__5}]
set_property LOC SLICE_X143Y491 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[10]_i_1__4}]
set_property LOC SLICE_X155Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property LOC SLICE_X152Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[6]}]
set_property LOC SLICE_X156Y484 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_cyc_reg[2]}]
set_property LOC SLICE_X154Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_8__5}]
set_property LOC SLICE_X172Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/dctr[0]_i_1__5}]
set_property LOC SLICE_X155Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[19]}]
set_property LOC SLICE_X173Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[19]_i_1__4}]
set_property LOC SLICE_X157Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_3__0}]
set_property LOC SLICE_X181Y476 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[2]_i_1__0}]
set_property LOC SLICE_X155Y461 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[3]}]
set_property LOC SLICE_X156Y470 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__20}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_16__2}]
set_property LOC SLICE_X165Y489 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][25]}]
set_property LOC SLICE_X157Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[24]_i_52}]
set_property LOC SLICE_X160Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[25]_i_22}]
set_property LOC SLICE_X153Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][17]}]
set_property LOC SLICE_X173Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[36]}]
set_property LOC SLICE_X156Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][15]}]
set_property LOC SLICE_X174Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[5]_i_157}]
set_property LOC SLICE_X176Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/sel_reg[1]}]
set_property LOC SLICE_X145Y496 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[30]}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture_reg[2]}]
set_property LOC SLICE_X153Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[17]}]
set_property LOC SLICE_X186Y476 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[15]}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[2]}]
set_property LOC SLICE_X155Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr[0]_i_5}]
set_property LOC SLICE_X170Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[3]_i_84}]
set_property LOC SLICE_X174Y482 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/sel[3]_i_1__5}]
set_property LOC SLICE_X144Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/buf/ptr[5]_i_1__4}]
set_property LOC SLICE_X153Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property LOC SLICE_X153Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[7]}]
set_property LOC SLICE_X155Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/s_hist_state_reg[0]}]
set_property LOC SLICE_X162Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[7]_i_161}]
set_property LOC SLICE_X149Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_1__5}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[1]_i_1__5}]
set_property LOC SLICE_X161Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q[31]_i_1__10}]
set_property LOC SLICE_X173Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[14]_i_1__4}]
set_property LOC SLICE_X178Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[0]_i_1}]
set_property LOC SLICE_X153Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[17]}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__16}]
set_property LOC SLICE_X167Y482 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_15}]
set_property LOC SLICE_X158Y482 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][19]}]
set_property LOC SLICE_X160Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_145}]
set_property LOC SLICE_X155Y484 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[22]_i_145}]
set_property LOC SLICE_X158Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][10]}]
set_property LOC SLICE_X174Y457 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[2]}]
set_property LOC SLICE_X179Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][10]}]
set_property LOC SLICE_X163Y493 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[17]_i_91}]
set_property LOC SLICE_X179Y485 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_4__1}]
set_property LOC SLICE_X152Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[23]}]
set_property LOC SLICE_X175Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/cap_state_reg}]
set_property LOC SLICE_X155Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_94}]
set_property LOC SLICE_X156Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[5]_i_1__1}]
set_property LOC SLICE_X151Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_1}]
set_property LOC SLICE_X156Y479 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_always_reg}]
set_property LOC SLICE_X156Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[26]_i_122}]
set_property LOC SLICE_X175Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[5]_i_209}]
set_property LOC SLICE_X147Y493 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[1]_i_104}]
set_property LOC SLICE_X164Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[10]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[0]}]
set_property LOC SLICE_X162Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[6]_i_161}]
set_property LOC SLICE_X146Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[31]}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[0]_i_1__5}]
set_property LOC SLICE_X161Y497 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property LOC SLICE_X175Y468 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[13]_i_1__4}]
set_property LOC SLICE_X154Y477 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[16]}]
set_property LOC SLICE_X154Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__15}]
set_property LOC SLICE_X168Y481 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_15__0}]
set_property LOC SLICE_X169Y482 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][1]}]
set_property LOC SLICE_X163Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_193}]
set_property LOC SLICE_X155Y488 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[22]_i_46}]
set_property LOC SLICE_X158Y468 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][11]}]
set_property LOC SLICE_X174Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[30]}]
set_property LOC SLICE_X179Y483 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][11]}]
set_property LOC SLICE_X173Y488 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_182}]
set_property LOC SLICE_X180Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_5__1}]
set_property LOC SLICE_X152Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[24]}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture[0]_i_1__1}]
set_property LOC SLICE_X169Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s1_reg}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[6]_i_1__1}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state_reg[0]}]
set_property LOC SLICE_X154Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry}]
set_property LOC SLICE_X167Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[27]_i_125}]
set_property LOC SLICE_X176Y487 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[6]_i_207}]
set_property LOC SLICE_X149Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[24]_i_57}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[11]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[1]}]
set_property LOC SLICE_X162Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[9]_i_153}]
set_property LOC SLICE_X154Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_4__5}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr_reg[0]}]
set_property LOC SLICE_X155Y499 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[16]}]
set_property LOC SLICE_X175Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[16]_i_1__4}]
set_property LOC SLICE_X157Y481 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/i__carry_i_1__0}]
set_property LOC SLICE_X178Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[1]_i_1}]
set_property LOC SLICE_X149Y474 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[19]}]
set_property LOC SLICE_X150Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__18}]
set_property LOC SLICE_X168Y479 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_15__1}]
set_property LOC SLICE_X158Y480 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][20]}]
set_property LOC SLICE_X151Y489 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_21}]
set_property LOC SLICE_X157Y477 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[23]_i_146}]
set_property LOC SLICE_X153Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][12]}]
set_property LOC SLICE_X173Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[31]}]
set_property LOC SLICE_X156Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][12]}]
set_property LOC SLICE_X156Y491 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_49}]
set_property LOC SLICE_X180Y486 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_i_6__1}]
set_property LOC SLICE_X152Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[25]}]
set_property LOC SLICE_X177Y477 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture[1]_i_1__1}]
set_property LOC SLICE_X169Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s2_reg}]
set_property LOC SLICE_X152Y482 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[7]_i_1__1}]
set_property LOC SLICE_X148Y472 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_1__0}]
set_property LOC SLICE_X154Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry_i_1}]
set_property LOC SLICE_X167Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[28]_i_201}]
set_property LOC SLICE_X175Y486 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[7]_i_207}]
set_property LOC SLICE_X147Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[25]_i_59}]
set_property LOC SLICE_X151Y489 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[1]}]
set_property LOC SLICE_X169Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rst_ctr_reg[2]}]
set_property LOC SLICE_X162Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[8]_i_167}]
set_property LOC SLICE_X148Y496 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/we_i_2__5}]
set_property LOC SLICE_X144Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].cap_ctrl/cyc_ctr[2]_i_1__5}]
set_property LOC SLICE_X149Y498 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[0]}]
set_property LOC SLICE_X175Y469 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[3].cap_ctrl/init_word_out[15]_i_1__4}]
set_property LOC SLICE_X157Y472 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/trig_processor/ctrs_fifo_i_2__0}]
set_property LOC SLICE_X180Y473 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_bus[0]_i_1__0}]
set_property LOC SLICE_X160Y475 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/event_size_reg[18]}]
set_property LOC SLICE_X159Y466 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/rst_p_d1_reg_rep__17}]
set_property LOC SLICE_X167Y480 [get_cells {readout/readout_ctrl/rc_csr/FSM_onehot_state[1]_i_15__2}]
set_property LOC SLICE_X155Y490 [get_cells {readout/readout_ctrl/rc_csr/reg_reg[1][21]}]
set_property LOC SLICE_X155Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input[23]_i_82}]
set_property LOC SLICE_X155Y487 [get_cells {readout/readout_ctrl/rc_csr/rmw_input_reg[23]_i_45}]
set_property LOC SLICE_X153Y474 [get_cells {readout/readout_ctrl/mode_gen[1].ctrl/reg_reg[1][13]}]
set_property LOC SLICE_X173Y466 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/token_delay_ctrl/bit_shift_reg[32]}]
set_property LOC SLICE_X153Y480 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].ctrl/reg_reg[0][17]}]
set_property LOC SLICE_X159Y489 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/buf/rmw_input[1]_i_91}]
set_property LOC SLICE_X175Y481 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/l1a_delay_ctrl/q_d_reg}]
set_property LOC SLICE_X152Y492 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s_q_reg[26]}]
set_property LOC SLICE_X177Y474 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[2].cap_ctrl/capture[2]_i_1__1}]
set_property LOC SLICE_X169Y497 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/s3_reg}]
set_property LOC SLICE_X173Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/cap_gen[3].cap_ctrl/init_word_out_reg[0]}]
set_property LOC SLICE_X148Y473 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/daq_ctrl/FSM_onehot_state[4]_i_2}]
set_property LOC SLICE_X154Y478 [get_cells {readout/readout_ctrl/mode_gen[0].trigger_mode/trig_processor/trig_ctr2_carry_i_2}]
set_property LOC SLICE_X168Y495 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].ctrl/rmw_input[29]_i_204}]
set_property LOC SLICE_X171Y485 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[2].ctrl/rmw_input[8]_i_214}]
set_property LOC SLICE_X148Y494 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/hist/ctrlreg/w_gen[0].wsync/rmw_input[26]_i_60}]
set_property LOC SLICE_X151Y492 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[0].cap_ctrl/s_hist_state_reg[3]}]
set_property LOC SLICE_X168Y483 [get_cells {readout/readout_ctrl/mode_gen[1].trigger_mode/cap_gen[1].cap_ctrl/rtok_reg}]
