m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
valtera_avalon_st_packets_to_bytes
!s110 1592056250
!i10b 1
!s100 OaagHT1fhIanF4eRR]VLL0
IfKmXniRGz43]LKFnMinB00
VDg1SIo80bB@j0V0VzS_@n1
d/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
w1592055745
8./../disenyo_qsys_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v
F./../disenyo_qsys_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v
L0 19
OV;L;10.5b;63
r1
!s85 0
31
!s108 1592056250.000000
!s107 ./../disenyo_qsys_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v|
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v|-work|p2b|
!i113 1
o-work p2b
tCvgOpt 0
