<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Parallel Bipolar Transistor Reduction" />
<meta name="abstract" content="Parallel bipolar transistor reduction is performed by default during comparison of built-in transistors." />
<meta name="description" content="Parallel bipolar transistor reduction is performed by default during comparison of built-in transistors." />
<meta name="DC.subject" content="Bipolar transistors, parallel reduction, Device reduction, parallel bipolar transistors, Parallel reduction, bipolar transistors" />
<meta name="keywords" content="Bipolar transistors, parallel reduction, Device reduction, parallel bipolar transistors, Parallel reduction, bipolar transistors" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idf92fe362-efe8-4b0a-a246-08d540832610" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Parallel Bipolar Transistor Reduction</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Parallel Bipolar Transistor Reduction" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idf92fe362-efe8-4b0a-a246-08d540832610">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Parallel Bipolar Transistor Reduction</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">Parallel bipolar
transistor reduction is performed by default during comparison of
built-in transistors.</span>
</div>
<p class="p">Calibre nmLVS can reduce a group
of parallel bipolar transistors (device type Q and any equivalent
types indicated with the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> specification statement) to a single transistor. The <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce Parallel Bipolar', 'svrf_ur'); return false;">LVS Reduce Parallel Bipolar</a> specification statement controls parallel
bipolar transistor reduction. </p>
<p class="p">To be reduced, bipolar
transistors must have at least three pins with the standard pin
names as specified in “<a class="xref" href="Concept_BipolarTransistors_idcf380584.html#idcf380584-8319-4cfb-8a34-58d06b0b8db3__ide018e492-2077-4acc-b8d8-7d0ddf5fd30b">Table 1</a>.”
All transistors in the reduction group must have the same optional
component subtype, number of pins, and pin names. All collector, base,
emitter, and optional pins (if any), must be connected to the same
nets. Device reduction can swap the optional pins if they are specified
as logically equivalent. The section “<a class="xref fm:HeadingAndPage" href="Concept_PinSwapping_id9f6e1216.html#id9f6e1216-f750-429d-8e28-f52bcec28388__Concept_PinSwapping_id9f6e1216.xml#id9f6e1216-f750-429d-8e28-f52bcec28388" title="LVS comparison allows the order of connections to logically equivalent pins of layout instances to differ from the order of connections to the corresponding pins of the corresponding source instances. This is sometimes referred to as pin swapping.">Pin Swapping</a>” describes how to specify logical
equivalence. </p>
<p class="p"><a class="xref fm:Figure" href="#idf92fe362-efe8-4b0a-a246-08d540832610__id8411d17d-a9d8-4b9e-af1a-2c73588fac69">Figure 1</a> shows an example of parallel bipolar
transistor reduction.</p>
<div class="fig fignone" id="idf92fe362-efe8-4b0a-a246-08d540832610__id8411d17d-a9d8-4b9e-af1a-2c73588fac69"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Parallel Bipolar Transistor Reduction</span><br /><div class="imagecenter"><img class="image imagecenter" height="106" src="../graphics/lvs_comparison26a.png" width="339" /></div><br /></div>
<p class="p">By default, the effective area of the reduced
transistor is computed as follows:</p>
<p class="p BlockIndent">A = A<span class="ph FontProperty LiteralSubScript">1</span> +
A<span class="ph FontProperty LiteralSubScript">2</span> +
… + A<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p">where A<span class="ph FontProperty VariableSubScript">i</span> is
the area of the <span class="keyword ParameterName OptionalReplaceable">i</span>th
transistor.</p>
<p class="p">By default, the effective width and length
values of the reduced transistor are computed as follows:</p>
<p class="p BlockIndent">W = sqrt (P * Q)</p>
<p class="p BlockIndent">L = sqrt (P / Q)</p>
<p class="p">where sqrt is the square root function and</p>
<p class="p BlockIndent">P = W<span class="ph FontProperty LiteralSubScript">1</span> *
L<span class="ph FontProperty LiteralSubScript">1</span> +
W<span class="ph FontProperty LiteralSubScript">2</span> *
L<span class="ph FontProperty LiteralSubScript">2</span> +
… + W<span class="ph FontProperty VariableSubScript">n</span> *
L<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p BlockIndent">Q = W<span class="ph FontProperty LiteralSubScript">1</span> /
L<span class="ph FontProperty LiteralSubScript">1</span> +
W<span class="ph FontProperty LiteralSubScript">2</span> /
L<span class="ph FontProperty LiteralSubScript">2</span> +
… + W<span class="ph FontProperty VariableSubScript">n</span> /
L<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p">where W<span class="ph FontProperty VariableSubScript">i</span>,
L<span class="ph FontProperty VariableSubScript">i</span> are
the width and length of the <span class="keyword ParameterName OptionalReplaceable">i</span>th
transistor, respectively. </p>
<p class="p">Effective property values are computed in both
layout and source. If you use default effective property computation
(that is, you do not specify a user-defined effective property computation in
an <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce Parallel Bipolar', 'svrf_ur'); return false;">LVS Reduce Parallel Bipolar</a> statement), then you must use the built-in
property names “a”, “w”, and “l” in your netlists, respectively.
This is true except when the properties are otherwise specified
in Trace Property statements as discussed under “<a class="xref fm:HeadingAndPage" href="Concept_BuiltInPropertyClassification_id5d2f5659.html#id5d2f5659-5ccf-4359-8d7a-27358d31b666__Concept_BuiltInPropertyClassification_id5d2f5659.xml#id5d2f5659-5ccf-4359-8d7a-27358d31b666" title="The Calibre nmLVS circuit comparison module recognizes certain property names as built-in properties for the purpose of device reduction and for other processing.">Built-In Property Classification</a>”.</p>
<p class="p">The default effective property computation
can be overridden, and other formulas can be specified as described
in the section “<a class="xref fm:HeadingAndPage" href="Concept_DeviceReductionPrograms_id1d88c573.html#id1d88c573-d9c2-495e-90a4-cd3acdecf3c6__Concept_DeviceReductionPrograms_id1d88c573.xml#id1d88c573-d9c2-495e-90a4-cd3acdecf3c6" title="Device reduction programs may appear in the LVS Reduce family of specification statements.">Device Reduction Programs</a>”.</p>
<p class="p">For geometric layouts, no properties are calculated
by default for type Q devices; however, you can calculate any device
properties by specifying a user-defined property computation in
your bipolar <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Device', 'svrf_ur'); return false;">Device</a> statements.
Your <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce Parallel Bipolar', 'svrf_ur'); return false;">LVS Reduce Parallel Bipolar</a> statement should then calculate, either
by default or in a user-defined effective property computation,
the corresponding effective properties for reduced devices where
needed.</p>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_DeviceReduction_idf3143ad0.html" title="Calibre nmLVS internally reduces groups of devices in the layout and in the source. Each group is represented by a single, virtual device. After reduction, the circuits are compared in terms of the virtual devices. Device reduction handles situations where, for example, a single schematic device is implemented by a group of several parallel or series devices in the layout.">Device Reduction</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Parallel Bipolar Transistor Reduction"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_ParallelBipolarTransistorReduction_idf92fe362.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>