<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb 27 15:46:21 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010i" NAME="read_test" PACKAGE="clg225" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ctrl_uart_0" PORT="clk"/>
        <CONNECTION INSTANCE="uart_tx_0" PORT="i_Clock"/>
        <CONNECTION INSTANCE="apb_master_0" PORT="pclk"/>
        <CONNECTION INSTANCE="apb_slave_0" PORT="pclk"/>
        <CONNECTION INSTANCE="FIFO_0" PORT="clk"/>
        <CONNECTION INSTANCE="Encodec_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="47" NAME="fifo_data_frame" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_fifo_data_frame">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Encodec_0" PORT="fifo_data_frame"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fifo_w_en" SIGIS="undef" SIGNAME="Encodec_0_fifo_w_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Encodec_0" PORT="fifo_w_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="otxactive" SIGIS="undef" SIGNAME="uart_tx_0_o_Tx_Active">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_tx_0" PORT="o_Tx_Active"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="otxserial" SIGIS="undef" SIGNAME="uart_tx_0_o_Tx_Serial">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_tx_0" PORT="o_Tx_Serial"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="47" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_0" PORT="wr_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="External_Ports_wr_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_0" PORT="wr_en"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Encodec_0" HWVERSION="1.0" INSTANCE="Encodec_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Encodec" VLNV="xilinx.com:module_ref:Encodec:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_DECODE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="DATA_SAMPLE" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="FIFO_READ" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="IDLE" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="R_ACK" VALUE="&quot;1001&quot;"/>
        <PARAMETER NAME="R_ADDR" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="R_DATA_FIFO_WRITE" VALUE="&quot;1010&quot;"/>
        <PARAMETER NAME="R_FIFO_WRITE" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="W_ACK" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="W_DATA_WRITE" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="W_FIFO_READ" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="read_test_Encodec_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="APB_ready" SIGIS="undef" SIGNAME="apb_master_0_master_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="master_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="f_empty" SIGIS="undef" SIGNAME="FIFO_0_f_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_0" PORT="f_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="fifo_data_frame" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_fifo_data_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fifo_data_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_w_en" SIGIS="undef" SIGNAME="Encodec_0_fifo_w_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fifo_w_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="i_Data_Frame" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_0" PORT="rd_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_read_data" RIGHT="0" SIGIS="undef" SIGNAME="apb_master_0_prdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="prdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_addr" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_o_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="ext_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_data" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="slv_pwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_read_en" SIGIS="undef" SIGNAME="Encodec_0_o_read_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="o_slave_sel" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_o_slave_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="ext_psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="strobe" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="pstrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid" SIGIS="undef" SIGNAME="Encodec_0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write" SIGIS="undef" SIGNAME="Encodec_0_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="ext_write"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FIFO_0" HWVERSION="1.0" INSTANCE="FIFO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FIFO" VLNV="xilinx.com:module_ref:FIFO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="data_width" VALUE="48"/>
        <PARAMETER NAME="depth" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="read_test_FIFO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="f_empty" SIGIS="undef" SIGNAME="FIFO_0_f_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="f_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="f_full" SIGIS="undef"/>
        <PORT DIR="O" LEFT="47" NAME="rd_data" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_0_rd_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="i_Data_Frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Encodec_0_o_read_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="o_read_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="wr_data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wr_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="External_Ports_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/apb_master_0" HWVERSION="1.0" INSTANCE="apb_master_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="apb_master" VLNV="xilinx.com:module_ref:apb_master:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ACCESS" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="IDLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="SETUP" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="read_test_apb_master_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ext_addr" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_o_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="o_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ext_psel" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_o_slave_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="o_slave_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_write" SIGIS="undef" SIGNAME="Encodec_0_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="master_ready" SIGIS="undef" SIGNAME="apb_master_0_master_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="APB_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="paddr" RIGHT="0" SIGIS="undef" SIGNAME="apb_master_0_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="paddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pclk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="penable" SIGIS="undef" SIGNAME="apb_master_0_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="penable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="prdata" RIGHT="0" SIGIS="undef" SIGNAME="apb_master_0_prdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="i_read_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pready" SIGIS="undef" SIGNAME="apb_slave_0_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="pready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="psel" SIGIS="undef" SIGNAME="apb_master_0_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="pstrobe" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pwdataa" RIGHT="0" SIGIS="undef" SIGNAME="apb_master_0_pwdataa">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="pwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwrite" SIGIS="undef" SIGNAME="apb_master_0_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="pwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="slv_prdata" RIGHT="0" SIGIS="undef" SIGNAME="apb_slave_0_prdata_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="prdata_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="slv_pwdata" RIGHT="0" SIGIS="undef" SIGNAME="Encodec_0_o_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="o_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="strobe" RIGHT="0" SIGIS="undef" SIGNAME="apb_master_0_strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrl_uart_0" PORT="s_strobe"/>
            <CONNECTION INSTANCE="apb_slave_0" PORT="p_strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="Encodec_0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Encodec_0" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/apb_slave_0" HWVERSION="1.0" INSTANCE="apb_slave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="apb_slave" VLNV="xilinx.com:module_ref:apb_slave:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IDLE" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="READ" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="WRITE" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="read_test_apb_slave_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="dv" SIGIS="undef" SIGNAME="apb_slave_0_dv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrl_uart_0" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="p_strobe" RIGHT="0" SIGIS="undef" SIGNAME="apb_master_0_strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="paddr" RIGHT="0" SIGIS="undef" SIGNAME="apb_master_0_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="paddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pclk" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="penable" SIGIS="undef" SIGNAME="apb_master_0_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="penable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="prdata_out" RIGHT="0" SIGIS="undef" SIGNAME="apb_slave_0_prdata_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="slv_prdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pready" SIGIS="undef" SIGNAME="apb_slave_0_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="pready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="psel" SIGIS="undef" SIGNAME="apb_master_0_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pwdata" RIGHT="0" SIGIS="undef" SIGNAME="apb_master_0_pwdataa">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="pwdataa"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pwdata_out" RIGHT="0" SIGIS="undef" SIGNAME="apb_slave_0_pwdata_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrl_uart_0" PORT="data_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pwrite" SIGIS="undef" SIGNAME="apb_master_0_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="pwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="u_busy" SIGIS="undef" SIGNAME="ctrl_uart_0_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrl_uart_0" PORT="busy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ctrl_uart_0" HWVERSION="1.0" INSTANCE="ctrl_uart_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ctrl_uart" VLNV="xilinx.com:module_ref:ctrl_uart:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ack1" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="ack2" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="ack3" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="ack4" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="byte1" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="byte2" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="byte3" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="byte4" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="idle" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="read_test_ctrl_uart_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="busy" SIGIS="undef" SIGNAME="ctrl_uart_0_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="u_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_write" RIGHT="0" SIGIS="undef" SIGNAME="apb_slave_0_pwdata_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="pwdata_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="done" SIGIS="undef" SIGNAME="uart_tx_0_o_Tx_Done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_tx_0" PORT="o_Tx_Done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dv" SIGIS="undef" SIGNAME="ctrl_uart_0_dv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_tx_0" PORT="i_Tx_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="apb_slave_0_dv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_slave_0" PORT="dv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_strobe" RIGHT="0" SIGIS="undef" SIGNAME="apb_master_0_strobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="apb_master_0" PORT="strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tx_data" RIGHT="0" SIGIS="undef" SIGNAME="ctrl_uart_0_tx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_tx_0" PORT="i_Tx_Byte"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/uart_tx_0" HWVERSION="1.0" INSTANCE="uart_tx_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart_tx" VLNV="xilinx.com:module_ref:uart_tx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLKS_PER_BIT" VALUE="87"/>
        <PARAMETER NAME="Component_Name" VALUE="read_test_uart_tx_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_Clock" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Tx_Byte" RIGHT="0" SIGIS="undef" SIGNAME="ctrl_uart_0_tx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrl_uart_0" PORT="tx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Tx_DV" SIGIS="undef" SIGNAME="ctrl_uart_0_dv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrl_uart_0" PORT="dv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Tx_Active" SIGIS="undef" SIGNAME="uart_tx_0_o_Tx_Active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="otxactive"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Tx_Done" SIGIS="undef" SIGNAME="uart_tx_0_o_Tx_Done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ctrl_uart_0" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Tx_Serial" SIGIS="undef" SIGNAME="uart_tx_0_o_Tx_Serial">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="otxserial"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
