#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 21 13:59:04 2024
# Process ID: 2776
# Current directory: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6044 H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\SOC_Verilog_Core_With_INTR\SOC_AES_ECB_INTR\AES_ECB_INTR.xpr
# Log file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/vivado.log
# Journal file: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR'
INFO: [Project 1-313] Project file moved from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_INTR_processing_system7_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_processing_system7_0_0/hdl/verilog/AES_ECB_INTR_processing_system7_0_0.hwdef'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_INTR_processing_system7_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_INTR_processing_system7_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_processing_system7_0_0/AES_ECB_INTR_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 993.609 ; gain = 258.215
open_bd_design {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- inpg.fr:user:AES_ECB_INTR:1.0 - AES_ECB_INTR_0
Successfully read diagram <AES_ECB_INTR> from BD file <H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd>
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name AES_ECB_INTR_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.tmp/AES_ECB_INTR_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'h:/soc_project/soc_aes_projet/soc_aes_project/soc_verilog_core_with_intr/soc_aes_ecb_intr/aes_ecb_intr.tmp/aes_ecb_intr_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0/hdl/AES_ECB_INTR_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_key_expand_128.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_rcon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_sbox.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0/hdl/AES_ECB_INTR_v1_0.v:]
update_compile_order -fileset sources_1
create_peripheral inpg.fr user AES_ECB_INTR_DEC 1.0 -dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core inpg.fr:user:AES_ECB_INTR_DEC:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core inpg.fr:user:AES_ECB_INTR_DEC:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core inpg.fr:user:AES_ECB_INTR_DEC:1.0]
write_peripheral [ipx::find_open_core inpg.fr:user:AES_ECB_INTR_DEC:1.0]
current_project AES_ECB_INTR
set_property  ip_repo_paths  {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/../ip_repo/AES_ECB_INTR_DEC_1.0 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0 H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_AES_ECB_INTR_DEC_v1_0 -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/../ip_repo h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/hdl/AES_ECB_INTR_DEC_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/hdl/AES_ECB_INTR_DEC_v1_0.v:]
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_rcon.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_inv_sbox.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_key_expand_128.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_inv_cipher_top.v}
INFO: [filemgmt 56-200] Setting project included file 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v' to type 'Verilog Header'.
update_compile_order -fileset sources_1
current_project AES_ECB_INTR_v1_0_project
current_project edit_AES_ECB_INTR_DEC_v1_0
current_project AES_ECB_INTR_v1_0_project
current_project edit_AES_ECB_INTR_DEC_v1_0
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v" from the top-level HDL file.
INFO: [IP_Flow 19-1841] HDL Parser: Add include file "h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v" to file group xilinx_verilogsynthesis.
INFO: [IP_Flow 19-1841] HDL Parser: Add include file "h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v" to file group xilinx_verilogbehavioralsimulation.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0 h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
close_project
startgroup
create_bd_cell -type ip -vlnv inpg.fr:user:AES_ECB_INTR_DEC:1.0 AES_ECB_INTR_DEC_0
endgroup
ipx::edit_ip_in_project -upgrade true -name AES_ECB_INTR_DEC_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.tmp/AES_ECB_INTR_DEC_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'h:/soc_project/soc_aes_projet/soc_aes_project/soc_verilog_core_with_intr/soc_aes_ecb_intr/aes_ecb_intr.tmp/aes_ecb_intr_dec_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/hdl/AES_ECB_INTR_DEC_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_inv_cipher_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_inv_sbox.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_key_expand_128.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_rcon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/hdl/AES_ECB_INTR_DEC_v1_0.v:]
update_compile_order -fileset sources_1
current_project AES_ECB_INTR
delete_bd_objs [get_bd_cells AES_ECB_INTR_DEC_0]
current_project AES_ECB_INTR_DEC_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0'
startgroup
create_bd_cell -type ip -vlnv inpg.fr:user:AES_ECB_INTR_DEC:1.0 AES_ECB_INTR_DEC_0
endgroup
set_property location {4 1054 450} [get_bd_cells AES_ECB_INTR_DEC_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 761 412} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets AES_ECB_INTR_0_intr]
connect_bd_net [get_bd_pins AES_ECB_INTR_0/intr] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins AES_ECB_INTR_DEC_0/intr_dec] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_ECB_INTR_DEC_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AES_ECB_INTR_DEC_0/S00_AXI]
Slave segment </AES_ECB_INTR_DEC_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C1_0000 [ 64K ]>
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -top
INFO: [BD 41-1662] The design 'AES_ECB_INTR.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\SOC_Verilog_Core_With_INTR\SOC_AES_ECB_INTR\AES_ECB_INTR.srcs\sources_1\bd\AES_ECB_INTR\AES_ECB_INTR.bd> 
Wrote  : <H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ui/bd_87f4346e.ui> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/sim/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hdl/AES_ECB_INTR_wrapper.v
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
INFO: [BD 41-1662] The design 'AES_ECB_INTR.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\SOC_Verilog_Core_With_INTR\SOC_AES_ECB_INTR\AES_ECB_INTR.srcs\sources_1\bd\AES_ECB_INTR\AES_ECB_INTR.bd> 
Wrote  : <H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ui/bd_87f4346e.ui> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/sim/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hdl/AES_ECB_INTR_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ECB_INTR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_auto_pc_0/AES_ECB_INTR_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-1971] File named "../../AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v" already exists in file group "xilinx_verilogsynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v" already exists in file group "xilinx_verilogbehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ECB_INTR_DEC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hw_handoff/AES_ECB_INTR.hwh
Generated Block Design Tcl file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hw_handoff/AES_ECB_INTR_bd.tcl
Generated Hardware Definition File H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.637 ; gain = 38.656
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_xbar_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_INTR_auto_pc_0, cache-ID = 59dcb0e9571106c6; cache size = 3.242 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_AES_ECB_INTR_DEC_0_1] }
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
launch_runs -jobs 12 {AES_ECB_INTR_processing_system7_0_0_synth_1 AES_ECB_INTR_xbar_0_synth_1 AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1}
[Thu Nov 21 14:16:52 2024] Launched AES_ECB_INTR_processing_system7_0_0_synth_1, AES_ECB_INTR_xbar_0_synth_1, AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1...
Run output will be captured here:
AES_ECB_INTR_processing_system7_0_0_synth_1: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/AES_ECB_INTR_processing_system7_0_0_synth_1/runme.log
AES_ECB_INTR_xbar_0_synth_1: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/AES_ECB_INTR_xbar_0_synth_1/runme.log
AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1/runme.log
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name AES_ECB_INTR_DEC_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.tmp/AES_ECB_INTR_DEC_v1_0_project h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'h:/soc_project/soc_aes_projet/soc_aes_project/soc_verilog_core_with_intr/soc_aes_ecb_intr/aes_ecb_intr.tmp/aes_ecb_intr_dec_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/hdl/AES_ECB_INTR_DEC_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_inv_cipher_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_inv_sbox.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_key_expand_128.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_rcon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/hdl/AES_ECB_INTR_DEC_v1_0.v:]
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_sbox.v H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v] -no_script -reset -force -quiet
remove_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0/' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/ip_repo/AES_ECB_INTR_DEC_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv inpg.fr:user:AES_ECB_INTR_DEC:1.0 [get_ips  AES_ECB_INTR_AES_ECB_INTR_DEC_0_1] -log ip_upgrade.log
Upgrading 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd'
INFO: [IP_Flow 19-3422] Upgraded AES_ECB_INTR_AES_ECB_INTR_DEC_0_1 (AES_ECB_INTR_DEC_v1.0 1.0) from revision 3 to revision 4
Wrote  : <H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\SOC_Verilog_Core_With_INTR\SOC_AES_ECB_INTR\AES_ECB_INTR.srcs\sources_1\bd\AES_ECB_INTR\AES_ECB_INTR.bd> 
Wrote  : <H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ui/bd_87f4346e.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips AES_ECB_INTR_AES_ECB_INTR_DEC_0_1] -no_script -sync -force -quiet
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -top
Wrote  : <H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\SOC_Verilog_Core_With_INTR\SOC_AES_ECB_INTR\AES_ECB_INTR.srcs\sources_1\bd\AES_ECB_INTR\AES_ECB_INTR.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/sim/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hdl/AES_ECB_INTR_wrapper.v
reset_target all [get_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
export_ip_user_files -of_objects  [get_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
INFO: [BD 41-1662] The design 'AES_ECB_INTR.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJET\SOC_AES_PROJECT\SOC_Verilog_Core_With_INTR\SOC_AES_ECB_INTR\AES_ECB_INTR.srcs\sources_1\bd\AES_ECB_INTR\AES_ECB_INTR.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/sim/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hdl/AES_ECB_INTR_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ECB_INTR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-1971] File named "../../AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v" already exists in file group "xilinx_verilogsynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v" already exists in file group "xilinx_verilogbehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ECB_INTR_DEC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_auto_pc_0/AES_ECB_INTR_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hw_handoff/AES_ECB_INTR.hwh
Generated Block Design Tcl file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hw_handoff/AES_ECB_INTR_bd.tcl
Generated Hardware Definition File H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2573.945 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_INTR_processing_system7_0_0, cache-ID = fc1e99f4a7592404; cache size = 4.447 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_AES_ECB_INTR_0_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_INTR_rst_ps7_0_50M_0, cache-ID = 1234953e79a943a2; cache size = 4.447 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_INTR_xbar_0, cache-ID = 38ffed67c1e79333; cache size = 4.447 MB.
config_ip_cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.945 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_AES_ECB_INTR_DEC_0_1] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_INTR_auto_pc_0, cache-ID = 59dcb0e9571106c6; cache size = 4.447 MB.
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
launch_runs -jobs 12 {AES_ECB_INTR_AES_ECB_INTR_0_0_synth_1 AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1}
[Thu Nov 21 14:21:20 2024] Launched AES_ECB_INTR_AES_ECB_INTR_0_0_synth_1, AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1...
Run output will be captured here:
AES_ECB_INTR_AES_ECB_INTR_0_0_synth_1: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/AES_ECB_INTR_AES_ECB_INTR_0_0_synth_1/runme.log
AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/AES_ECB_INTR_AES_ECB_INTR_DEC_0_1_synth_1/runme.log
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -directory H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Nov 21 14:23:06 2024] Launched synth_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/synth_1/runme.log
[Thu Nov 21 14:23:06 2024] Launched impl_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2573.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 2573.945 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 2573.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2573.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2759.277 ; gain = 185.332
write_hw_platform -fixed -force  -include_bit -file H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR_FULL_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2759.277 ; gain = 0.000
open_bd_design {H:/SOC_Project/SOC_AES_PROJET/SOC_AES_PROJECT/SOC_Verilog_Core_With_INTR/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 15:00:35 2024...
