

================================================================
== Vitis HLS Report for 'sort_seperate_bucket_Pipeline_input_bucket'
================================================================
* Date:           Tue Apr 11 11:08:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.720 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_bucket  |       52|       52|         5|          1|          1|    49|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      225|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      227|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      227|      311|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_4ns_6ns_10ns_10_4_1_U4  |mac_muladd_4ns_6ns_10ns_10_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln25_fu_135_p2      |         +|   0|  0|   13|           6|           1|
    |add_ln29_fu_197_p2      |         +|   0|  0|   39|          32|           1|
    |shifted_fu_151_p2       |      ashr|   0|  0|  100|          32|          32|
    |addr_cmp_fu_172_p2      |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln25_fu_129_p2     |      icmp|   0|  0|   10|           6|           5|
    |reuse_select_fu_186_p3  |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  225|         142|         137|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    6|         12|
    |j_fu_54                  |   9|          2|    6|         12|
    |reuse_addr_reg_fu_46     |   9|          2|   64|        128|
    |reuse_reg_fu_50          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  110|        220|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_272                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |bucket_pointer_addr_reg_266       |   4|   0|    4|          0|
    |j_fu_54                           |   6|   0|    6|          0|
    |reuse_addr_reg_fu_46              |  64|   0|   64|          0|
    |reuse_reg_fu_50                   |  32|   0|   32|          0|
    |sorted_data_load_reg_256          |  32|   0|   32|          0|
    |trunc_ln28_reg_277                |  10|   0|   10|          0|
    |zext_ln25_cast_reg_242            |   5|   0|   32|         27|
    |sorted_data_load_reg_256          |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 227|  32|  222|         27|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket_Pipeline_input_bucket|  return value|
|sorted_data_address0     |  out|    6|   ap_memory|                                 sorted_data|         array|
|sorted_data_ce0          |  out|    1|   ap_memory|                                 sorted_data|         array|
|sorted_data_q0           |   in|   32|   ap_memory|                                 sorted_data|         array|
|zext_ln25                |   in|    5|     ap_none|                                   zext_ln25|        scalar|
|bucket_pointer_address0  |  out|    4|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_ce0       |  out|    1|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_we0       |  out|    1|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_d0        |  out|   32|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_address1  |  out|    4|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_ce1       |  out|    1|   ap_memory|                              bucket_pointer|         array|
|bucket_pointer_q1        |   in|   32|   ap_memory|                              bucket_pointer|         array|
|bucket_address0          |  out|   10|   ap_memory|                                      bucket|         array|
|bucket_ce0               |  out|    1|   ap_memory|                                      bucket|         array|
|bucket_we0               |  out|    1|   ap_memory|                                      bucket|         array|
|bucket_d0                |  out|   32|   ap_memory|                                      bucket|         array|
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+

