Analysis & Synthesis report for dj_roomba
Wed Dec 11 09:04:32 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Dec 11 09:04:32 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; dj_roomba                                   ;
; Top-level Entity Name       ; top                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; dj_roomba          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 11 09:04:23 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dj_roomba -c dj_roomba
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/rom_data/rom_data.vhd
    Info (12022): Found design unit 1: rom_data-SYN File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/rom_data/rom_data.vhd Line: 53
    Info (12023): Found entity 1: rom_data File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/rom_data/rom_data.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/rom_instructions/rom_instructions.vhd
    Info (12022): Found design unit 1: rom_instructions-SYN File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/rom_instructions/rom_instructions.vhd Line: 52
    Info (12023): Found entity 1: rom_instructions File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/rom_instructions/rom_instructions.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/audio_ip/clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/audio_ip/clock_generator.v Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/rising_edge_synchronizer.vhd
    Info (12022): Found design unit 1: rising_edge_synchronizer-beh File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/rising_edge_synchronizer.vhd Line: 17
    Info (12023): Found entity 1: rising_edge_synchronizer File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/rising_edge_synchronizer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/generic_counter.vhd
    Info (12022): Found design unit 1: generic_counter-beh File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/generic_counter.vhd Line: 19
    Info (12023): Found entity 1: generic_counter File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/generic_counter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/channel.vhd
    Info (12022): Found design unit 1: channel-imp File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/channel.vhd Line: 38
    Info (12023): Found entity 1: channel File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/channel.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/dj_roomba_3000.vhd
    Info (12022): Found design unit 1: dj_roomba_3000-beh File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd Line: 59
    Info (12023): Found entity 1: dj_roomba_3000 File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab9/src/top.vhd
    Info (12022): Found design unit 1: top-beh File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd Line: 22
    Info (12023): Found entity 1: top File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(88): object "writedata_left" assigned a value but never read File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at top.vhd(89): object "writedata_right" assigned a value but never read File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd Line: 89
Info (12128): Elaborating entity "generic_counter" for hierarchy "generic_counter:uut" File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd Line: 109
Info (12128): Elaborating entity "dj_roomba_3000" for hierarchy "dj_roomba_3000:dj_roomba" File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd Line: 119
Warning (10541): VHDL Signal Declaration warning at dj_roomba_3000.vhd(106): used implicit default value for signal "data_address" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd Line: 106
Warning (10036): Verilog HDL or VHDL warning at dj_roomba_3000.vhd(107): object "data_address_reg" assigned a value but never read File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at dj_roomba_3000.vhd(108): object "data_address_0" assigned a value but never read File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd Line: 108
Warning (10036): Verilog HDL or VHDL warning at dj_roomba_3000.vhd(109): object "data_address_1" assigned a value but never read File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd Line: 109
Error (10344): VHDL expression error at dj_roomba_3000.vhd(198): expression has 16 elements, but must have 15 elements File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/dj_roomba_3000.vhd Line: 198
Error (12152): Can't elaborate user hierarchy "dj_roomba_3000:dj_roomba" File: C:/Users/briza/Documents/GitHub/HDL/lab9/src/top.vhd Line: 119
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings
    Error: Peak virtual memory: 4849 megabytes
    Error: Processing ended: Wed Dec 11 09:04:33 2019
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:20


