#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Jan 27 11:59:01 2026
# Process ID         : 41817
# Current directory  : /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/ila_data_out_synth_1
# Command line       : vivado -log ila_data_out.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_data_out.tcl
# Log file           : /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/ila_data_out_synth_1/ila_data_out.vds
# Journal file       : /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/ila_data_out_synth_1/vivado.jou
# Running On         : Saint-ThinkPad-X280
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.1
# Processor Detail   : Intel(R) Core(TM) i5-8250U CPU @ 1.60GHz
# CPU Frequency      : 899.031 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8215 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10363 MB
# Available Virtual  : 6890 MB
#-----------------------------------------------------------
source ila_data_out.tcl -notrace
create_project: Time (s): cpu = 00:01:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1613.883 ; gain = 64.059 ; free physical = 1398 ; free virtual = 6201
Command: synth_design -top ila_data_out -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2243.844 ; gain = 481.844 ; free physical = 589 ; free virtual = 5380
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'ila_data_out' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:3131]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:3131]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:3094]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:3094]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165484]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165484]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165423]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165423]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/home/azther0z/.hw_syn_lab/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396]
INFO: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:3211]
INFO: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:3211]
INFO: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:3211]
INFO: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:3211]
INFO: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:3211]
INFO: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:3211]
INFO: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_19_ila' has 1033 connections declared, but only 1027 given [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:3211]
INFO: [Synth 8-6155] done synthesizing module 'ila_data_out' (0#1) [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:48]
INFO: [Synth 8-3848] Net sl_iport0 in module/entity ila_data_out does not have driver. [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/synth/ila_data_out.v:100]
INFO: [Synth 8-7129] Port SEL_I[0] in module ltlib_v1_0_3_generic_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[3] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[2] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[1] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port SBITERR_I in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DBITERR_I in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[17] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[16] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[15] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[14] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[13] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[12] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[11] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[10] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[9] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[8] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[7] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[6] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[5] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[4] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[3] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[2] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port SBITERR in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DBITERR in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port SSRA in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port REGCEA in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port SSRB in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[17] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[16] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[15] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[14] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[13] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[12] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[11] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[10] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[9] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port SLEEP in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_v8_4_12_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port RSTA[0] in module blk_mem_gen_v8_4_12_blk_mem_gen_generic_cstr is either unconnected or has no load
INFO: [Synth 8-7129] Port WEA[1] in module blk_mem_gen_v8_4_12_blk_mem_gen_generic_cstr is either unconnected or has no load
INFO: [Synth 8-7129] Port RSTB[0] in module blk_mem_gen_v8_4_12_blk_mem_gen_generic_cstr is either unconnected or has no load
INFO: [Synth 8-7129] Port WEB[1] in module blk_mem_gen_v8_4_12_blk_mem_gen_generic_cstr is either unconnected or has no load
INFO: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_v8_4_12_blk_mem_gen_generic_cstr is either unconnected or has no load
INFO: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_v8_4_12_blk_mem_gen_generic_cstr is either unconnected or has no load
INFO: [Synth 8-7129] Port RSTA in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port ENA in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port REGCEA in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port RSTB in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port REGCEB in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[9] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_v8_4_12_blk_mem_input_block is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AClk in module blk_mem_gen_v8_4_12_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ARESETN in module blk_mem_gen_v8_4_12_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[3] in module blk_mem_gen_v8_4_12_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[2] in module blk_mem_gen_v8_4_12_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[1] in module blk_mem_gen_v8_4_12_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[0] in module blk_mem_gen_v8_4_12_synth is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 00:02:14 . Memory (MB): peak = 2692.289 ; gain = 930.289 ; free physical = 521 ; free virtual = 4962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:14 . Memory (MB): peak = 2692.289 ; gain = 930.289 ; free physical = 521 ; free virtual = 4962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:14 . Memory (MB): peak = 2692.289 ; gain = 930.289 ; free physical = 521 ; free virtual = 4962
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2692.289 ; gain = 0.000 ; free physical = 521 ; free virtual = 4962
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_data_out_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_data_out_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_v6_2/constraints/ila.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ila_data_out_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ila_data_out_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/ila_data_out_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/ila_data_out_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.309 ; gain = 0.000 ; free physical = 509 ; free virtual = 4966
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances
  CFGLUT5 => SRLC32E: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2732.344 ; gain = 0.000 ; free physical = 506 ; free virtual = 4965
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:40 ; elapsed = 00:02:52 . Memory (MB): peak = 2732.344 ; gain = 970.344 ; free physical = 505 ; free virtual = 4965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:40 ; elapsed = 00:02:52 . Memory (MB): peak = 2740.312 ; gain = 978.312 ; free physical = 505 ; free virtual = 4965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:41 ; elapsed = 00:02:53 . Memory (MB): peak = 2740.312 ; gain = 978.312 ; free physical = 505 ; free virtual = 4965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'ltlib_v1_0_3_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:47 ; elapsed = 00:02:59 . Memory (MB): peak = 2740.312 ; gain = 978.312 ; free physical = 495 ; free virtual = 4957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_current_state_reg[5]) is unused and will be removed from module ltlib_v1_0_3_generic_memrd.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:03:38 . Memory (MB): peak = 2740.312 ; gain = 978.312 ; free physical = 493 ; free virtual = 4956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:52 ; elapsed = 00:04:06 . Memory (MB): peak = 2740.312 ; gain = 978.312 ; free physical = 491 ; free virtual = 4961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:04:08 . Memory (MB): peak = 2740.312 ; gain = 978.312 ; free physical = 490 ; free virtual = 4961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:56 ; elapsed = 00:04:10 . Memory (MB): peak = 2740.312 ; gain = 978.312 ; free physical = 487 ; free virtual = 4957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:15 ; elapsed = 00:04:29 . Memory (MB): peak = 2760.156 ; gain = 998.156 ; free physical = 488 ; free virtual = 4959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:15 ; elapsed = 00:04:29 . Memory (MB): peak = 2760.156 ; gain = 998.156 ; free physical = 488 ; free virtual = 4959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:16 ; elapsed = 00:04:30 . Memory (MB): peak = 2760.156 ; gain = 998.156 ; free physical = 488 ; free virtual = 4959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:16 ; elapsed = 00:04:30 . Memory (MB): peak = 2760.156 ; gain = 998.156 ; free physical = 488 ; free virtual = 4959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:16 ; elapsed = 00:04:30 . Memory (MB): peak = 2760.156 ; gain = 998.156 ; free physical = 488 ; free virtual = 4959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:16 ; elapsed = 00:04:30 . Memory (MB): peak = 2760.156 ; gain = 998.156 ; free physical = 488 ; free virtual = 4959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    15|
|2     |CFGLUT5  |    42|
|3     |LUT1     |    28|
|4     |LUT2     |    53|
|5     |LUT3     |   100|
|6     |LUT4     |   116|
|7     |LUT5     |    77|
|8     |LUT6     |   292|
|9     |MUXF7    |     4|
|10    |RAMB18E1 |     1|
|11    |SRL16E   |    13|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1138|
|15    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:16 ; elapsed = 00:04:30 . Memory (MB): peak = 2760.156 ; gain = 998.156 ; free physical = 488 ; free virtual = 4959
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:04:16 . Memory (MB): peak = 2760.156 ; gain = 958.102 ; free physical = 488 ; free virtual = 4959
Synthesis Optimization Complete : Time (s): cpu = 00:04:16 ; elapsed = 00:04:30 . Memory (MB): peak = 2760.164 ; gain = 998.156 ; free physical = 488 ; free virtual = 4959
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2760.164 ; gain = 0.000 ; free physical = 658 ; free virtual = 5132
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.184 ; gain = 0.000 ; free physical = 642 ; free virtual = 5116
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances
  CFGLUT5 => SRLC32E: 6 instances

Synth Design complete | Checksum: 38306036
INFO: [Common 17-83] Releasing license: Synthesis
252 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:48 ; elapsed = 00:04:48 . Memory (MB): peak = 2816.219 ; gain = 1202.336 ; free physical = 642 ; free virtual = 5117
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2131.540; main = 1918.931; forked = 368.408
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3742.961; main = 2816.188; forked = 1107.230
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2840.195 ; gain = 0.000 ; free physical = 642 ; free virtual = 5117
INFO: [Common 17-1381] The checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/ila_data_out_synth_1/ila_data_out.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ila_data_out, cache-ID = 3e94d43deeddcaaf
INFO: [Coretcl 2-1174] Renamed 108 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2840.195 ; gain = 0.000 ; free physical = 624 ; free virtual = 5106
INFO: [Common 17-1381] The checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/ila_data_out_synth_1/ila_data_out.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ila_data_out_utilization_synth.rpt -pb ila_data_out_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 27 12:04:33 2026...
