Running: C:\Program Files\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Xilinx/project/test_isim_beh.exe -prj D:/Xilinx/project/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/project/main.v" into library work
Analyzing Verilog file "D:/Xilinx/project/test.v" into library work
Analyzing Verilog file "C:/Program Files/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Xilinx/project/main.v" Line 343: Size mismatch in connection of port <b>. Formal port size is 32-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "D:/Xilinx/project/main.v" Line 344: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 16-bit.
Completed static elaboration
Compiling module fulladder_st
Compiling module addergen_st(NBITS=32)
Compiling module comparatorgen_st(NBITS=32)
Compiling module adder(NBITS=32)
Compiling module flopr(NBITS=32)
Compiling module timer_st(NBITS=32)
Compiling module buttonPressed
Compiling module buttonPressed_two
Compiling module street_lights
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable D:/Xilinx/project/test_isim_beh.exe
Fuse Memory Usage: 33216 KB
Fuse CPU Usage: 468 ms
