Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: PCIe_ISP_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PCIe_ISP_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PCIe_ISP_top"
Output Format                      : NGC
Target Device                      : xc6vlx365t-1-ff1156

---- Source Options
Top Module Name                    : PCIe_ISP_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_bram_v6.v" into library work
Parsing module <pcie_bram_v6>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_tx_sync_rate_v6.v" into library work
Parsing module <GTX_TX_SYNC_RATE_V6>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" into library work
Parsing module <GTX_RX_VALID_FILTER_V6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 85. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 87. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 88. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 89. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 90. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 91. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 93. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 94. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 95. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 96. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 107. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 108. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 109. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v" Line 110. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" into library work
Parsing module <GTX_DRP_CHANALIGN_FIX_3752_V6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 90. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 91. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 92. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 93. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 94. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 95. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 96. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 97. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 98. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 99. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 100. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_EP_MEM_ACCESS.v" into library work
Parsing module <PIO_EP_MEM_ACCESS>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_64_TX_ENGINE.v" into library work
Parsing module <PIO_64_TX_ENGINE>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_64_RX_ENGINE.v" into library work
Parsing module <PIO_64_RX_ENGINE>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\data_transfer.v" into library work
Parsing module <data_transfer>.
WARNING:HDLCompiler:370 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\data_transfer.v" Line 90: Empty port in module declaration
Parsing module <config_FIFO>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_pipe_misc_v6.v" into library work
Parsing module <pcie_pipe_misc_v6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_pipe_misc_v6.v" Line 90. parameter declaration becomes local in pcie_pipe_misc_v6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_pipe_lane_v6.v" into library work
Parsing module <pcie_pipe_lane_v6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_pipe_lane_v6.v" Line 103. parameter declaration becomes local in pcie_pipe_lane_v6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_brams_v6.v" into library work
Parsing module <pcie_brams_v6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_brams_v6.v" Line 120. parameter declaration becomes local in pcie_brams_v6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" into library work
Parsing module <gtx_wrapper_v6>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_TO_CTRL.v" into library work
Parsing module <PIO_TO_CTRL>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_EP.v" into library work
Parsing module <PIO_EP>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_upconfig_fix_3451_v6.v" into library work
Parsing module <pcie_upconfig_fix_3451_v6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_upconfig_fix_3451_v6.v" Line 85. parameter declaration becomes local in pcie_upconfig_fix_3451_v6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_pipe_v6.v" into library work
Parsing module <pcie_pipe_v6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_pipe_v6.v" Line 325. parameter declaration becomes local in pcie_pipe_v6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_gtx_v6.v" into library work
Parsing module <pcie_gtx_v6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_gtx_v6.v" Line 216. parameter declaration becomes local in pcie_gtx_v6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_bram_top_v6.v" into library work
Parsing module <pcie_bram_top_v6>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_reset_delay_v6.v" into library work
Parsing module <pcie_reset_delay_v6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_reset_delay_v6.v" Line 76. parameter declaration becomes local in pcie_reset_delay_v6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_clocking_v6.v" into library work
Parsing module <pcie_clocking_v6>.
INFO:HDLCompiler:693 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_clocking_v6.v" Line 87. parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" into library work
Parsing module <pcie_2_0_v6>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\pcie_app_v6.v" into library work
Parsing module <pcie_app_v6>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" into library work
Parsing module <v6_pcie_v1_7>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" into library work
Parsing module <xilinx_pcie_2_0_ep_v6>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\programmer\programmer.v" into library work
Parsing verilog file "config.v" included at line 75.
Parsing module <programmer>.
Analyzing Verilog file "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe_ISP_top.v" into library work
Parsing module <PCIe_ISP_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PCIe_ISP_top>.

Elaborating module <BUFG>.

Elaborating module <IOBUF>.

Elaborating module <programmer>.
WARNING:HDLCompiler:413 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\programmer\programmer.v" Line 265: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\programmer\programmer.v" Line 782: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\programmer\programmer.v" Line 802: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\programmer\programmer.v" Line 816: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\programmer\programmer.v" Line 828: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\programmer\programmer.v" Line 838: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\programmer\programmer.v" Line 851: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1016 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 245: Port TxOutClk is not connected to this instance
WARNING:HDLCompiler:1016 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 389: Port pl_directed_link_change is not connected to this instance

Elaborating module <xilinx_pcie_2_0_ep_v6>.

Elaborating module <IBUFDS_GTXE1>.

Elaborating module <IBUF>.

Elaborating module <FDCP(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 231: Assignment to trn_reset_n ignored, since the identifier is never used

Elaborating module <v6_pcie_v1_7>.

Elaborating module <FDCP(INIT=1'b0)>.

Elaborating module <pcie_reset_delay_v6(PL_FAST_TRAIN="FALSE",REF_CLK_FREQ=0)>.

Elaborating module <pcie_clocking_v6(CAP_LINK_WIDTH=6'b01000,CAP_LINK_SPEED=4'b01,REF_CLK_FREQ=0,USER_CLK_FREQ=3)>.

Elaborating module <MMCM_ADV(CLKFBOUT_MULT_F=10,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0,CLKIN1_PERIOD=10,CLKIN2_PERIOD=10,CLKOUT0_DIVIDE_F=4,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0,CLKOUT3_DIVIDE=2,CLKOUT3_PHASE=0,CLKOUT4_DIVIDE=55,CLKOUT4_PHASE=0)>.
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" Line 721: Assignment to block_clk ignored, since the identifier is never used

Elaborating module
<pcie_2_0_v6(REF_CLK_FREQ=0,PIPE_PIPELINE_STAGES=0,AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111111111111111110000000000,BAR1=32'b0,BAR2=32'b11111111111111111111100000000000,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01011000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b010,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR=
"TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b01100101101001,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_E
XIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b01,LINK_CAP_MAX_LINK_WIDTH=6'b01000,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b0,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b01000,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TAB
LE_SIZE=11'b0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=
8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=8'b0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b01100101101001,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RA
M_WRITE_LATENCY=0,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=3,VC_BASE_PTR=12'b0,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=308,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=308,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=29,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.

Elaborating module
<PCIE_2_0(AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111111111111111110000000000,BAR1=32'b0,BAR2=32'b11111111111111111111100000000000,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01011000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b010,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_
17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b01100101101001,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXI
T_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b01,LINK_CAP_MAX_LINK_WIDTH=6'b01000,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b0,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b01000,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b0,N_FTS_COMCLK_GEN1=255,N_FTS
_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6
=8'b0,PM_DATA7=8'b0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=8'b0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b01100101101001,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TFC_DISABLE="FALSE",
TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=3,VC_BASE_PTR=12'b0,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=308,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=308,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=29,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1166: Assignment to LL2BADDLLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1167: Assignment to LL2BADTLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1168: Assignment to LL2PROTOCOLERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1169: Assignment to LL2REPLAYROERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1170: Assignment to LL2REPLAYTOERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1171: Assignment to LL2SUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1172: Assignment to LL2TFCINIT1SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1173: Assignment to LL2TFCINIT2SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1252: Assignment to PL2LINKUPN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1253: Assignment to PL2RECEIVERERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1254: Assignment to PL2RECOVERYN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1255: Assignment to PL2RXELECIDLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1256: Assignment to PL2SUSPENDOK ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1259: Assignment to TL2ASPMSUSPENDCREDITCHECKOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1260: Assignment to TL2ASPMSUSPENDREQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1261: Assignment to TL2PPMSUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1273: Assignment to TRNRDLLPSRCRDYN ignored, since the identifier is never used

Elaborating module <pcie_pipe_v6(NO_OF_LANES=6'b01000,LINK_CAP_MAX_LINK_SPEED=4'b01,PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_misc_v6(PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_lane_v6(PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_gtx_v6(NO_OF_LANES=6'b01000,LINK_CAP_MAX_LINK_SPEED=4'b01,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <gtx_wrapper_v6(NO_OF_LANES=6'b01000,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <GTX_DRP_CHANALIGN_FIX_3752_V6(C_SIMULATION=0)>.
WARNING:HDLCompiler:413 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 180: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v" Line 229: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <GTX_RX_VALID_FILTER_V6(CLK_COR_MIN_LAT=28)>.

Elaborating module <SRL16E(INIT=0)>.

Elaborating module <GTX_TX_SYNC_RATE_V6(C_SIMULATION=0)>.

Elaborating module
<GTXE1(TX_DRIVE_MODE="PIPE",TX_DEEMPH_1=5'b10010,TX_MARGIN_FULL_0=7'b1001101,TX_CLK_SOURCE="RXPLL",POWER_SAVE=10'b0110100,CM_TRIM=2'b01,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,RCV_TERM_GND="TRUE",RCV_TERM_VTTRX="FALSE",RX_DLYALIGN_EDGESET=5'b010,RX_DLYALIGN_LPFINC=4'b0110,RX_DLYALIGN_OVRDSETTING=8'b10000000,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_OVRDSETTING=8'b10000000,TXPLL_CP_CFG=8'b0101,OOBDETECT_THRESHOLD=3'b011,RXPLL_CP_CFG=8'b0101,TX_TDCC_CFG=2'b11,BIAS_CFG=17'b0,AC_CAP_DIS="FALSE",DFE_CFG=8'b011011,SIM_TX_ELEC_IDLE_LEVEL="1",SIM_RECEIVER_DETECT_PASS="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,CHAN_BOND_SEQ_2_CFG=5'b11111,CHAN_BOND_KEEP_ALIGN="TRUE",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_EN_IDLE_RESET_BUF="TRUE",TX_DATA_WIDTH=20,RX_DATA_WIDTH=20,ALIGN_COMMA_WORD=1,CHAN_BOND_1_MAX_SKEW=7,CHAN_BOND_2_MAX_SKEW=1,CHAN
_BOND_SEQ_1_1=10'b01000101,CHAN_BOND_SEQ_1_2=10'b01000101,CHAN_BOND_SEQ_1_3=10'b01000101,CHAN_BOND_SEQ_1_4=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0100111100,CHAN_BOND_SEQ_2_2=10'b0100111100,CHAN_BOND_SEQ_2_3=10'b0110111100,CHAN_BOND_SEQ_2_4=10'b0100111100,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="TRUE",CHAN_BOND_SEQ_LEN=4,RX_CLK25_DIVIDER=4,TX_CLK25_DIVIDER=4,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=30,CLK_COR_MIN_LAT=28,CLK_COR_PRECEDENCE="TRUE",CLK_CORRECT_USE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="TRUE",MCOMMA_10B_VALUE=10
'b1010000011,MCOMMA_DETECT="TRUE",PCI_EXPRESS_MODE="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RXPLL_DIVSEL_FB=5,TXPLL_DIVSEL_FB=5,RXPLL_DIVSEL_REF=1,TXPLL_DIVSEL_REF=1,RXPLL_DIVSEL_OUT=2,TXPLL_DIVSEL_OUT=2,RXPLL_DIVSEL45_FB=5,TXPLL_DIVSEL45_FB=5,RX_BUFFER_USE="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_LOS_INVALID_INCR=8,RX_LOSS_OF_SYNC_FSM="FALSE",RX_LOS_THRESHOLD=128,RX_SLIDE_MODE="OFF",RX_XCLK_SEL="RXREC",TX_BUFFER_USE="FALSE",TX_XCLK_SEL="TXUSR",TXPLL_LKDET_CFG=3'b101,RX_EYE_SCANMODE=2'b0,RX_EYE_OFFSET=8'b01001100,PMA_RX_CFG=25'b010111001110000000001000,TRANS_TIME_NON_P2=8'b010,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_TO_P2=10'b01100100,TRANS_TIME_RATE=8'b11010111,SHOW_REALIGN_COMMA="FALSE",TX_PMADATA_OPT=1'b1,PMA_TX_CFG=20'b10000000000010000010,TXOUTCLK_CTRL="TXPLLREFCLK_DIV1")>.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pcie_bram_top_v6(DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,VC0_TX_LASTPACKET=29,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,VC0_RX_LIMIT=13'b011111111111,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0)>.
"F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_bram_top_v6.v" Line 126. $display [ $time ] pcie_bram_top_v6 ROWS_TX 1 COLS_TX 4
"F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_bram_top_v6.v" Line 127. $display [ $time ] pcie_bram_top_v6 ROWS_RX 1 COLS_RX 4

Elaborating module <pcie_brams_v6(NUM_BRAMS=4,RAM_RADDR_LATENCY=0,RAM_RDATA_LATENCY=2,RAM_WRITE_LATENCY=0)>.
WARNING:HDLCompiler:1016 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_bram_v6.v" Line 257: Port DOPB is not connected to this instance

Elaborating module <pcie_bram_v6(DOB_REG=1,WIDTH=7'b010010)>.

Elaborating module <RAMB36(DOA_REG=0,DOB_REG=1,READ_WIDTH_A=0,READ_WIDTH_B=7'b010010,WRITE_WIDTH_A=7'b010010,WRITE_WIDTH_B=0,WRITE_MODE_A="NO_CHANGE")>.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1886: Size mismatch in connection of port <mim_tx_rdata>. Formal port size is 72-bit while actual signal size is 69-bit.
WARNING:HDLCompiler:189 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" Line 1894: Size mismatch in connection of port <mim_rx_rdata>. Formal port size is 72-bit while actual signal size is 68-bit.

Elaborating module <pcie_upconfig_fix_3451_v6(UPSTREAM_FACING="TRUE",PL_FAST_TRAIN="FALSE",LINK_CAP_MAX_LINK_WIDTH=6'b01000)>.
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" Line 989: Assignment to rx_func_level_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 364: Assignment to pl_initial_link_width ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 365: Assignment to pl_lane_reversal_mode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 366: Assignment to pl_link_gen2_capable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 367: Assignment to pl_link_partner_gen2_supported ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 368: Assignment to pl_link_upcfg_capable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 369: Assignment to pl_ltssm_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 370: Assignment to pl_received_hot_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 371: Assignment to pl_sel_link_rate ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 372: Assignment to pl_sel_link_width ignored, since the identifier is never used

Elaborating module <pcie_app_v6>.
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\pcie_app_v6.v" Line 192: Assignment to trn_tecrc_gen_n ignored, since the identifier is never used

Elaborating module <PIO>.

Elaborating module <PIO_EP>.
WARNING:HDLCompiler:1016 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\data_transfer.v" Line 121: Port overflow is not connected to this instance

Elaborating module <data_transfer>.

Elaborating module <config_FIFO>.
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\data_transfer.v" Line 155: Assignment to FIFO_rd_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_EP.v" Line 206: Assignment to conf_error ignored, since the identifier is never used

Elaborating module <PIO_EP_MEM_ACCESS>.
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_EP_MEM_ACCESS.v" Line 190: Assignment to pre_wr_data0_q ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_EP_MEM_ACCESS.v" Line 297: Assignment to rd_data_raw_o ignored, since the identifier is never used

Elaborating module <PIO_64_RX_ENGINE>.

Elaborating module <PIO_64_TX_ENGINE>.

Elaborating module <PIO_TO_CTRL>.
WARNING:HDLCompiler:552 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" Line 389: Input port pl_ltssm_state[5] is not connected on this instance
WARNING:HDLCompiler:1127 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe_ISP_top.v" Line 175: Assignment to FIFO_FULL ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PCIe_ISP_top>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe_ISP_top.v".
        PL_FAST_TRAIN = "FALSE"
    Summary:
	no macro.
Unit <PCIe_ISP_top> synthesized.

Synthesizing Unit <programmer>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\programmer\programmer.v".
        idle = 6'b000000
        command = 6'b000001
        blk_lck_setup_cmd = 6'b000010
        unlck_cmd = 6'b000011
        unlck_cmd_1 = 6'b000100
        rd_id = 6'b000101
        rd_id_1 = 6'b000110
        unlck_rd_SR = 6'b000111
        unlck_rd_SR_1 = 6'b001000
        unlck_rd_SR_2 = 6'b011110
        unlck_chk_id = 6'b001001
        unlck_chk_pollcnt = 6'b001010
        eras_clear_SR = 6'b100100
        eras_clear_SR_1 = 6'b100101
        eras_setup = 6'b001011
        eras_confirm = 6'b001100
        eras_confirm_1 = 6'b001101
        eras_rd_SR = 6'b001110
        eras_rd_SR_1 = 6'b001111
        eras_rd_SR_2 = 6'b100000
        eras_chk_SR = 6'b010000
        eras_chk_pollcnt = 6'b010001
        prog_setup = 6'b010010
        prog_rd_SR = 6'b010011
        prog_rd_SR_1 = 6'b010100
        prog_rd_SR_2 = 6'b100001
        prog_chk_SR = 6'b010101
        prog_chk_pollcnt = 6'b010110
        prog_load_addr = 6'b010111
        prog_load_addr_1 = 6'b100110
        prog_load_addr_2 = 6'b100111
        prog_chk_data_count = 6'b011000
        prog_load_buffer = 6'b100010
        prog_load_buffer_underrun = 6'b101000
        prog_load_buffer_underrun1 = 6'b101001
        prog_load_buffer_underrun2 = 6'b101010
        prog_buf = 6'b011001
        prog_buf_1 = 6'b101011
        prog_bufprog_rd_SR = 6'b011010
        prog_bufprog_rd_SR_1 = 6'b011011
        prog_bufprog_chk_SR = 6'b011100
        prog_bufprog_chk_pollcnt = 6'b011101
        error = 6'b011111
WARNING:Xst:647 - Input <DQ_I<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <CurrentState>.
    Found 3-bit register for signal <error_reg>.
    Found 9-bit register for signal <unlck_cnt>.
    Found 8-bit register for signal <SR_reg>.
    Found 1-bit register for signal <OE_N>.
    Found 9-bit register for signal <data_cnt>.
    Found 24-bit register for signal <poll_cnt>.
    Found 9-bit register for signal <blk_cnt>.
    Found 8-bit register for signal <start_addr_reg>.
    Found 24-bit register for signal <end_addr_reg>.
    Found 1-bit register for signal <prog_done>.
    Found 24-bit register for signal <A_reg>.
    Found 16-bit register for signal <DQ_O>.
    Found 1-bit register for signal <CS_N>.
    Found 1-bit register for signal <WE_N>.
    Found 1-bit register for signal <byte_sel_reg>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 43                                             |
    | Transitions        | 64                                             |
    | Inputs             | 13                                             |
    | Outputs            | 13                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <start_addr[24]_GND_4_o_add_2_OUT> created at line 265.
    Found 9-bit adder for signal <unlck_cnt[8]_GND_4_o_add_100_OUT> created at line 802.
    Found 9-bit adder for signal <data_cnt[8]_GND_4_o_add_109_OUT> created at line 828.
    Found 24-bit adder for signal <poll_cnt[23]_GND_4_o_add_114_OUT> created at line 838.
    Found 9-bit adder for signal <blk_cnt[8]_GND_4_o_add_119_OUT> created at line 851.
    Found 24-bit adder for signal <A_reg[23]_A_inc[23]_add_134_OUT> created at line 892.
    Found 8-bit comparator equal for signal <last_blk> created at line 933
    Found 24-bit comparator equal for signal <A[24]_end_addr[23]_equal_153_o> created at line 936
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 139 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 111 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <programmer> synthesized.

Synthesizing Unit <xilinx_pcie_2_0_ep_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v".
        PL_FAST_TRAIN = "TRUE"
WARNING:Xst:2898 - Port 'pl_ltssm_state', unconnected in block instance 'app', is tied to GND.
WARNING:Xst:2898 - Port 'pl_sel_link_width', unconnected in block instance 'app', is tied to GND.
WARNING:Xst:2898 - Port 'pl_initial_link_width', unconnected in block instance 'app', is tied to GND.
WARNING:Xst:2898 - Port 'pl_lane_reversal_mode', unconnected in block instance 'app', is tied to GND.
WARNING:Xst:2898 - Port 'pl_sel_link_rate', unconnected in block instance 'app', is tied to GND.
WARNING:Xst:2898 - Port 'pl_link_gen2_capable', unconnected in block instance 'app', is tied to GND.
WARNING:Xst:2898 - Port 'pl_link_partner_gen2_supported', unconnected in block instance 'app', is tied to GND.
WARNING:Xst:2898 - Port 'pl_link_upcfg_capable', unconnected in block instance 'app', is tied to GND.
WARNING:Xst:2898 - Port 'pl_received_hot_rst', unconnected in block instance 'app', is tied to GND.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <cfg_pmcsr_powerstate> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <pl_initial_link_width> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <pl_lane_reversal_mode> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <pl_ltssm_state> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <pl_sel_link_width> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <TxOutClk> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <cfg_pmcsr_pme_en> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <cfg_pmcsr_pme_status> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <pl_link_gen2_capable> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <pl_link_partner_gen2_supported> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <pl_link_upcfg_capable> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <pl_received_hot_rst> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 246: Output port <pl_sel_link_rate> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 389: Output port <pl_directed_link_change> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 389: Output port <pl_directed_link_width> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 389: Output port <pl_directed_link_speed> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 389: Output port <pl_directed_link_auton> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\xilinx_pcie_2_0_ep_v6.v" line 389: Output port <pl_upstream_prefer_deemph> of the instance <app> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xilinx_pcie_2_0_ep_v6> synthesized.

Synthesizing Unit <v6_pcie_v1_7>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v".
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = 32'b11111111111111111111110000000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b11111111111111111111100000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        CLASS_CODE = 24'b000001011000000000000000
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 4'b0010
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEVICE_ID = 16'b0001100101101001
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = 12'b000100000000
        DSN_CAP_NEXTPTR = 12'b000000000000
        DSN_CAP_ON = "TRUE"
        ENABLE_MSG_ROUTE = 11'b00000000000
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 6'b111111
        EXT_CFG_XP_CAP_PTR = 10'b1111111111
        HEADER_TYPE = 8'b00000000
        INTERRUPT_PIN = 8'b00000001
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        LINK_CAP_MAX_LINK_WIDTH = 6'b001000
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 4'b0000
        LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE"
        LL_ACK_TIMEOUT = 15'b000000000000000
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 15'b000000000100110
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 6'b001000
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_SIZE = 11'b00000000000
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_INT_MSG_NUM = 5'b00001
        PCIE_CAP_NEXTPTR = 8'b00000000
        PCIE_DRP_ENABLE = "FALSE"
        PIPE_PIPELINE_STAGES = 0
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = 8'b01001000
        PM_CAP_PMESUPPORT = 5'b01111
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 2'b00
        PM_DATA_SCALE1 = 2'b00
        PM_DATA_SCALE2 = 2'b00
        PM_DATA_SCALE3 = 2'b00
        PM_DATA_SCALE4 = 2'b00
        PM_DATA_SCALE5 = 2'b00
        PM_DATA_SCALE6 = 2'b00
        PM_DATA_SCALE7 = 2'b00
        PM_DATA0 = 8'b00000000
        PM_DATA1 = 8'b00000000
        PM_DATA2 = 8'b00000000
        PM_DATA3 = 8'b00000000
        PM_DATA4 = 8'b00000000
        PM_DATA5 = 8'b00000000
        PM_DATA6 = 8'b00000000
        PM_DATA7 = 8'b00000000
        REF_CLK_FREQ = 0
        REVISION_ID = 8'b00000000
        SPARE_BIT0 = 0
        SUBSYSTEM_ID = 16'b0001100101101001
        SUBSYSTEM_VENDOR_ID = 16'b0001000011101110
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        USER_CLK_FREQ = 3
        VC_BASE_PTR = 12'b000000000000
        VC_CAP_NEXTPTR = 12'b000000000000
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 13'b0011111111111
        VC0_TOTAL_CREDITS_CD = 308
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 308
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 29
        VENDOR_ID = 16'b0001000011101110
        VSEC_BASE_PTR = 12'b000000000000
        VSEC_CAP_NEXTPTR = 12'b000000000000
        VSEC_CAP_ON = "FALSE"
        AER_BASE_PTR = 12'b000100101000
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 16'b0000000000000001
        AER_CAP_INT_MSG_NUM_MSI = 5'b01010
        AER_CAP_INT_MSG_NUM_MSIX = 5'b10101
        AER_CAP_NEXTPTR = 12'b000101100000
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 4'b0001
        CAPABILITIES_PTR = 8'b01000000
        CRM_MODULE_RSTS = 7'b0000000
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = 8'b00000000
        DSN_CAP_ID = 16'b0000000000000011
        DSN_CAP_VERSION = 4'b0001
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = 5'b01100
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 10'b1111111111
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23_22 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = 8'b01001000
        MSI_CAP_ID = 8'b00000101
        MSI_CAP_NEXTPTR = 8'b01100000
        MSIX_BASE_PTR = 8'b10011100
        MSIX_CAP_ID = 8'b00010001
        MSIX_CAP_NEXTPTR = 8'b00000000
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 8'b01100000
        PCIE_CAP_CAPABILITY_ID = 8'b00010000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0010
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 8'b01000000
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = 8'b00000001
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 13'b0000000000000
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'b00000000
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 8'b00000000
        SPARE_BYTE1 = 8'b00000000
        SPARE_BYTE2 = 8'b00000000
        SPARE_BYTE3 = 8'b00000000
        SPARE_WORD0 = 32'b00000000000000000000000000000000
        SPARE_WORD1 = 32'b00000000000000000000000000000000
        SPARE_WORD2 = 32'b00000000000000000000000000000000
        SPARE_WORD3 = 32'b00000000000000000000000000000000
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_INV_REQ = "TRUE"
        VC_CAP_ID = 16'b0000000000000010
        VC_CAP_VERSION = 4'b0001
        VSEC_CAP_HDR_ID = 16'b0001001000110100
        VSEC_CAP_HDR_LENGTH = 12'b000000011000
        VSEC_CAP_HDR_REVISION = 4'b0001
        VSEC_CAP_ID = 16'b0000000000001011
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = 4'b0001
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 711: Output port <block_clk> of the instance <pcie_clocking_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGTRANSACTIONADDR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGVCTCVCMAP> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <PLRXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <PLTXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGVECA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGVECB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGVECC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <PLDBGVEC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <PCIEDRPDO> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <RECEIVEDFUNCLVLRSTN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <LNKCLKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <TRNRECRCERRN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <TRNTDLLPDSTRDYN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGAERECRCCHECKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGAERECRCGENEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGERRAERHEADERLOGSETN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDDEASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDDEASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDDEASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDDEASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDERRCOR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDERRFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDERRNONFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDPMASNAK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDPMETOACK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDPMPME> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDSETSLOTPOWERLIMIT> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGMSGRECEIVEDUNLOCK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGPMRCVASREQL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGPMRCVENTERL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGPMRCVENTERL23N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGPMRCVREQACKN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGSLOTCONTROLELECTROMECHILCTLPULSE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGTRANSACTION> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <CFGTRANSACTIONTYPE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <PLPHYLNKUPN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRF> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRG> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRH> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRI> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRJ> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <DBGSCLRK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\v6_pcie_v1_7.v" line 973: Output port <PCIEDRPDRDY> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cfg_device_number_d>.
    Found 3-bit register for signal <cfg_function_number_d>.
    Found 8-bit register for signal <cfg_bus_number_d>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <v6_pcie_v1_7> synthesized.

Synthesizing Unit <pcie_reset_delay_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_reset_delay_v6.v".
        PL_FAST_TRAIN = "FALSE"
        REF_CLK_FREQ = 0
    Found 8-bit register for signal <reg_count_15_8>.
    Found 8-bit register for signal <reg_count_23_16>.
    Found 8-bit register for signal <reg_count_7_0>.
    Found 8-bit adder for signal <reg_count_7_0[7]_GND_11_o_add_2_OUT> created at line 99.
    Found 8-bit adder for signal <reg_count_15_8[7]_GND_11_o_add_4_OUT> created at line 100.
    Found 8-bit adder for signal <reg_count_23_16[7]_GND_11_o_add_8_OUT> created at line 101.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <pcie_reset_delay_v6> synthesized.

Synthesizing Unit <pcie_clocking_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_clocking_v6.v".
        IS_ENDPOINT = "TRUE"
        CAP_LINK_WIDTH = 6'b001000
        CAP_LINK_SPEED = 4'b0001
        REF_CLK_FREQ = 0
        USER_CLK_FREQ = 3
WARNING:Xst:647 - Input <sel_lnk_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <block_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <reg_clock_locked>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pcie_clocking_v6> synthesized.

Synthesizing Unit <pcie_2_0_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v".
        TCQ = 1
        REF_CLK_FREQ = 0
        PIPE_PIPELINE_STAGES = 0
        AER_BASE_PTR = 12'b000100101000
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 16'b0000000000000001
        AER_CAP_INT_MSG_NUM_MSI = 5'b01010
        AER_CAP_INT_MSG_NUM_MSIX = 5'b10101
        AER_CAP_NEXTPTR = 12'b000101100000
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 4'b0001
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = 32'b11111111111111111111110000000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b11111111111111111111100000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CAPABILITIES_PTR = 8'b01000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        CLASS_CODE = 24'b000001011000000000000000
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 4'b0010
        CRM_MODULE_RSTS = 7'b0000000
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEVICE_ID = 16'b0001100101101001
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = 8'b00000000
        DSN_BASE_PTR = 12'b000100000000
        DSN_CAP_ID = 16'b0000000000000011
        DSN_CAP_NEXTPTR = 12'b000000000000
        DSN_CAP_ON = "TRUE"
        DSN_CAP_VERSION = 4'b0001
        ENABLE_MSG_ROUTE = 11'b00000000000
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 6'b111111
        EXT_CFG_XP_CAP_PTR = 10'b1111111111
        HEADER_TYPE = 8'b00000000
        INFER_EI = 5'b01100
        INTERRUPT_PIN = 8'b00000001
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 10'b1111111111
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        LINK_CAP_MAX_LINK_WIDTH = 6'b001000
        LINK_CAP_RSVD_23_22 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 4'b0000
        LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE"
        LL_ACK_TIMEOUT = 15'b000000000000000
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 15'b000000000100110
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 6'b001000
        MSI_BASE_PTR = 8'b01001000
        MSI_CAP_ID = 8'b00000101
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = 8'b01100000
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_BASE_PTR = 8'b10011100
        MSIX_CAP_ID = 8'b00010001
        MSIX_CAP_NEXTPTR = 8'b00000000
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_SIZE = 11'b00000000000
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 8'b01100000
        PCIE_CAP_CAPABILITY_ID = 8'b00010000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0010
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_INT_MSG_NUM = 5'b00001
        PCIE_CAP_NEXTPTR = 8'b00000000
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 8'b01000000
        PM_CAP_AUXCURRENT = 0
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_ID = 8'b00000001
        PM_CAP_NEXTPTR = 8'b01001000
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_PMESUPPORT = 5'b01111
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 2'b00
        PM_DATA_SCALE1 = 2'b00
        PM_DATA_SCALE2 = 2'b00
        PM_DATA_SCALE3 = 2'b00
        PM_DATA_SCALE4 = 2'b00
        PM_DATA_SCALE5 = 2'b00
        PM_DATA_SCALE6 = 2'b00
        PM_DATA_SCALE7 = 2'b00
        PM_DATA0 = 8'b00000000
        PM_DATA1 = 8'b00000000
        PM_DATA2 = 8'b00000000
        PM_DATA3 = 8'b00000000
        PM_DATA4 = 8'b00000000
        PM_DATA5 = 8'b00000000
        PM_DATA6 = 8'b00000000
        PM_DATA7 = 8'b00000000
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        REVISION_ID = 8'b00000000
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 13'b0000000000000
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'b00000000
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 8'b00000000
        SPARE_BYTE1 = 8'b00000000
        SPARE_BYTE2 = 8'b00000000
        SPARE_BYTE3 = 8'b00000000
        SPARE_WORD0 = 32'b00000000000000000000000000000000
        SPARE_WORD1 = 32'b00000000000000000000000000000000
        SPARE_WORD2 = 32'b00000000000000000000000000000000
        SPARE_WORD3 = 32'b00000000000000000000000000000000
        SUBSYSTEM_ID = 16'b0001100101101001
        SUBSYSTEM_VENDOR_ID = 16'b0001000011101110
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UR_INV_REQ = "TRUE"
        USER_CLK_FREQ = 3
        VC_BASE_PTR = 12'b000000000000
        VC_CAP_ID = 16'b0000000000000010
        VC_CAP_NEXTPTR = 12'b000000000000
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = 4'b0001
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 13'b0011111111111
        VC0_TOTAL_CREDITS_CD = 308
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 308
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 29
        VENDOR_ID = 16'b0001000011101110
        VSEC_BASE_PTR = 12'b000000000000
        VSEC_CAP_HDR_ID = 16'b0001001000110100
        VSEC_CAP_HDR_LENGTH = 12'b000000011000
        VSEC_CAP_HDR_REVISION = 4'b0001
        VSEC_CAP_ID = 16'b0000000000001011
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = 12'b000000000000
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = 4'b0001
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" line 1439: Output port <pipe_tx_reset_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_2_0_v6.v" line 1439: Output port <pipe_tx_swing_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <pcie_2_0_v6> synthesized.

Synthesizing Unit <pcie_pipe_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_pipe_v6.v".
        NO_OF_LANES = 6'b001000
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_v6> synthesized.

Synthesizing Unit <pcie_pipe_misc_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_pipe_misc_v6.v".
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_misc_v6> synthesized.

Synthesizing Unit <pcie_pipe_lane_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_pipe_lane_v6.v".
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_lane_v6> synthesized.

Synthesizing Unit <pcie_gtx_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_gtx_v6.v".
        NO_OF_LANES = 6'b001000
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
WARNING:Xst:647 - Input <pipe_tx_margin<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_gtx_v6.v" line 254: Output port <GTRefClkout> of the instance <gtx_v6_i> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <cnt_local_pcs_reset>.
    Found 5-bit register for signal <phy_rdy_pre_cnt>.
    Found 1-bit register for signal <local_pcs_reset>.
    Found 1-bit register for signal <local_pcs_reset_done>.
    Found 6-bit register for signal <pl_ltssm_state_q>.
    Found 1-bit register for signal <phy_rdy_n>.
    Found 4-bit subtractor for signal <cnt_local_pcs_reset[3]_GND_20_o_sub_50_OUT> created at line 484.
    Found 5-bit adder for signal <phy_rdy_pre_cnt[4]_GND_20_o_add_42_OUT> created at line 464.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pcie_gtx_v6> synthesized.

Synthesizing Unit <gtx_wrapper_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v".
        NO_OF_LANES = 6'b001000
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[0].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[1].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[2].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[3].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[4].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[5].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[6].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[7].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <GTRefClkout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <TXRESETDONE_q>.
    Found 8-bit register for signal <GTX_RxResetDone_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <gtx_wrapper_v6> synthesized.

Synthesizing Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_drp_chanalign_fix_3752_v6.v".
        C_SIMULATION = 0
WARNING:Xst:647 - Input <dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <drpstate>.
    Found 1-bit register for signal <write_ts1_gated>.
    Found 1-bit register for signal <write_fts_gated>.
    Found 8-bit register for signal <daddr>.
    Found finite state machine <FSM_1> for signal <drpstate>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | drp_clk (rising_edge)                          |
    | Reset              | Reset_n (negative)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0011                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <daddr[7]_GND_22_o_add_14_OUT> created at line 180.
    Found 16x32-bit Read Only RAM for signal <_n0098>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized.

Synthesizing Unit <GTX_RX_VALID_FILTER_V6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_rx_valid_filter_v6.v".
        CLK_COR_MIN_LAT = 28
    Found 5-bit register for signal <reg_state_eios_det>.
    Found 1-bit register for signal <reg_symbol_after_eios>.
    Found 2-bit register for signal <gt_rxcharisk_q>.
    Found 16-bit register for signal <gt_rxdata_q>.
    Found 1-bit register for signal <gt_rxvalid_q>.
    Found 1-bit register for signal <gt_rxelecidle_q>.
    Found 1-bit register for signal <gt_rxelecidle_qq>.
    Found 3-bit register for signal <gt_rx_status_q>.
    Found 1-bit register for signal <gt_rx_phy_status_q>.
    Found 1-bit register for signal <gt_rx_is_skp0_q>.
    Found 1-bit register for signal <gt_rx_is_skp1_q>.
    Found 4-bit register for signal <reg_state_rxvld_ei>.
    Found 5-bit register for signal <reg_rxvld_count>.
    Found 4-bit register for signal <reg_rxvld_fallback>.
    Found 1-bit register for signal <awake_see_com_q>.
    Found 1-bit register for signal <awake_in_progress_q>.
    Found 4-bit register for signal <awake_com_count_q>.
    Found 1-bit register for signal <reg_eios_detected>.
    Found finite state machine <FSM_2> for signal <reg_state_eios_det>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 26                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <reg_state_rxvld_ei>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <reg_rxvld_count[4]_GND_23_o_add_55_OUT> created at line 308.
    Found 4-bit adder for signal <reg_rxvld_fallback[3]_GND_23_o_add_62_OUT> created at line 328.
    Found 4-bit adder for signal <awake_com_count_inced> created at line 360.
    Found 5-bit comparator greater for signal <PWR_22_o_rxvld_count[4]_LessThan_43_o> created at line 283
    Found 4-bit comparator lessequal for signal <n0093> created at line 356
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <GTX_RX_VALID_FILTER_V6> synthesized.

Synthesizing Unit <GTX_TX_SYNC_RATE_V6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\gtx_tx_sync_rate_v6.v".
        TCQ = 1
        C_SIMULATION = 0
WARNING:Xst:647 - Input <RATEDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <waitcounter2>.
    Found 8-bit register for signal <waitcounter>.
    Found 1-bit register for signal <USER_PHYSTATUS>.
    Found 1-bit register for signal <SYNC_DONE>.
    Found 1-bit register for signal <ENPMAPHASEALIGN>.
    Found 1-bit register for signal <PMASETPHASE>.
    Found 1-bit register for signal <OUT_DIV_RESET>.
    Found 1-bit register for signal <PCS_RESET>.
    Found 1-bit register for signal <DELAYALIGNRESET>.
    Found 1-bit register for signal <TXALIGNDISABLE>.
    Found 1-bit register for signal <ratedone_r>.
    Found 1-bit register for signal <ratedone_r2>.
    Found 1-bit register for signal <gt_phystatus_q>.
    Found 25-bit register for signal <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 61                                             |
    | Inputs             | 11                                             |
    | Outputs            | 21                                             |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000100000000000                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <waitcounter[7]_GND_25_o_add_7_OUT> created at line 179.
    Found 8-bit adder for signal <waitcounter2[7]_GND_25_o_add_9_OUT> created at line 180.
    Found 1-bit comparator equal for signal <n0102> created at line 534
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_TX_SYNC_RATE_V6> synthesized.

Synthesizing Unit <pcie_bram_top_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_bram_top_v6.v".
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        VC0_TX_LASTPACKET = 29
        TLM_TX_OVERHEAD = 24
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        VC0_RX_LIMIT = 13'b0011111111111
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_bram_top_v6> synthesized.

Synthesizing Unit <pcie_brams_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_brams_v6.v".
        NUM_BRAMS = 4
        RAM_RADDR_LATENCY = 0
        RAM_RDATA_LATENCY = 2
        RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_brams_v6> synthesized.

Synthesizing Unit <pcie_bram_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_bram_v6.v".
        DOB_REG = 1
        WIDTH = 7'b0010010
WARNING:Xst:647 - Input <waddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_v6> synthesized.

Synthesizing Unit <pcie_upconfig_fix_3451_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PCIe\pcie_upconfig_fix_3451_v6.v".
        UPSTREAM_FACING = "TRUE"
        PL_FAST_TRAIN = "FALSE"
        LINK_CAP_MAX_LINK_WIDTH = 6'b001000
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_change> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_link_status_negotiated_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_char_isk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_phy_lnkup_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_upconfig_fix_3451_v6> synthesized.

Synthesizing Unit <pcie_app_v6>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\pcie_app_v6.v".
WARNING:Xst:647 - Input <trn_tbuf_av> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_cpld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_cplh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_npd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_nph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_pd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_ph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_do> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_do> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_mmenable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dstatus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pcie_link_state_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_link_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_initial_link_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_lane_reversal_mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_tcfg_req_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_terr_drop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rerrfwd_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_rd_wr_done_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_err_cpl_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msienable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixenable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixfm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_link_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_gen2_capable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_partner_gen2_supported> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_upcfg_capable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_received_hot_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_app_v6> synthesized.

Synthesizing Unit <PIO>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO.v".
    Set property "syn_hier = hard".
WARNING:Xst:647 - Input <trn_reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <PIO> synthesized.

Synthesizing Unit <PIO_EP>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_EP.v".
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'data_transfer_i', is tied to GND.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_EP.v" line 194: Output port <CONF_ERROR> of the instance <data_transfer_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PIO_EP> synthesized.

Synthesizing Unit <data_transfer>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\data_transfer.v".
WARNING:Xst:647 - Input <RST_CONF_ERROR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\data_transfer.v" line 121: Output port <overflow> of the instance <config_FIFO_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\data_transfer.v" line 121: Output port <full> of the instance <config_FIFO_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\data_transfer.v" line 121: Output port <underflow> of the instance <config_FIFO_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <CONF_ERROR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <CONF_FIFO_CLR_sync1>.
    Found 1-bit register for signal <PAUSE>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <data_transfer> synthesized.

Synthesizing Unit <PIO_EP_MEM_ACCESS>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_EP_MEM_ACCESS.v".
WARNING:Xst:647 - Input <rd_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_be_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_be_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <post_wr_data>.
    Found 3-bit register for signal <wr_mem_state>.
    Found 1-bit register for signal <write_en>.
INFO:Xst:1799 - State 001 is never reached in FSM <wr_mem_state>.
INFO:Xst:1799 - State 010 is never reached in FSM <wr_mem_state>.
INFO:Xst:1799 - State 100 is never reached in FSM <wr_mem_state>.
    Found finite state machine <FSM_5> for signal <wr_mem_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 1                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <PIO_EP_MEM_ACCESS> synthesized.

Synthesizing Unit <PIO_64_RX_ENGINE>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_64_RX_ENGINE.v".
WARNING:Xst:647 - Input <trn_rrem_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rbar_hit_n<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rbar_hit_n<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_reof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rsrc_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <req_compl_o>.
    Found 3-bit register for signal <req_tc_o>.
    Found 1-bit register for signal <req_td_o>.
    Found 1-bit register for signal <req_ep_o>.
    Found 2-bit register for signal <req_attr_o>.
    Found 10-bit register for signal <req_len_o>.
    Found 16-bit register for signal <req_rid_o>.
    Found 8-bit register for signal <req_tag_o>.
    Found 8-bit register for signal <req_be_o>.
    Found 13-bit register for signal <req_addr_o>.
    Found 8-bit register for signal <wr_be_o>.
    Found 11-bit register for signal <wr_addr_o>.
    Found 32-bit register for signal <wr_data_o>.
    Found 1-bit register for signal <wr_en_o>.
    Found 8-bit register for signal <state>.
    Found 8-bit register for signal <tlp_type>.
    Found 1-bit register for signal <trn_rdst_rdy_n>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 30                                             |
    | Inputs             | 17                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_144_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 124 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <PIO_64_RX_ENGINE> synthesized.

Synthesizing Unit <PIO_64_TX_ENGINE>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_64_TX_ENGINE.v".
    Set property "syn_keep = 1" for signal <trn_tsrc_dsc_n>.
WARNING:Xst:647 - Input <req_be_i<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_addr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_bus_mstr_enable_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <trn_tsof_n>.
    Found 1-bit register for signal <trn_teof_n>.
    Found 1-bit register for signal <trn_tsrc_rdy_n>.
    Found 1-bit register for signal <trn_tsrc_dsc_n>.
    Found 64-bit register for signal <trn_td>.
    Found 8-bit register for signal <trn_trem_n>.
    Found 1-bit register for signal <compl_done_o>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <req_compl_q>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <PIO_64_TX_ENGINE> synthesized.

Synthesizing Unit <PIO_TO_CTRL>.
    Related source file is "F:\BaiduYunDownload\ML605\xapp518\ML605\ML605\hw\src\PIO\PIO_TO_CTRL.v".
    Found 1-bit register for signal <cfg_turnoff_ok_n>.
    Found 1-bit register for signal <trn_pending>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <PIO_TO_CTRL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x32-bit single-port Read Only RAM                   : 8
# Adders/Subtractors                                   : 59
 24-bit adder                                          : 3
 4-bit adder                                           : 16
 4-bit subtractor                                      : 1
 5-bit adder                                           : 9
 8-bit adder                                           : 27
 9-bit adder                                           : 3
# Registers                                            : 316
 1-bit register                                        : 209
 10-bit register                                       : 1
 11-bit register                                       : 1
 13-bit register                                       : 1
 16-bit register                                       : 10
 2-bit register                                        : 10
 24-bit register                                       : 3
 3-bit register                                        : 11
 32-bit register                                       : 2
 4-bit register                                        : 17
 5-bit register                                        : 10
 6-bit register                                        : 1
 64-bit register                                       : 1
 8-bit register                                        : 36
 9-bit register                                        : 3
# Comparators                                          : 26
 1-bit comparator equal                                : 8
 24-bit comparator equal                               : 1
 4-bit comparator lessequal                            : 8
 5-bit comparator greater                              : 8
 8-bit comparator equal                                : 1
# Multiplexers                                         : 437
 1-bit 2-to-1 multiplexer                              : 133
 11-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 38
 2-bit 2-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 11
 3-bit 2-to-1 multiplexer                              : 13
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 24
 5-bit 2-to-1 multiplexer                              : 8
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 192
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 35

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <config_FIFO.ngc>.
Loading core <config_FIFO> for timing and area information for instance <config_FIFO_i>.
WARNING:Xst:2677 - Node <req_be_o_4> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_5> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_6> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_7> of sequential type is unconnected in block <EP_RX>.

Synthesizing (advanced) Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
INFO:Xst:3231 - The small RAM <Mram__n0098> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <daddr<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_RX_VALID_FILTER_V6>.
The following registers are absorbed into counter <reg_rxvld_count>: 1 register on signal <reg_rxvld_count>.
The following registers are absorbed into counter <reg_rxvld_fallback>: 1 register on signal <reg_rxvld_fallback>.
Unit <GTX_RX_VALID_FILTER_V6> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_gtx_v6>.
The following registers are absorbed into counter <cnt_local_pcs_reset>: 1 register on signal <cnt_local_pcs_reset>.
The following registers are absorbed into counter <phy_rdy_pre_cnt>: 1 register on signal <phy_rdy_pre_cnt>.
Unit <pcie_gtx_v6> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_reset_delay_v6>.
The following registers are absorbed into counter <reg_count_23_16>: 1 register on signal <reg_count_23_16>.
The following registers are absorbed into counter <reg_count_15_8>: 1 register on signal <reg_count_15_8>.
The following registers are absorbed into counter <reg_count_7_0>: 1 register on signal <reg_count_7_0>.
Unit <pcie_reset_delay_v6> synthesized (advanced).

Synthesizing (advanced) Unit <programmer>.
The following registers are absorbed into accumulator <A_reg>: 1 register on signal <A_reg>.
The following registers are absorbed into counter <unlck_cnt>: 1 register on signal <unlck_cnt>.
The following registers are absorbed into counter <poll_cnt>: 1 register on signal <poll_cnt>.
The following registers are absorbed into counter <data_cnt>: 1 register on signal <data_cnt>.
The following registers are absorbed into counter <blk_cnt>: 1 register on signal <blk_cnt>.
Unit <programmer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x32-bit single-port distributed Read Only RAM       : 8
# Adders/Subtractors                                   : 33
 24-bit adder                                          : 1
 4-bit adder                                           : 8
 8-bit adder                                           : 24
# Counters                                             : 25
 24-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 5-bit up counter                                      : 9
 8-bit up counter                                      : 3
 9-bit up counter                                      : 3
# Accumulators                                         : 1
 24-bit up accumulator                                 : 1
# Registers                                            : 921
 Flip-Flops                                            : 921
# Comparators                                          : 26
 1-bit comparator equal                                : 8
 24-bit comparator equal                               : 1
 4-bit comparator lessequal                            : 8
 5-bit comparator greater                              : 8
 8-bit comparator equal                                : 1
# Multiplexers                                         : 475
 1-bit 2-to-1 multiplexer                              : 196
 11-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 38
 2-bit 2-to-1 multiplexer                              : 8
 24-bit 2-to-1 multiplexer                             : 11
 3-bit 2-to-1 multiplexer                              : 13
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 16
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 184
# FSMs                                                 : 35

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_RX_VALID_FILTER/FSM_2> on signal <reg_state_eios_det[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_RX_VALID_FILTER/FSM_3> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/FSM_1> on signal <drpstate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0011  | 000
 0110  | 001
 0111  | 011
 0001  | 010
 1000  | 110
 1001  | 111
 0010  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/FSM_4> on signal <state[1:21]> with one-hot encoding.
----------------------------------------------------
 State                     | Encoding
----------------------------------------------------
 0000000000000100000000000 | 000000000000000000001
 0010000000000000000000000 | 000000000000000000010
 0000100000000000000000000 | 000000000000000000100
 0100000000000000000000000 | 000000000000000001000
 1000000000000000000000000 | 000000000000000010000
 0000000010000000000000000 | 000000000000000100000
 0000000100000000000000000 | 000000000000001000000
 0000000000000000000000010 | 000000000000010000000
 0000001000000000000000000 | 000000000000100000000
 0000000000000000000000001 | 000000000001000000000
 0000000000010000000000000 | 000000000010000000000
 0000000000000000010000000 | 000000000100000000000
 0000010000000000000000000 | 000000001000000000000
 0000000000000000000000100 | 000000010000000000000
 0000000000000000000001000 | 000000100000000000000
 0000000000000000001000000 | 000001000000000000000
 0000000000100000000000000 | 000010000000000000000
 0001000000000000000000000 | 000100000000000000000
 0000000000000000100000000 | 001000000000000000000
 0000000000000001000000000 | 010000000000000000000
 0000000000000010000000000 | 100000000000000000000
----------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_pio_app/app/PIO/PIO_EP/EP_RX/FSM_6> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000100 | 010
 01000001 | 011
 01000100 | 100
 01010000 | 101
 10000000 | 110
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pcie_pio_app/app/PIO/PIO_EP/EP_MEM/FSM_5> on signal <wr_mem_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | unreached
 010   | unreached
 100   | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <programmer_i/FSM_0> on signal <CurrentState[1:43]> with one-hot encoding.
-------------------------------------------------------
 State  | Encoding
-------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000010
 010010 | 0000000000000000000000000000000000000000100
 100100 | 0000000000000000000000000000000000000001000
 000010 | 0000000000000000000000000000000000000010000
 000011 | 0000000000000000000000000000000000000100000
 000100 | 0000000000000000000000000000000000001000000
 000101 | 0000000000000000000000000000000000010000000
 000110 | 0000000000000000000000000000000000100000000
 000111 | 0000000000000000000000000000000001000000000
 001000 | 0000000000000000000000000000000010000000000
 011110 | 0000000000000000000000000000000100000000000
 001010 | 0000000000000000000000000000001000000000000
 011111 | 0000000000000000000000000000010000000000000
 001100 | 0000000000000000000000000000100000000000000
 001101 | 0000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000100000000000000000
 100000 | 0000000000000000000000001000000000000000000
 010001 | 0000000000000000000000010000000000000000000
 010011 | 0000000000000000000000100000000000000000000
 010100 | 0000000000000000000001000000000000000000000
 100001 | 0000000000000000000010000000000000000000000
 010110 | 0000000000000000000100000000000000000000000
 010111 | 0000000000000000001000000000000000000000000
 100110 | 0000000000000000010000000000000000000000000
 100010 | 0000000000000000100000000000000000000000000
 011001 | 0000000000000001000000000000000000000000000
 101011 | 0000000000000010000000000000000000000000000
 011011 | 0000000000000100000000000000000000000000000
 011100 | 0000000000001000000000000000000000000000000
 011101 | 0000000000010000000000000000000000000000000
 011010 | 0000000000100000000000000000000000000000000
 001001 | 0000000001000000000000000000000000000000000
 010000 | 0000000010000000000000000000000000000000000
 010101 | 0000000100000000000000000000000000000000000
 101000 | 0000001000000000000000000000000000000000000
 011000 | 0000010000000000000000000000000000000000000
 100101 | 0000100000000000000000000000000000000000000
 001011 | 0001000000000000000000000000000000000000000
 100111 | 0010000000000000000000000000000000000000000
 101001 | 0100000000000000000000000000000000000000000
 101010 | 1000000000000000000000000000000000000000000
-------------------------------------------------------
WARNING:Xst:2677 - Node <reg_count_23_16_5> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_6> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_7> of sequential type is unconnected in block <pcie_reset_delay_v6>.
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1

Optimizing unit <pcie_2_0_v6> ...

Optimizing unit <PCIe_ISP_top> ...

Optimizing unit <v6_pcie_v1_7> ...

Optimizing unit <pcie_gtx_v6> ...

Optimizing unit <gtx_wrapper_v6> ...

Optimizing unit <GTX_RX_VALID_FILTER_V6> ...

Optimizing unit <GTX_DRP_CHANALIGN_FIX_3752_V6> ...

Optimizing unit <GTX_TX_SYNC_RATE_V6> ...

Optimizing unit <pcie_reset_delay_v6> ...

Optimizing unit <pcie_clocking_v6> ...

Optimizing unit <PIO> ...

Optimizing unit <PIO_EP> ...

Optimizing unit <PIO_64_RX_ENGINE> ...
WARNING:Xst:1710 - FF/Latch <req_addr_o_0> (without init value) has a constant value of 0 in block <PIO_64_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <req_addr_o_1> (without init value) has a constant value of 0 in block <PIO_64_RX_ENGINE>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PIO_64_TX_ENGINE> ...

Optimizing unit <PIO_EP_MEM_ACCESS> ...

Optimizing unit <data_transfer> ...

Optimizing unit <PIO_TO_CTRL> ...

Optimizing unit <programmer> ...
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_15> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_14> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_13> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_12> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_11> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_10> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_9> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_8> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_7> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_6> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_5> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_4> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_td_3> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_RX_VALID_FILTER/gt_rx_phy_status_q> of sequential type is unconnected in block <PCIe_ISP_top>.
WARNING:Xst:2677 - Node <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_RX_VALID_FILTER/gt_rx_phy_status_q> of sequential type is unconnected in block <PCIe_ISP_top>.
WARNING:Xst:2677 - Node <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_RX_VALID_FILTER/gt_rx_phy_status_q> of sequential type is unconnected in block <PCIe_ISP_top>.
WARNING:Xst:2677 - Node <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/USER_PHYSTATUS> of sequential type is unconnected in block <PCIe_ISP_top>.
WARNING:Xst:2677 - Node <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/USER_PHYSTATUS> of sequential type is unconnected in block <PCIe_ISP_top>.
WARNING:Xst:2677 - Node <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/USER_PHYSTATUS> of sequential type is unconnected in block <PCIe_ISP_top>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_be_o_7> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_be_o_6> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_be_o_5> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_be_o_4> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_be_o_3> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_be_o_2> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_be_o_1> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_be_o_0> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_be_o_7> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_be_o_6> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_be_o_5> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_be_o_4> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_addr_o_12> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_addr_o_11> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_addr_o_10> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_addr_o_9> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_addr_o_8> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/req_addr_o_7> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_10> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_9> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_8> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_7> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_6> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_5> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_4> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_3> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_2> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_1> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:2677 - Node <PIO_EP/EP_RX/wr_addr_o_0> of sequential type is unconnected in block <pcie_pio_app/app/PIO>.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_RX/tlp_type_4> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_RX/tlp_type_3> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_RX/tlp_type_2> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_RX/tlp_type_0> (without init value) has a constant value of 0 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PIO_EP/EP_TX/trn_tsrc_dsc_n> (without init value) has a constant value of 1 in block <pcie_pio_app/app/PIO>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> in Unit <PCIe_ISP_top> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/state_FSM_FFd21> in Unit <PCIe_ISP_top> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/state_FSM_FFd21> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/state_FSM_FFd21> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/state_FSM_FFd21> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/state_FSM_FFd21> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/state_FSM_FFd21> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/state_FSM_FFd21> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/state_FSM_FFd21> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <PCIe_ISP_top> is equivalent to the following FF/Latch, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/ratedone_r> in Unit <PCIe_ISP_top> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/ratedone_r> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/ratedone_r> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/ratedone_r> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/ratedone_r> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/ratedone_r> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/ratedone_r> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/ratedone_r> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <PCIe_ISP_top> is equivalent to the following FF/Latch, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <PCIe_ISP_top> is equivalent to the following FF/Latch, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <PCIe_ISP_top> is equivalent to the following FF/Latch, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <PCIe_ISP_top> is equivalent to the following FF/Latch, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <PCIe_ISP_top> is equivalent to the following FF/Latch, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <PCIe_ISP_top> is equivalent to the following FF/Latch, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_TX_SYNC/ratedone_r2> in Unit <PCIe_ISP_top> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_TX_SYNC/ratedone_r2> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_TX_SYNC/ratedone_r2> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_TX_SYNC/ratedone_r2> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_TX_SYNC/ratedone_r2> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_TX_SYNC/ratedone_r2> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_TX_SYNC/ratedone_r2> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/ratedone_r2> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <PCIe_ISP_top> is equivalent to the following FF/Latch, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> in Unit <PCIe_ISP_top> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <pcie_pio_app/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> 
INFO:Xst:3203 - The FF/Latch <PIO_EP/EP_TX/trn_tsof_n> in Unit <pcie_pio_app/app/PIO> is the opposite to the following FF/Latch, which will be removed : <PIO_EP/EP_TX/state_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PCIe_ISP_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1277
 Flip-Flops                                            : 1277

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PCIe_ISP_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1969
#      GND                         : 11
#      INV                         : 14
#      LUT1                        : 70
#      LUT2                        : 237
#      LUT3                        : 302
#      LUT4                        : 287
#      LUT5                        : 243
#      LUT6                        : 598
#      MUXCY                       : 96
#      MUXF7                       : 4
#      VCC                         : 11
#      XORCY                       : 96
# FlipFlops/Latches                : 1286
#      FD                          : 128
#      FDC                         : 86
#      FDCE                        : 21
#      FDCP                        : 1
#      FDE                         : 1
#      FDP                         : 5
#      FDPE                        : 10
#      FDR                         : 745
#      FDR_1                       : 8
#      FDRE                        : 258
#      FDS                         : 21
#      FDS_1                       : 1
#      FDSE                        : 1
# RAMS                             : 9
#      FIFO36E1                    : 1
#      RAMB36E1                    : 8
# Shift Registers                  : 9
#      SRL16E                      : 8
#      SRLC16E                     : 1
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 85
#      IBUF                        : 19
#      IBUFDS_GTXE1                : 1
#      IOBUF                       : 16
#      OBUF                        : 49
# GigabitIOs                       : 8
#      GTXE1                       : 8
# Others                           : 2
#      MMCM_ADV                    : 1
#      PCIE_2_0                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx365tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1286  out of  455040     0%  
 Number of Slice LUTs:                 1760  out of  227520     0%  
    Number used as Logic:              1751  out of  227520     0%  
    Number used as Memory:                9  out of  66080     0%  
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1980
   Number with an unused Flip Flop:     694  out of   1980    35%  
   Number with an unused LUT:           220  out of   1980    11%  
   Number of fully used LUT-FF pairs:  1066  out of   1980    53%  
   Number of unique control sets:        44

IO Utilization: 
 Number of IOs:                          84
 Number of bonded IOBs:                  84  out of    600    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of    416     2%  
    Number using Block RAM only:          8
    Number using FIFO only:               1
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                          | Load  |
-----------------------------------+------------------------------------------------+-------+
pcie_pio_app/core/TxOutClk         | MMCM_ADV:CLKOUT0                               | 217   |
pcie_pio_app/core/TxOutClk         | MMCM_ADV:CLKOUT1                               | 876   |
pcie_pio_app/trn_trem_n            | NONE(pcie_pio_app/core/pcie_2_0_i/pcie_block_i)| 1     |
pcie_pio_app/core/TxOutClk         | BUFG                                           | 21    |
pcie_pio_app/core/TxOutClk         | MMCM_ADV:CLKOUT4+BUFG                          | 193   |
-----------------------------------+------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                           | Buffer(FF name)                                                                                                                                     | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N1(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36)| 62    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N1(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36)| 62    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/N1(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36)| 62    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/N1(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36)| 62    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N1(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36)| 62    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N1(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36)| 62    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N1(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36)| 62    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N1(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_VCC:P)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36)| 62    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/N0(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36)| 36    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/N0(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[1].ram/use_ramb36.ramb36)| 36    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/N0(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/XST_GND:G)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[2].ram/use_ramb36.ramb36)| 36    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/N0(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/XST_GND:G)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36)| 36    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N0(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36)| 36    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N0(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36)| 36    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N0(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_GND:G)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36)| 36    |
pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N0(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_GND:G)| NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36)| 36    |
pcie_pio_app/trn_trem_n(XST_GND:G)                                                                                                                                                       | NONE(pcie_pio_app/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36)| 16    |
pcie_pio_app/core/phy_rdy_n_INV_137_o(pcie_pio_app/core/phy_rdy_n_INV_137_o1_INV_0:O)                                                                                                    | NONE(pcie_pio_app/core/pcie_2_0_i/pcie_block_i)                                                                                                     | 3     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.090ns (Maximum Frequency: 110.011MHz)
   Minimum input arrival time before clock: 1.451ns
   Maximum output required time after clock: 2.076ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pcie_pio_app/core/TxOutClk'
  Clock period: 9.090ns (frequency: 110.011MHz)
  Total number of paths / destination ports: 20424 / 3233
-------------------------------------------------------------------------
Delay:               1.818ns (Levels of Logic = 1)
  Source:            pcie_pio_app/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:       pcie_pio_app/core/trn_reset_n_int_i (FF)
  Source Clock:      pcie_pio_app/core/TxOutClk rising
  Destination Clock: pcie_pio_app/core/TxOutClk rising 2.5X

  Data Path: pcie_pio_app/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie_pio_app/core/trn_reset_n_int_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.375   0.465  pcie_pio_app/core/pcie_reset_delay_i/reg_count_23_16_4 (pcie_pio_app/core/pcie_reset_delay_i/reg_count_23_16_4)
     INV:I->O             10   0.086   0.458  pcie_pio_app/core/sys_reset_n_d_INV_37_o1_INV_0 (pcie_pio_app/core/pcie_reset_delay_i/reg_count_23_16<4>_inv)
     FDC:CLR                   0.434          pcie_pio_app/core/trn_reset_n_int_i
    ----------------------------------------
    Total                      1.818ns (0.895ns logic, 0.923ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pcie_pio_app/core/TxOutClk'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              1.451ns (Levels of Logic = 2)
  Source:            PCIe_reset_n (PAD)
  Destination:       pcie_pio_app/core/pcie_reset_delay_i/reg_count_15_8_7 (FF)
  Destination Clock: pcie_pio_app/core/TxOutClk rising

  Data Path: PCIe_reset_n to pcie_pio_app/core/pcie_reset_delay_i/reg_count_15_8_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  pcie_pio_app/sys_reset_n_ibuf (pcie_pio_app/sys_reset_n_c)
     INV:I->O             21   0.086   0.529  pcie_pio_app/core/pcie_reset_delay_i/sys_reset_n_inv1_INV_0 (pcie_pio_app/core/pcie_reset_delay_i/sys_reset_n_inv)
     FDCE:CLR                  0.434          pcie_pio_app/core/pcie_reset_delay_i/reg_count_23_16_0
    ----------------------------------------
    Total                      1.451ns (0.523ns logic, 0.928ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pcie_pio_app/core/TxOutClk'
  Total number of paths / destination ports: 176 / 48
-------------------------------------------------------------------------
Offset:              2.076ns (Levels of Logic = 3)
  Source:            programmer_i/CurrentState_FSM_FFd11 (FF)
  Destination:       DQ_pin<15> (PAD)
  Source Clock:      pcie_pio_app/core/TxOutClk rising 0.2X

  Data Path: programmer_i/CurrentState_FSM_FFd11 to DQ_pin<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.595  programmer_i/CurrentState_FSM_FFd11 (programmer_i/CurrentState_FSM_FFd11)
     LUT3:I0->O            1   0.068   0.417  programmer_i/CurrentState__n0442<1>_SW0 (N302)
     LUT6:I5->O           25   0.068   0.550  programmer_i/CurrentState__n0442<1> (TRI_CTRL)
     IOBUF:T->IO               0.003          bidir_IO[0].IOBUF_i (DQ_pin<0>)
    ----------------------------------------
    Total                      2.076ns (0.514ns logic, 1.562ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pcie_pio_app/core/TxOutClk
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
pcie_pio_app/core/TxOutClk|    4.621|    3.740|    2.531|         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.90 secs
 
--> 

Total memory usage is 340352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  357 (   0 filtered)
Number of infos    :  113 (   0 filtered)

