/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_14z;
  wire [26:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _01_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 4'h0;
    else _01_ <= { in_data[58:56], celloutsig_0_8z };
  assign out_data[3:0] = _01_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 4'h0;
    else _00_ <= celloutsig_1_6z[4:1];
  assign celloutsig_1_2z = { celloutsig_1_1z[5:2], celloutsig_1_0z, celloutsig_1_0z } >= in_data[136:131];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } >= { in_data[176:163], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[140:138], celloutsig_1_6z, celloutsig_1_4z } >= { _00_, celloutsig_1_6z };
  assign celloutsig_1_17z = celloutsig_1_0z & ~(celloutsig_1_16z[26]);
  assign celloutsig_0_1z = celloutsig_0_0z[5:1] * celloutsig_0_0z[4:0];
  assign celloutsig_1_6z = { in_data[131:129], celloutsig_1_4z, celloutsig_1_4z } * { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_6z[2:0] * { in_data[186:185], celloutsig_1_9z };
  assign celloutsig_1_16z = { in_data[168], celloutsig_1_1z, celloutsig_1_1z } * { _00_[0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[73:68] | in_data[34:29];
  assign celloutsig_1_1z = in_data[177:165] | in_data[129:117];
  assign celloutsig_0_8z = celloutsig_0_0z[2] & celloutsig_0_2z[3];
  assign celloutsig_1_0z = in_data[150] & in_data[135];
  assign celloutsig_1_4z = ^ { celloutsig_1_1z[6:2], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_18z = ^ { celloutsig_1_1z[10:0], celloutsig_1_17z };
  assign celloutsig_0_2z = celloutsig_0_1z >> in_data[58:54];
  assign celloutsig_1_14z = { celloutsig_1_1z[7:2], celloutsig_1_0z, celloutsig_1_4z, _00_ } >> { celloutsig_1_4z, _00_, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_2z);
  assign celloutsig_1_19z = ~((celloutsig_1_18z & in_data[185]) | celloutsig_1_14z[2]);
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z };
endmodule
