Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_power_routed.rpt
| Date             : Thu Mar 14 17:13:56 2024
=======
| Date             : Wed Mar 13 15:00:56 2024
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_power_routed.rpt
| Host             : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command          : report_power -file PROC_power_routed.rpt -pb PROC_power_summary_routed.pb -rpx PROC_power_routed.rpx
| Design           : PROC
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.172        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.100        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |    <0.001 |        6 |       --- |             --- |
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_power_routed.rpt
| Slice Logic             |    <0.001 |      689 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      320 |     32600 |            0.98 |
|   Register              |    <0.001 |      240 |     65200 |            0.37 |
|   CARRY4                |    <0.001 |        8 |      8150 |            0.10 |
|   F7/F8 Muxes           |    <0.001 |        3 |     32600 |           <0.01 |
|   LUT as Shift Register |    <0.001 |        6 |      9600 |            0.06 |
|   Others                |     0.000 |       31 |       --- |             --- |
| Signals                 |    <0.001 |      524 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |        75 |            0.67 |
| MMCM                    |     0.086 |        1 |         5 |           20.00 |
| I/O                     |     0.013 |       29 |       210 |           13.81 |
=======
| Slice Logic             |    <0.001 |      719 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      296 |     32600 |            0.91 |
|   Register              |    <0.001 |      283 |     65200 |            0.43 |
|   CARRY4                |    <0.001 |        9 |      8150 |            0.11 |
|   F7/F8 Muxes           |    <0.001 |        2 |     32600 |           <0.01 |
|   LUT as Shift Register |    <0.001 |        6 |      9600 |            0.06 |
|   Others                |     0.000 |       41 |       --- |             --- |
| Signals                 |    <0.001 |      518 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |        75 |            0.67 |
| MMCM                    |     0.086 |        1 |         5 |           20.00 |
| I/O                     |     0.013 |       31 |       210 |           14.76 |
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_power_routed.rpt
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.172 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.001 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.061 |       0.048 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------+-----------------+
| Clock              | Domain                              | Constraint (ns) |
+--------------------+-------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clk_wiz_dut/inst/clk_out1_clk_wiz_0 |           200.0 |
| clkfbout_clk_wiz_0 | clk_wiz_dut/inst/clkfbout_clk_wiz_0 |            50.0 |
| sys_clk_pin        | CLK100MHZ                           |            10.0 |
| sys_clk_pin        | CLK100MHZ_IBUF                      |            10.0 |
+--------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------+-----------+
| Name          | Power (W) |
+---------------+-----------+
<<<<<<< Updated upstream:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/PROC_power_routed.rpt
| PROC          |     0.099 |
=======
| RF_top        |     0.100 |
>>>>>>> Stashed changes:CODE/hdl/PROC/PROC_leader_test/PROC_leader_test.runs/impl_1/RF_top_power_routed.rpt
|   clk_wiz_dut |     0.086 |
|     inst      |     0.086 |
+---------------+-----------+


