{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 11:57:33 2020 " "Info: Processing started: Tue Dec 15 11:57:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BUS_2 -c BUS_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BUS_2 -c BUS_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_TX-behav " "Info: Found design unit 1: REG_TX-behav" {  } { { "REG_TX.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_TX.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_TX " "Info: Found entity 1: REG_TX" {  } { { "REG_TX.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_TX.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_status.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_STATUS-behav " "Info: Found design unit 1: REG_STATUS-behav" {  } { { "REG_STATUS.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_STATUS.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_STATUS " "Info: Found entity 1: REG_STATUS" {  } { { "REG_STATUS.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_STATUS.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_RX-behav " "Info: Found design unit 1: REG_RX-behav" {  } { { "REG_RX.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_RX.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_RX " "Info: Found entity 1: REG_RX" {  } { { "REG_RX.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_RX.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_CONTROL-behav " "Info: Found design unit 1: REG_CONTROL-behav" {  } { { "REG_CONTROL.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_CONTROL.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_CONTROL " "Info: Found entity 1: REG_CONTROL" {  } { { "REG_CONTROL.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_CONTROL.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_OUT-behav " "Info: Found design unit 1: MUX_OUT-behav" {  } { { "MUX_OUT.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/MUX_OUT.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_OUT " "Info: Found entity 1: MUX_OUT" {  } { { "MUX_OUT.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/MUX_OUT.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_BUS-behav " "Info: Found design unit 1: FSM_BUS-behav" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM_BUS " "Info: Found entity 1: FSM_BUS" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_int.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUS_INT-behav " "Info: Found design unit 1: BUS_INT-behav" {  } { { "BUS_INT.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BUS_INT " "Info: Found entity 1: BUS_INT" {  } { { "BUS_INT.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-behav " "Info: Found design unit 1: ADD-behav" {  } { { "ADD.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/ADD.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Info: Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/ADD.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gate-behav " "Info: Found design unit 1: reg_gate-behav" {  } { { "REG_GATE.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_GATE.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_GATE " "Info: Found entity 1: REG_GATE" {  } { { "REG_GATE.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/REG_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BUS_INT " "Info: Elaborating entity \"BUS_INT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_SS BUS_INT.vhd(73) " "Warning (10541): VHDL Signal Declaration warning at BUS_INT.vhd(73): used implicit default value for signal \"D_SS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BUS_INT.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_GATE REG_GATE:gate " "Info: Elaborating entity \"REG_GATE\" for hierarchy \"REG_GATE:gate\"" {  } { { "BUS_INT.vhd" "gate" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_TX REG_TX:R_TX " "Info: Elaborating entity \"REG_TX\" for hierarchy \"REG_TX:R_TX\"" {  } { { "BUS_INT.vhd" "R_TX" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_RX REG_RX:R_RX " "Info: Elaborating entity \"REG_RX\" for hierarchy \"REG_RX:R_RX\"" {  } { { "BUS_INT.vhd" "R_RX" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CONTROL REG_CONTROL:R_C " "Info: Elaborating entity \"REG_CONTROL\" for hierarchy \"REG_CONTROL:R_C\"" {  } { { "BUS_INT.vhd" "R_C" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_STATUS REG_STATUS:R_S " "Info: Elaborating entity \"REG_STATUS\" for hierarchy \"REG_STATUS:R_S\"" {  } { { "BUS_INT.vhd" "R_S" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:address_mux " "Info: Elaborating entity \"ADD\" for hierarchy \"ADD:address_mux\"" {  } { { "BUS_INT.vhd" "address_mux" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_OUT MUX_OUT:MUX " "Info: Elaborating entity \"MUX_OUT\" for hierarchy \"MUX_OUT:MUX\"" {  } { { "BUS_INT.vhd" "MUX" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_BUS FSM_BUS:CU " "Info: Elaborating entity \"FSM_BUS\" for hierarchy \"FSM_BUS:CU\"" {  } { { "BUS_INT.vhd" "CU" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS FSM_bus.vhd(20) " "Warning (10631): VHDL Process Statement warning at FSM_bus.vhd(20): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_en FSM_bus.vhd(57) " "Warning (10631): VHDL Process Statement warning at FSM_bus.vhd(57): inferring latch(es) for signal or variable \"tx_en\", which holds its previous value in one or more paths through the process" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_en FSM_bus.vhd(57) " "Warning (10631): VHDL Process Statement warning at FSM_bus.vhd(57): inferring latch(es) for signal or variable \"rx_en\", which holds its previous value in one or more paths through the process" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_en FSM_bus.vhd(57) " "Info (10041): Inferred latch for \"rx_en\" at FSM_bus.vhd(57)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en FSM_bus.vhd(57) " "Info (10041): Inferred latch for \"tx_en\" at FSM_bus.vhd(57)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.OFF_ST FSM_bus.vhd(20) " "Info (10041): Inferred latch for \"NS.OFF_ST\" at FSM_bus.vhd(20)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.MUX_ST FSM_bus.vhd(20) " "Info (10041): Inferred latch for \"NS.MUX_ST\" at FSM_bus.vhd(20)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.RX FSM_bus.vhd(20) " "Info (10041): Inferred latch for \"NS.RX\" at FSM_bus.vhd(20)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.EN_TXRX_ST FSM_bus.vhd(20) " "Info (10041): Inferred latch for \"NS.EN_TXRX_ST\" at FSM_bus.vhd(20)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.EN_TX_ST FSM_bus.vhd(20) " "Info (10041): Inferred latch for \"NS.EN_TX_ST\" at FSM_bus.vhd(20)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.EN_RX_ST FSM_bus.vhd(20) " "Info (10041): Inferred latch for \"NS.EN_RX_ST\" at FSM_bus.vhd(20)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.WRITE_ST FSM_bus.vhd(20) " "Info (10041): Inferred latch for \"NS.WRITE_ST\" at FSM_bus.vhd(20)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.READ_ST FSM_bus.vhd(20) " "Info (10041): Inferred latch for \"NS.READ_ST\" at FSM_bus.vhd(20)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.WAIT_ST FSM_bus.vhd(20) " "Info (10041): Inferred latch for \"NS.WAIT_ST\" at FSM_bus.vhd(20)" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_BUS:CU\|rx_en " "Warning: Latch FSM_BUS:CU\|rx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_BUS:CU\|PS.EN_RX_ST " "Warning: Ports D and ENA on the latch are fed by the same signal FSM_BUS:CU\|PS.EN_RX_ST" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_BUS:CU\|tx_en " "Warning: Latch FSM_BUS:CU\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_BUS:CU\|PS.EN_RX_ST " "Warning: Ports D and ENA on the latch are fed by the same signal FSM_BUS:CU\|PS.EN_RX_ST" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_BUS:CU\|NS.WAIT_ST_370 " "Warning: Latch FSM_BUS:CU\|NS.WAIT_ST_370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_BUS:CU\|PS.WAIT_ST " "Warning: Ports D and ENA on the latch are fed by the same signal FSM_BUS:CU\|PS.WAIT_ST" {  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM_bus.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/FSM_bus.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM_BUS:CU\|PS.RX " "Info: Register \"FSM_BUS:CU\|PS.RX\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STATUS_IN\[0\] " "Warning (15610): No output dependent on input pin \"STATUS_IN\[0\]\"" {  } { { "BUS_INT.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STATUS_IN\[1\] " "Warning (15610): No output dependent on input pin \"STATUS_IN\[1\]\"" {  } { { "BUS_INT.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STATUS_IN\[2\] " "Warning (15610): No output dependent on input pin \"STATUS_IN\[2\]\"" {  } { { "BUS_INT.vhd" "" { Text "C:/Users/Utente.000/Desktop/progetti SDI/BUS_2/BUS_INT.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Info: Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Info: Implemented 67 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 11:57:38 2020 " "Info: Processing ended: Tue Dec 15 11:57:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
