

================================================================
== Vivado HLS Report for 'rgb2yuv11'
================================================================
* Date:           Sun Aug  2 15:34:21 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 11.004 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40007|  2457607| 0.440 ms | 27.044 ms |  40007|  2457607|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |    40005|  2457605|         7|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      6|       -|      -|    -|
|Expression       |        -|      -|       0|    423|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    165|    -|
|Register         |        0|      -|     284|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     284|    620|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |yuv_filter_mac_mucud_U2  |yuv_filter_mac_mucud  | i0 * i1 + i2 |
    |yuv_filter_mac_mudEe_U3  |yuv_filter_mac_mudEe  | i0 + i1 * i2 |
    |yuv_filter_mac_mueOg_U4  |yuv_filter_mac_mueOg  | i0 + i1 * i2 |
    |yuv_filter_mac_mufYi_U5  |yuv_filter_mac_mufYi  | i0 + i1 * i2 |
    |yuv_filter_mac_mufYi_U6  |yuv_filter_mac_mufYi  | i0 + i1 * i2 |
    |yuv_filter_mul_mubkb_U1  |yuv_filter_mul_mubkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln45_fu_312_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln54_1_fu_379_p2              |     +    |      0|  0|  23|          23|          23|
    |add_ln54_fu_369_p2                |     +    |      0|  0|  23|          23|          23|
    |add_ln57_1_fu_449_p2              |     +    |      0|  0|  21|          15|          15|
    |add_ln57_2_fu_459_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln57_4_fu_468_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln57_fu_439_p2                |     +    |      0|  0|  14|           8|          10|
    |add_ln58_1_fu_519_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln59_1_fu_559_p2              |     +    |      0|  0|  23|          16|          16|
    |out_channels_ch1_din              |     +    |      0|  0|  15|           5|           8|
    |x_fu_318_p2                       |     +    |      0|  0|  23|           1|          16|
    |y_fu_385_p2                       |     +    |      0|  0|  23|           1|          16|
    |sub_ln58_fu_510_p2                |     -    |      0|  0|  23|          16|          16|
    |sub_ln59_1_fu_546_p2              |     -    |      0|  0|  19|          14|          14|
    |sub_ln59_fu_525_p2                |     -    |      0|  0|  17|           1|          13|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln45_fu_307_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln48_fu_324_p2               |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |    or    |      0|  0|   2|           1|           1|
    |select_ln54_1_fu_337_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln54_fu_329_p3             |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |out_channels_ch2_din              |    xor   |      0|  0|   9|           8|           9|
    |out_channels_ch3_din              |    xor   |      0|  0|   9|           8|           9|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 423|         275|         308|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |U_scale_out_blk_n                 |   9|          2|    1|          2|
    |V_scale_out_blk_n                 |   9|          2|    1|          2|
    |Y_scale_out_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_phi_mux_x_0_i_i_phi_fu_281_p4  |   9|          2|   16|         32|
    |indvar_flatten_reg_266            |   9|          2|   32|         64|
    |out_channels_ch1_blk_n            |   9|          2|    1|          2|
    |out_channels_ch2_blk_n            |   9|          2|    1|          2|
    |out_channels_ch3_blk_n            |   9|          2|    1|          2|
    |out_height_blk_n                  |   9|          2|    1|          2|
    |out_width_blk_n                   |   9|          2|    1|          2|
    |real_start                        |   9|          2|    1|          2|
    |x_0_i_i_reg_277                   |   9|          2|   16|         32|
    |y_0_i_i_reg_288                   |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 165|         36|   93|        188|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_reg_718                |   8|   0|    8|          0|
    |G_reg_711                |   8|   0|    8|          0|
    |G_reg_711_pp0_iter5_reg  |   8|   0|    8|          0|
    |R_reg_704                |   8|   0|    8|          0|
    |add_ln54_1_reg_679       |  23|   0|   23|          0|
    |add_ln58_1_reg_731       |  16|   0|   16|          0|
    |add_ln59_1_reg_736       |  16|   0|   16|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |bound_reg_660            |  32|   0|   32|          0|
    |icmp_ln45_reg_665        |   1|   0|    1|          0|
    |indvar_flatten_reg_266   |  32|   0|   32|          0|
    |select_ln54_1_reg_674    |  16|   0|   16|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |trunc_ln_reg_726         |   8|   0|    8|          0|
    |x_0_i_i_reg_277          |  16|   0|   16|          0|
    |y_0_i_i_reg_288          |  16|   0|   16|          0|
    |icmp_ln45_reg_665        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 284|  32|  221|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|start_out                 | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|start_write               | out |    1| ap_ctrl_hs |     rgb2yuv11    | return value |
|in_channels_ch1_address0  | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0       | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0        |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0  | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0       | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0        |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0  | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0       | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0        |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width                  |  in |   16|   ap_none  |     in_width     |    pointer   |
|in_height                 |  in |   16|   ap_none  |     in_height    |    pointer   |
|out_channels_ch1_din      | out |    8|   ap_fifo  | out_channels_ch1 |    pointer   |
|out_channels_ch1_full_n   |  in |    1|   ap_fifo  | out_channels_ch1 |    pointer   |
|out_channels_ch1_write    | out |    1|   ap_fifo  | out_channels_ch1 |    pointer   |
|out_channels_ch2_din      | out |    8|   ap_fifo  | out_channels_ch2 |    pointer   |
|out_channels_ch2_full_n   |  in |    1|   ap_fifo  | out_channels_ch2 |    pointer   |
|out_channels_ch2_write    | out |    1|   ap_fifo  | out_channels_ch2 |    pointer   |
|out_channels_ch3_din      | out |    8|   ap_fifo  | out_channels_ch3 |    pointer   |
|out_channels_ch3_full_n   |  in |    1|   ap_fifo  | out_channels_ch3 |    pointer   |
|out_channels_ch3_write    | out |    1|   ap_fifo  | out_channels_ch3 |    pointer   |
|out_width_din             | out |   16|   ap_fifo  |     out_width    |    pointer   |
|out_width_full_n          |  in |    1|   ap_fifo  |     out_width    |    pointer   |
|out_width_write           | out |    1|   ap_fifo  |     out_width    |    pointer   |
|out_height_din            | out |   16|   ap_fifo  |    out_height    |    pointer   |
|out_height_full_n         |  in |    1|   ap_fifo  |    out_height    |    pointer   |
|out_height_write          | out |    1|   ap_fifo  |    out_height    |    pointer   |
|Y_scale                   |  in |    8|   ap_none  |      Y_scale     |    scalar    |
|U_scale                   |  in |    8|   ap_none  |      U_scale     |    scalar    |
|V_scale                   |  in |    8|   ap_none  |      V_scale     |    scalar    |
|Y_scale_out_din           | out |    8|   ap_fifo  |    Y_scale_out   |    pointer   |
|Y_scale_out_full_n        |  in |    1|   ap_fifo  |    Y_scale_out   |    pointer   |
|Y_scale_out_write         | out |    1|   ap_fifo  |    Y_scale_out   |    pointer   |
|U_scale_out_din           | out |    8|   ap_fifo  |    U_scale_out   |    pointer   |
|U_scale_out_full_n        |  in |    1|   ap_fifo  |    U_scale_out   |    pointer   |
|U_scale_out_write         | out |    1|   ap_fifo  |    U_scale_out   |    pointer   |
|V_scale_out_din           | out |    8|   ap_fifo  |    V_scale_out   |    pointer   |
|V_scale_out_full_n        |  in |    1|   ap_fifo  |    V_scale_out   |    pointer   |
|V_scale_out_write         | out |    1|   ap_fifo  |    V_scale_out   |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %Y_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%V_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %V_scale)" [yuv_filter.c:12]   --->   Operation 16 'read' 'V_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%U_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %U_scale)" [yuv_filter.c:12]   --->   Operation 17 'read' 'U_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Y_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Y_scale)" [yuv_filter.c:12]   --->   Operation 18 'read' 'Y_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %Y_scale_out, i8 %Y_scale_read)" [yuv_filter.c:12]   --->   Operation 19 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %U_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %U_scale_out, i8 %U_scale_read)" [yuv_filter.c:12]   --->   Operation 21 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %V_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %V_scale_out, i8 %V_scale_read)" [yuv_filter.c:12]   --->   Operation 23 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%width = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_width)" [yuv_filter.c:39->yuv_filter.c:12]   --->   Operation 24 'read' 'width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%height = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_height)" [yuv_filter.c:40->yuv_filter.c:12]   --->   Operation 25 'read' 'height' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_width, i16 %width)" [yuv_filter.c:41->yuv_filter.c:12]   --->   Operation 26 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_height, i16 %height)" [yuv_filter.c:42->yuv_filter.c:12]   --->   Operation 27 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cast = zext i16 %width to i32" [yuv_filter.c:39->yuv_filter.c:12]   --->   Operation 28 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %height to i32" [yuv_filter.c:40->yuv_filter.c:12]   --->   Operation 29 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (6.38ns) (root node of the DSP)   --->   "%bound = mul i32 %cast1, %cast" [yuv_filter.c:40->yuv_filter.c:12]   --->   Operation 30 'mul' 'bound' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %0" [yuv_filter.c:45->yuv_filter.c:12]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.34>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %entry ], [ %add_ln45, %RGB2YUV_LOOP_Y ]" [yuv_filter.c:45->yuv_filter.c:12]   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_0_i_i = phi i16 [ 0, %entry ], [ %select_ln54_1, %RGB2YUV_LOOP_Y ]" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 33 'phi' 'x_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%y_0_i_i = phi i16 [ 0, %entry ], [ %y, %RGB2YUV_LOOP_Y ]"   --->   Operation 34 'phi' 'y_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp eq i32 %indvar_flatten, %bound" [yuv_filter.c:45->yuv_filter.c:12]   --->   Operation 35 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln45 = add i32 %indvar_flatten, 1" [yuv_filter.c:45->yuv_filter.c:12]   --->   Operation 36 'add' 'add_ln45' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.exit, label %RGB2YUV_LOOP_Y" [yuv_filter.c:45->yuv_filter.c:12]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.07ns)   --->   "%x = add i16 1, %x_0_i_i" [yuv_filter.c:45->yuv_filter.c:12]   --->   Operation 38 'add' 'x' <Predicate = (!icmp_ln45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.42ns)   --->   "%icmp_ln48 = icmp eq i16 %y_0_i_i, %height" [yuv_filter.c:48->yuv_filter.c:12]   --->   Operation 39 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln45)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.80ns)   --->   "%select_ln54 = select i1 %icmp_ln48, i16 0, i16 %y_0_i_i" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 40 'select' 'select_ln54' <Predicate = (!icmp_ln45)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%select_ln54_1 = select i1 %icmp_ln48, i16 %x, i16 %x_0_i_i" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 41 'select' 'select_ln54_1' <Predicate = (!icmp_ln45)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i16 %select_ln54_1 to i13" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 42 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln54_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %trunc_ln54, i10 0)" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 43 'bitconcatenate' 'zext_ln54_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i16 %select_ln54_1 to i15" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 44 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln54_2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %trunc_ln54_1, i8 0)" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 45 'bitconcatenate' 'zext_ln54_2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54 = add i23 %zext_ln54_cast, %zext_ln54_2_cast" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 46 'add' 'add_ln54' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %select_ln54 to i23" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 47 'zext' 'zext_ln54' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln54_1 = add i23 %zext_ln54, %add_ln54" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 48 'add' 'add_ln54_1' <Predicate = (!icmp_ln45)> <Delay = 4.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (2.07ns)   --->   "%y = add i16 1, %select_ln54" [yuv_filter.c:48->yuv_filter.c:12]   --->   Operation 49 'add' 'y' <Predicate = (!icmp_ln45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i23 %add_ln54_1 to i64" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 50 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %zext_ln54_1" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 51 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %zext_ln54_1" [yuv_filter.c:55->yuv_filter.c:12]   --->   Operation 52 'getelementptr' 'in_channels_ch2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %zext_ln54_1" [yuv_filter.c:56->yuv_filter.c:12]   --->   Operation 53 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 54 [4/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 54 'load' 'R' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 55 [4/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:55->yuv_filter.c:12]   --->   Operation 55 'load' 'G' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 56 [4/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:56->yuv_filter.c:12]   --->   Operation 56 'load' 'B' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 57 [3/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 57 'load' 'R' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 58 [3/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:55->yuv_filter.c:12]   --->   Operation 58 'load' 'G' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 59 [3/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:56->yuv_filter.c:12]   --->   Operation 59 'load' 'B' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 60 [2/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 60 'load' 'R' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 61 [2/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:55->yuv_filter.c:12]   --->   Operation 61 'load' 'G' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 62 [2/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:56->yuv_filter.c:12]   --->   Operation 62 'load' 'B' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 63 [1/4] (3.25ns)   --->   "%R = load i8* %in_channels_ch1_addr, align 1" [yuv_filter.c:54->yuv_filter.c:12]   --->   Operation 63 'load' 'R' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 64 [1/4] (3.25ns)   --->   "%G = load i8* %in_channels_ch2_addr, align 1" [yuv_filter.c:55->yuv_filter.c:12]   --->   Operation 64 'load' 'G' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 65 [1/4] (3.25ns)   --->   "%B = load i8* %in_channels_ch3_addr, align 1" [yuv_filter.c:56->yuv_filter.c:12]   --->   Operation 65 'load' 'B' <Predicate = (!icmp_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 7 <SV = 6> <Delay = 10.2>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %R to i15" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 66 'zext' 'zext_ln59' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i14 %shl_ln to i15" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 68 'zext' 'zext_ln57' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln57_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 69 'bitconcatenate' 'shl_ln57_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i9 %shl_ln57_1 to i10" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 70 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i8 %G to i13" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 71 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln57_2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 72 'bitconcatenate' 'shl_ln57_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i15 %shl_ln57_2 to i16" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 73 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i8 %B to i13" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 74 'zext' 'zext_ln57_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (3.36ns) (grouped into DSP with root node add_ln57_3)   --->   "%mul_ln57 = mul i13 25, %zext_ln57_5" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 75 'mul' 'mul_ln57' <Predicate = (!icmp_ln45)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln57 = add i10 128, %zext_ln57_1" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 76 'add' 'add_ln57' <Predicate = (!icmp_ln45)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i10 %add_ln57 to i15" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 77 'zext' 'zext_ln57_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.81ns)   --->   "%add_ln57_1 = add i15 %zext_ln57_6, %zext_ln57" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 78 'add' 'add_ln57_1' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i15 %add_ln57_1 to i16" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 79 'zext' 'zext_ln57_7' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_2 = add i16 %zext_ln57_4, %zext_ln57_7" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 80 'add' 'add_ln57_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln57_3 = add i13 %mul_ln57, %zext_ln57_3" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 81 'add' 'add_ln57_3' <Predicate = (!icmp_ln45)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i13 %add_ln57_3 to i16" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 82 'zext' 'zext_ln57_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln57_4 = add i16 %zext_ln57_8, %add_ln57_2" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 83 'add' 'add_ln57_4' <Predicate = (!icmp_ln45)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln57_4, i32 8, i32 15)" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (3.36ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 -38, %zext_ln59" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 85 'mul' 'mul_ln58' <Predicate = (!icmp_ln45)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 86 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i15 %shl_ln1 to i16" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 87 'zext' 'zext_ln58' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln58_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 88 'bitconcatenate' 'shl_ln58_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i12 %shl_ln58_1 to i13" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 89 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i12 %shl_ln58_1 to i16" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 90 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln58 = sub i16 %zext_ln58, %zext_ln58_2" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 91 'sub' 'sub_ln58' <Predicate = (!icmp_ln45)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln58 = add i15 128, %mul_ln58" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 92 'add' 'add_ln58' <Predicate = (!icmp_ln45)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i15 %add_ln58 to i16" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 93 'sext' 'sext_ln58' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln58_1 = add i16 %sub_ln58, %sext_ln58" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 94 'add' 'add_ln58_1' <Predicate = (!icmp_ln45)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (3.36ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 122, %zext_ln59" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 95 'mul' 'mul_ln59' <Predicate = (!icmp_ln45)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/1] (1.54ns)   --->   "%sub_ln59 = sub i13 0, %zext_ln58_1" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 96 'sub' 'sub_ln59' <Predicate = (!icmp_ln45)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i13 %sub_ln59 to i14" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 97 'sext' 'sext_ln59' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 98 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i9 %shl_ln2 to i14" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 99 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.67ns)   --->   "%sub_ln59_1 = sub i14 %sext_ln59, %zext_ln59_1" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 100 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i14 %sub_ln59_1 to i16" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 101 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln59 = add i15 128, %mul_ln59" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 102 'add' 'add_ln59' <Predicate = (!icmp_ln45)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i15 %add_ln59 to i16" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 103 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.94ns)   --->   "%add_ln59_1 = add i16 %zext_ln59_2, %sext_ln59_1" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 104 'add' 'add_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 11.0>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @RGB2YUV_LOOP_X_RGB2Y)"   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)"   --->   Operation 106 'speclooptripcount' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind" [yuv_filter.c:48->yuv_filter.c:12]   --->   Operation 107 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)" [yuv_filter.c:48->yuv_filter.c:12]   --->   Operation 108 'specregionbegin' 'tmp_3_i_i' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [yuv_filter.c:49->yuv_filter.c:12]   --->   Operation 109 'specpipeline' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i8 %G to i16" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 110 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.91ns)   --->   "%Y = add i8 16, %trunc_ln" [yuv_filter.c:57->yuv_filter.c:12]   --->   Operation 111 'add' 'Y' <Predicate = (!icmp_ln45)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (3.36ns) (grouped into DSP with root node add_ln58_2)   --->   "%mul_ln58_1 = mul i16 -74, %zext_ln57_2" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 112 'mul' 'mul_ln58_1' <Predicate = (!icmp_ln45)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln58_2 = add i16 %add_ln58_1, %mul_ln58_1" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 113 'add' 'add_ln58_2' <Predicate = (!icmp_ln45)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln58_2, i32 8, i32 15)" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 114 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.99ns)   --->   "%U = xor i8 %trunc_ln5, -128" [yuv_filter.c:58->yuv_filter.c:12]   --->   Operation 115 'xor' 'U' <Predicate = (!icmp_ln45)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (3.36ns) (grouped into DSP with root node add_ln59_2)   --->   "%mul_ln59_1 = mul i16 -94, %zext_ln57_2" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 116 'mul' 'mul_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln59_2 = add i16 %add_ln59_1, %mul_ln59_1" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 117 'add' 'add_ln59_2' <Predicate = (!icmp_ln45)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln59_2, i32 8, i32 15)" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 118 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.99ns)   --->   "%V = xor i8 %trunc_ln6, -128" [yuv_filter.c:59->yuv_filter.c:12]   --->   Operation 119 'xor' 'V' <Predicate = (!icmp_ln45)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch1, i8 %Y)" [yuv_filter.c:60->yuv_filter.c:12]   --->   Operation 120 'write' <Predicate = (!icmp_ln45)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 121 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch2, i8 %U)" [yuv_filter.c:61->yuv_filter.c:12]   --->   Operation 121 'write' <Predicate = (!icmp_ln45)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 122 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch3, i8 %V)" [yuv_filter.c:62->yuv_filter.c:12]   --->   Operation 122 'write' <Predicate = (!icmp_ln45)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_3_i_i)" [yuv_filter.c:63->yuv_filter.c:12]   --->   Operation 123 'specregionend' 'empty_79' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br label %0" [yuv_filter.c:48->yuv_filter.c:12]   --->   Operation 124 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "ret void" [yuv_filter.c:12]   --->   Operation 125 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ U_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 0000000000]
empty_72              (specinterface    ) [ 0000000000]
empty_73              (specinterface    ) [ 0000000000]
empty_74              (specinterface    ) [ 0000000000]
empty_75              (specinterface    ) [ 0000000000]
empty_76              (specinterface    ) [ 0000000000]
V_scale_read          (read             ) [ 0000000000]
U_scale_read          (read             ) [ 0000000000]
Y_scale_read          (read             ) [ 0000000000]
write_ln12            (write            ) [ 0000000000]
empty_77              (specinterface    ) [ 0000000000]
write_ln12            (write            ) [ 0000000000]
empty_78              (specinterface    ) [ 0000000000]
write_ln12            (write            ) [ 0000000000]
width                 (read             ) [ 0000000000]
height                (read             ) [ 0011111110]
write_ln41            (write            ) [ 0000000000]
write_ln42            (write            ) [ 0000000000]
cast                  (zext             ) [ 0000000000]
cast1                 (zext             ) [ 0000000000]
bound                 (mul              ) [ 0011111110]
br_ln45               (br               ) [ 0111111110]
indvar_flatten        (phi              ) [ 0010000000]
x_0_i_i               (phi              ) [ 0010000000]
y_0_i_i               (phi              ) [ 0010000000]
icmp_ln45             (icmp             ) [ 0011111110]
add_ln45              (add              ) [ 0111111110]
br_ln45               (br               ) [ 0000000000]
x                     (add              ) [ 0000000000]
icmp_ln48             (icmp             ) [ 0000000000]
select_ln54           (select           ) [ 0000000000]
select_ln54_1         (select           ) [ 0111111110]
trunc_ln54            (trunc            ) [ 0000000000]
zext_ln54_cast        (bitconcatenate   ) [ 0000000000]
trunc_ln54_1          (trunc            ) [ 0000000000]
zext_ln54_2_cast      (bitconcatenate   ) [ 0000000000]
add_ln54              (add              ) [ 0000000000]
zext_ln54             (zext             ) [ 0000000000]
add_ln54_1            (add              ) [ 0011000000]
y                     (add              ) [ 0111111110]
zext_ln54_1           (zext             ) [ 0000000000]
in_channels_ch1_addr  (getelementptr    ) [ 0010111000]
in_channels_ch2_addr  (getelementptr    ) [ 0010111000]
in_channels_ch3_addr  (getelementptr    ) [ 0010111000]
R                     (load             ) [ 0010000100]
G                     (load             ) [ 0010000110]
B                     (load             ) [ 0010000100]
zext_ln59             (zext             ) [ 0000000000]
shl_ln                (bitconcatenate   ) [ 0000000000]
zext_ln57             (zext             ) [ 0000000000]
shl_ln57_1            (bitconcatenate   ) [ 0000000000]
zext_ln57_1           (zext             ) [ 0000000000]
zext_ln57_3           (zext             ) [ 0000000000]
shl_ln57_2            (bitconcatenate   ) [ 0000000000]
zext_ln57_4           (zext             ) [ 0000000000]
zext_ln57_5           (zext             ) [ 0000000000]
mul_ln57              (mul              ) [ 0000000000]
add_ln57              (add              ) [ 0000000000]
zext_ln57_6           (zext             ) [ 0000000000]
add_ln57_1            (add              ) [ 0000000000]
zext_ln57_7           (zext             ) [ 0000000000]
add_ln57_2            (add              ) [ 0000000000]
add_ln57_3            (add              ) [ 0000000000]
zext_ln57_8           (zext             ) [ 0000000000]
add_ln57_4            (add              ) [ 0000000000]
trunc_ln              (partselect       ) [ 0010000010]
mul_ln58              (mul              ) [ 0000000000]
shl_ln1               (bitconcatenate   ) [ 0000000000]
zext_ln58             (zext             ) [ 0000000000]
shl_ln58_1            (bitconcatenate   ) [ 0000000000]
zext_ln58_1           (zext             ) [ 0000000000]
zext_ln58_2           (zext             ) [ 0000000000]
sub_ln58              (sub              ) [ 0000000000]
add_ln58              (add              ) [ 0000000000]
sext_ln58             (sext             ) [ 0000000000]
add_ln58_1            (add              ) [ 0010000010]
mul_ln59              (mul              ) [ 0000000000]
sub_ln59              (sub              ) [ 0000000000]
sext_ln59             (sext             ) [ 0000000000]
shl_ln2               (bitconcatenate   ) [ 0000000000]
zext_ln59_1           (zext             ) [ 0000000000]
sub_ln59_1            (sub              ) [ 0000000000]
sext_ln59_1           (sext             ) [ 0000000000]
add_ln59              (add              ) [ 0000000000]
zext_ln59_2           (zext             ) [ 0000000000]
add_ln59_1            (add              ) [ 0010000010]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specloopname_ln48     (specloopname     ) [ 0000000000]
tmp_3_i_i             (specregionbegin  ) [ 0000000000]
specpipeline_ln49     (specpipeline     ) [ 0000000000]
zext_ln57_2           (zext             ) [ 0000000000]
Y                     (add              ) [ 0000000000]
mul_ln58_1            (mul              ) [ 0000000000]
add_ln58_2            (add              ) [ 0000000000]
trunc_ln5             (partselect       ) [ 0000000000]
U                     (xor              ) [ 0000000000]
mul_ln59_1            (mul              ) [ 0000000000]
add_ln59_2            (add              ) [ 0000000000]
trunc_ln6             (partselect       ) [ 0000000000]
V                     (xor              ) [ 0000000000]
write_ln60            (write            ) [ 0000000000]
write_ln61            (write            ) [ 0000000000]
write_ln62            (write            ) [ 0000000000]
empty_79              (specregionend    ) [ 0000000000]
br_ln48               (br               ) [ 0111111110]
ret_ln12              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Y_scale_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="U_scale_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="V_scale_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RGB2YUV_LOOP_X_RGB2Y"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="V_scale_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="U_scale_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Y_scale_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln12_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln12_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln12_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="width_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="height_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln41_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln42_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln60_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln61_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln62_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="in_channels_ch1_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="23" slack="0"/>
<pin id="231" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="in_channels_ch2_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="23" slack="0"/>
<pin id="238" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="in_channels_ch3_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="23" slack="0"/>
<pin id="245" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="22" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="22" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="indvar_flatten_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_flatten_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="x_0_i_i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="x_0_i_i_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="16" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i_i/2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="y_0_i_i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="y_0_i_i_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="16" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_i_i/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="cast1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln45_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln45_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="x_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln48_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="1"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln54_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="0" index="2" bw="16" slack="0"/>
<pin id="333" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln54_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="0"/>
<pin id="340" dir="0" index="2" bw="16" slack="0"/>
<pin id="341" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln54_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln54_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="23" slack="0"/>
<pin id="351" dir="0" index="1" bw="13" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln54_cast/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln54_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln54_2_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="23" slack="0"/>
<pin id="363" dir="0" index="1" bw="15" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln54_2_cast/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln54_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="23" slack="0"/>
<pin id="371" dir="0" index="1" bw="23" slack="0"/>
<pin id="372" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln54_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln54_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="23" slack="0"/>
<pin id="382" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="y_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln54_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="23" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln59_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="1"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln57_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="0"/>
<pin id="409" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln57_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="1"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_1/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln57_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln57_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="shl_ln57_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="15" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="1"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_2/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln57_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln57_5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_5/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln57_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="9" slack="0"/>
<pin id="442" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln57_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_6/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln57_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="14" slack="0"/>
<pin id="452" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln57_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="15" slack="0"/>
<pin id="457" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_7/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln57_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="0"/>
<pin id="461" dir="0" index="1" bw="15" slack="0"/>
<pin id="462" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln57_8_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="13" slack="0"/>
<pin id="467" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_8/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln57_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="13" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_4/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="0" index="3" bw="5" slack="0"/>
<pin id="479" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="1"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln58_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="0"/>
<pin id="493" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shl_ln58_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="1"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln58_1/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln58_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="0"/>
<pin id="504" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln58_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="0"/>
<pin id="508" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln58_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="15" slack="0"/>
<pin id="512" dir="0" index="1" bw="12" slack="0"/>
<pin id="513" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln58_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="15" slack="0"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln58_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="0" index="1" bw="15" slack="0"/>
<pin id="522" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub_ln59_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="12" slack="0"/>
<pin id="528" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sext_ln59_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="13" slack="0"/>
<pin id="533" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="shl_ln2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="1"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln59_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sub_ln59_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="13" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="0"/>
<pin id="549" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_1/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln59_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="0"/>
<pin id="554" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_1/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln59_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="0"/>
<pin id="558" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_2/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln59_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="0"/>
<pin id="561" dir="0" index="1" bw="14" slack="0"/>
<pin id="562" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln57_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="2"/>
<pin id="567" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="Y_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="1"/>
<pin id="571" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln5_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="0"/>
<pin id="577" dir="0" index="2" bw="5" slack="0"/>
<pin id="578" dir="0" index="3" bw="5" slack="0"/>
<pin id="579" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="U_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln6_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="0" index="3" bw="5" slack="0"/>
<pin id="595" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="V_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/8 "/>
</bind>
</comp>

<comp id="606" class="1007" name="bound_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="0" index="1" bw="16" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="612" class="1007" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="0"/>
<pin id="616" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln57/7 add_ln57_3/7 "/>
</bind>
</comp>

<comp id="621" class="1007" name="grp_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="15" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="0" index="2" bw="15" slack="0"/>
<pin id="625" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln58/7 add_ln58/7 "/>
</bind>
</comp>

<comp id="630" class="1007" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="15" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="0" index="2" bw="15" slack="0"/>
<pin id="634" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln59/7 add_ln59/7 "/>
</bind>
</comp>

<comp id="639" class="1007" name="grp_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="643" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln58_1/8 add_ln58_2/8 "/>
</bind>
</comp>

<comp id="647" class="1007" name="grp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="651" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln59_1/8 add_ln59_2/8 "/>
</bind>
</comp>

<comp id="655" class="1005" name="height_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="1"/>
<pin id="657" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="660" class="1005" name="bound_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="665" class="1005" name="icmp_ln45_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln45_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="674" class="1005" name="select_ln54_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="0"/>
<pin id="676" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="select_ln54_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln54_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="23" slack="1"/>
<pin id="681" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="y_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="689" class="1005" name="in_channels_ch1_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="22" slack="1"/>
<pin id="691" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="in_channels_ch2_addr_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="22" slack="1"/>
<pin id="696" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="699" class="1005" name="in_channels_ch3_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="22" slack="1"/>
<pin id="701" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="R_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="711" class="1005" name="G_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="1"/>
<pin id="713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="718" class="1005" name="B_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="1"/>
<pin id="720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="726" class="1005" name="trunc_ln_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln58_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="1"/>
<pin id="733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln58_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="add_ln59_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="148" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="142" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="136" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="178" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="184" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="132" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="132" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="132" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="68" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="227" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="234" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="241" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="178" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="184" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="270" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="270" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="281" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="292" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="292" pin="4"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="324" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="318" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="281" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="337" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="349" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="361" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="329" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="369" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="329" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="405"><net_src comp="70" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="72" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="400" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="74" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="80" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="418" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="407" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="432" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="459" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="86" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="88" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="90" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="489"><net_src comp="78" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="80" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="494"><net_src comp="484" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="495" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="491" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="523"><net_src comp="510" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="102" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="502" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="74" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="76" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="545"><net_src comp="535" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="531" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="552" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="572"><net_src comp="124" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="568" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="580"><net_src comp="86" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="88" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="582"><net_src comp="90" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="587"><net_src comp="574" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="128" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="583" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="596"><net_src comp="86" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="88" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="90" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="603"><net_src comp="590" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="128" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="605"><net_src comp="599" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="610"><net_src comp="303" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="299" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="82" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="436" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="422" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="620"><net_src comp="612" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="626"><net_src comp="92" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="397" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="98" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="629"><net_src comp="621" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="397" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="98" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="638"><net_src comp="630" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="644"><net_src comp="126" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="565" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="639" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="652"><net_src comp="130" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="565" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="647" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="658"><net_src comp="184" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="663"><net_src comp="606" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="668"><net_src comp="307" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="312" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="677"><net_src comp="337" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="682"><net_src comp="379" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="687"><net_src comp="385" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="692"><net_src comp="227" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="697"><net_src comp="234" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="702"><net_src comp="241" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="707"><net_src comp="248" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="714"><net_src comp="254" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="721"><net_src comp="260" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="729"><net_src comp="474" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="734"><net_src comp="519" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="739"><net_src comp="559" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="647" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_channels_ch1 | {}
	Port: in_channels_ch2 | {}
	Port: in_channels_ch3 | {}
	Port: in_width | {}
	Port: in_height | {}
	Port: out_channels_ch1 | {8 }
	Port: out_channels_ch2 | {8 }
	Port: out_channels_ch3 | {8 }
	Port: out_width | {1 }
	Port: out_height | {1 }
	Port: Y_scale_out | {1 }
	Port: U_scale_out | {1 }
	Port: V_scale_out | {1 }
 - Input state : 
	Port: rgb2yuv11 : in_channels_ch1 | {3 4 5 6 }
	Port: rgb2yuv11 : in_channels_ch2 | {3 4 5 6 }
	Port: rgb2yuv11 : in_channels_ch3 | {3 4 5 6 }
	Port: rgb2yuv11 : in_width | {1 }
	Port: rgb2yuv11 : in_height | {1 }
	Port: rgb2yuv11 : Y_scale | {1 }
	Port: rgb2yuv11 : U_scale | {1 }
	Port: rgb2yuv11 : V_scale | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		icmp_ln45 : 1
		add_ln45 : 1
		br_ln45 : 2
		x : 1
		icmp_ln48 : 1
		select_ln54 : 2
		select_ln54_1 : 2
		trunc_ln54 : 3
		zext_ln54_cast : 4
		trunc_ln54_1 : 3
		zext_ln54_2_cast : 4
		add_ln54 : 5
		zext_ln54 : 3
		add_ln54_1 : 6
		y : 3
	State 3
		in_channels_ch1_addr : 1
		in_channels_ch2_addr : 1
		in_channels_ch3_addr : 1
		R : 2
		G : 2
		B : 2
	State 4
	State 5
	State 6
	State 7
		zext_ln57 : 1
		zext_ln57_1 : 1
		zext_ln57_4 : 1
		mul_ln57 : 1
		add_ln57 : 2
		zext_ln57_6 : 3
		add_ln57_1 : 4
		zext_ln57_7 : 5
		add_ln57_2 : 6
		add_ln57_3 : 2
		zext_ln57_8 : 3
		add_ln57_4 : 7
		trunc_ln : 8
		mul_ln58 : 1
		zext_ln58 : 1
		zext_ln58_1 : 1
		zext_ln58_2 : 1
		sub_ln58 : 2
		add_ln58 : 2
		sext_ln58 : 3
		add_ln58_1 : 4
		mul_ln59 : 1
		sub_ln59 : 2
		sext_ln59 : 3
		zext_ln59_1 : 1
		sub_ln59_1 : 4
		sext_ln59_1 : 5
		add_ln59 : 2
		zext_ln59_2 : 3
		add_ln59_1 : 6
	State 8
		mul_ln58_1 : 1
		add_ln58_2 : 2
		trunc_ln5 : 3
		U : 4
		mul_ln59_1 : 1
		add_ln59_2 : 2
		trunc_ln6 : 3
		V : 4
		write_ln60 : 1
		write_ln61 : 4
		write_ln62 : 4
		empty_79 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln45_fu_312     |    0    |    0    |    39   |
|          |         x_fu_318         |    0    |    0    |    23   |
|          |      add_ln54_fu_369     |    0    |    0    |    23   |
|          |     add_ln54_1_fu_379    |    0    |    0    |    23   |
|          |         y_fu_385         |    0    |    0    |    23   |
|    add   |      add_ln57_fu_439     |    0    |    0    |    15   |
|          |     add_ln57_1_fu_449    |    0    |    0    |    19   |
|          |     add_ln57_2_fu_459    |    0    |    0    |    23   |
|          |     add_ln57_4_fu_468    |    0    |    0    |    23   |
|          |     add_ln58_1_fu_519    |    0    |    0    |    23   |
|          |     add_ln59_1_fu_559    |    0    |    0    |    21   |
|          |         Y_fu_568         |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |      sub_ln58_fu_510     |    0    |    0    |    23   |
|    sub   |      sub_ln59_fu_525     |    0    |    0    |    12   |
|          |     sub_ln59_1_fu_546    |    0    |    0    |    17   |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln54_fu_329    |    0    |    0    |    16   |
|          |   select_ln54_1_fu_337   |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln45_fu_307     |    0    |    0    |    18   |
|          |     icmp_ln48_fu_324     |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|    xor   |         U_fu_583         |    0    |    0    |    8    |
|          |         V_fu_599         |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_612        |    1    |    0    |    0    |
|          |        grp_fu_621        |    1    |    0    |    0    |
|  muladd  |        grp_fu_630        |    1    |    0    |    0    |
|          |        grp_fu_639        |    1    |    0    |    0    |
|          |        grp_fu_647        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    mul   |       bound_fu_606       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | V_scale_read_read_fu_136 |    0    |    0    |    0    |
|          | U_scale_read_read_fu_142 |    0    |    0    |    0    |
|   read   | Y_scale_read_read_fu_148 |    0    |    0    |    0    |
|          |     width_read_fu_178    |    0    |    0    |    0    |
|          |    height_read_fu_184    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  write_ln12_write_fu_154 |    0    |    0    |    0    |
|          |  write_ln12_write_fu_162 |    0    |    0    |    0    |
|          |  write_ln12_write_fu_170 |    0    |    0    |    0    |
|   write  |  write_ln41_write_fu_190 |    0    |    0    |    0    |
|          |  write_ln42_write_fu_198 |    0    |    0    |    0    |
|          |  write_ln60_write_fu_206 |    0    |    0    |    0    |
|          |  write_ln61_write_fu_213 |    0    |    0    |    0    |
|          |  write_ln62_write_fu_220 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_299       |    0    |    0    |    0    |
|          |       cast1_fu_303       |    0    |    0    |    0    |
|          |     zext_ln54_fu_375     |    0    |    0    |    0    |
|          |    zext_ln54_1_fu_391    |    0    |    0    |    0    |
|          |     zext_ln59_fu_397     |    0    |    0    |    0    |
|          |     zext_ln57_fu_407     |    0    |    0    |    0    |
|          |    zext_ln57_1_fu_418    |    0    |    0    |    0    |
|          |    zext_ln57_3_fu_422    |    0    |    0    |    0    |
|          |    zext_ln57_4_fu_432    |    0    |    0    |    0    |
|   zext   |    zext_ln57_5_fu_436    |    0    |    0    |    0    |
|          |    zext_ln57_6_fu_445    |    0    |    0    |    0    |
|          |    zext_ln57_7_fu_455    |    0    |    0    |    0    |
|          |    zext_ln57_8_fu_465    |    0    |    0    |    0    |
|          |     zext_ln58_fu_491     |    0    |    0    |    0    |
|          |    zext_ln58_1_fu_502    |    0    |    0    |    0    |
|          |    zext_ln58_2_fu_506    |    0    |    0    |    0    |
|          |    zext_ln59_1_fu_542    |    0    |    0    |    0    |
|          |    zext_ln59_2_fu_556    |    0    |    0    |    0    |
|          |    zext_ln57_2_fu_565    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     trunc_ln54_fu_345    |    0    |    0    |    0    |
|          |    trunc_ln54_1_fu_357   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   zext_ln54_cast_fu_349  |    0    |    0    |    0    |
|          |  zext_ln54_2_cast_fu_361 |    0    |    0    |    0    |
|          |       shl_ln_fu_400      |    0    |    0    |    0    |
|bitconcatenate|     shl_ln57_1_fu_411    |    0    |    0    |    0    |
|          |     shl_ln57_2_fu_425    |    0    |    0    |    0    |
|          |      shl_ln1_fu_484      |    0    |    0    |    0    |
|          |     shl_ln58_1_fu_495    |    0    |    0    |    0    |
|          |      shl_ln2_fu_535      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      trunc_ln_fu_474     |    0    |    0    |    0    |
|partselect|     trunc_ln5_fu_574     |    0    |    0    |    0    |
|          |     trunc_ln6_fu_590     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln58_fu_516     |    0    |    0    |    0    |
|   sext   |     sext_ln59_fu_531     |    0    |    0    |    0    |
|          |    sext_ln59_1_fu_552    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    6    |    0    |   401   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_718         |    8   |
|          G_reg_711         |    8   |
|          R_reg_704         |    8   |
|      add_ln45_reg_669      |   32   |
|     add_ln54_1_reg_679     |   23   |
|     add_ln58_1_reg_731     |   16   |
|     add_ln59_1_reg_736     |   16   |
|        bound_reg_660       |   32   |
|       height_reg_655       |   16   |
|      icmp_ln45_reg_665     |    1   |
|in_channels_ch1_addr_reg_689|   22   |
|in_channels_ch2_addr_reg_694|   22   |
|in_channels_ch3_addr_reg_699|   22   |
|   indvar_flatten_reg_266   |   32   |
|    select_ln54_1_reg_674   |   16   |
|      trunc_ln_reg_726      |    8   |
|       x_0_i_i_reg_277      |   16   |
|       y_0_i_i_reg_288      |   16   |
|          y_reg_684         |   16   |
+----------------------------+--------+
|            Total           |   330  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_248 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_254 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_260 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_639    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_647    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   196  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   401  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    8   |   330  |   446  |
+-----------+--------+--------+--------+--------+
