
motorCONTROL_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000a6b0  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000ab20  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000580  20000008  6000ab28  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000002e0  20000588  6000b0a8  00018588  2**2
                  ALLOC
  5 .comment      00000204  00000000  00000000  00018588  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000001f8  00000000  00000000  0001878c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001917  00000000  00000000  00018984  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c5df  00000000  00000000  0001a29b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000016ea  00000000  00000000  0002687a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003862  00000000  00000000  00027f64  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001f7c  00000000  00000000  0002b7c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000042dd  00000000  00000000  0002d744  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002bd4  00000000  00000000  00031a21  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00048f7b  00000000  00000000  000345f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0007d570  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000140  00000000  00000000  0007d595  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:

/* *
 * for testing
 * print pixy data
 * */
void pixy_print(union pixy_data_union *p){
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
	printf("\n\r\n\r");
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
	printf("id: %" PRIu16"\n\r", p[0].o.id);
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
	printf("x: %" PRIu16"\n\r", p[0].o.x);
  2c:	00000313 	.word	0x00000313
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
	printf("y: %" PRIu16"\n\r", p[0].o.y);
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
	printf("width: %" PRIu16"\n\r", p[0].o.width);
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
	printf("height: %" PRIu16"\n\r", p[0].o.height);
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00001c39 	.word	0x00001c39
  6c:	00001c69 	.word	0x00001c69
}
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	000028c1 	.word	0x000028c1
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	000028f1 	.word	0x000028f1
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00001519 	.word	0x00001519
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	00003c05 	.word	0x00003c05
 21c:	00003c25 	.word	0x00003c25
 220:	00003c45 	.word	0x00003c45
 224:	00003c65 	.word	0x00003c65
 228:	00003c85 	.word	0x00003c85
 22c:	00003ca5 	.word	0x00003ca5
 230:	00003cc5 	.word	0x00003cc5
 234:	00003ce5 	.word	0x00003ce5
 238:	00003d05 	.word	0x00003d05
 23c:	00003d25 	.word	0x00003d25
 240:	00003d45 	.word	0x00003d45
 244:	00003d65 	.word	0x00003d65
 248:	00003d85 	.word	0x00003d85
 24c:	00003da5 	.word	0x00003da5
 250:	00003dc5 	.word	0x00003dc5
 254:	00003de5 	.word	0x00003de5
 258:	00003e05 	.word	0x00003e05
 25c:	00003e25 	.word	0x00003e25
 260:	00003e45 	.word	0x00003e45
 264:	00003e65 	.word	0x00003e65
 268:	00003e85 	.word	0x00003e85
 26c:	00003ea5 	.word	0x00003ea5
 270:	00003ec5 	.word	0x00003ec5
 274:	00003ee5 	.word	0x00003ee5
 278:	00003f05 	.word	0x00003f05
 27c:	00003f25 	.word	0x00003f25
 280:	00003f45 	.word	0x00003f45
 284:	00003f65 	.word	0x00003f65
 288:	00003f85 	.word	0x00003f85
 28c:	00003fa5 	.word	0x00003fa5
 290:	00003fc5 	.word	0x00003fc5
 294:	00003fe5 	.word	0x00003fe5

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	0000348d 	.word	0x0000348d
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6000ab28 	.word	0x6000ab28
 454:	20000008 	.word	0x20000008
 458:	20000588 	.word	0x20000588
 45c:	00000000 	.word	0x00000000
 460:	20000588 	.word	0x20000588
 464:	20000868 	.word	0x20000868
 468:	00004a11 	.word	0x00004a11
 46c:	00000f51 	.word	0x00000f51

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5388 	movw	r3, #1416	; 0x588
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <init_ir_control>:
 *      Author: baldeeb
 */

#include "IRcontrol.h"

void init_ir_control(void){
     4a0:	b580      	push	{r7, lr}
     4a2:	b082      	sub	sp, #8
     4a4:	af00      	add	r7, sp, #0
	int i;

	ACE_init();
     4a6:	f002 ff99 	bl	33dc <ACE_init>

	/* DAC initialization */
	ACE_configure_sdd(
     4aa:	f04f 0001 	mov.w	r0, #1
     4ae:	f04f 0100 	mov.w	r1, #0
     4b2:	f04f 0200 	mov.w	r2, #0
     4b6:	f04f 0300 	mov.w	r3, #0
     4ba:	f002 fccf 	bl	2e5c <ACE_configure_sdd>
		SDD1_OUT,
		SDD_8_BITS,
		SDD_VOLTAGE_MODE | SDD_RETURN_TO_ZERO,
		INDIVIDUAL_UPDATE
	);
	ACE_enable_sdd(SDD1_OUT);
     4be:	f04f 0001 	mov.w	r0, #1
     4c2:	f002 fd2d 	bl	2f20 <ACE_enable_sdd>

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
     4c6:	f24a 6044 	movw	r0, #42564	; 0xa644
     4ca:	f2c0 0000 	movt	r0, #0
     4ce:	f002 ff65 	bl	339c <ACE_get_channel_handle>
     4d2:	4603      	mov	r3, r0
     4d4:	461a      	mov	r2, r3
     4d6:	f240 631c 	movw	r3, #1564	; 0x61c
     4da:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4de:	701a      	strb	r2, [r3, #0]
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");
     4e0:	f24a 6058 	movw	r0, #42584	; 0xa658
     4e4:	f2c0 0000 	movt	r0, #0
     4e8:	f002 ff58 	bl	339c <ACE_get_channel_handle>
     4ec:	4603      	mov	r3, r0
     4ee:	461a      	mov	r2, r3
     4f0:	f240 6348 	movw	r3, #1608	; 0x648
     4f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f8:	701a      	strb	r2, [r3, #0]

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
     4fa:	f04f 0300 	mov.w	r3, #0
     4fe:	607b      	str	r3, [r7, #4]
     500:	e015      	b.n	52e <init_ir_control+0x8e>
    	ir_front_samples[i] = 0;
     502:	687a      	ldr	r2, [r7, #4]
     504:	f240 6358 	movw	r3, #1624	; 0x658
     508:	f2c2 0300 	movt	r3, #8192	; 0x2000
     50c:	f04f 0100 	mov.w	r1, #0
     510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    	ir_back_samples[i] = 0;
     514:	687a      	ldr	r2, [r7, #4]
     516:	f240 6320 	movw	r3, #1568	; 0x620
     51a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     51e:	f04f 0100 	mov.w	r1, #0
     522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* handler for ADC channel */
    adc_handler_f = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    adc_handler_b = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_1");

    for(i = 0; i < IR_SAMPLE_COUNT; i++){
     526:	687b      	ldr	r3, [r7, #4]
     528:	f103 0301 	add.w	r3, r3, #1
     52c:	607b      	str	r3, [r7, #4]
     52e:	687b      	ldr	r3, [r7, #4]
     530:	2b09      	cmp	r3, #9
     532:	dde6      	ble.n	502 <init_ir_control+0x62>
    	ir_front_samples[i] = 0;
    	ir_back_samples[i] = 0;
    }
    sample_index = 0;
     534:	f240 6310 	movw	r3, #1552	; 0x610
     538:	f2c2 0300 	movt	r3, #8192	; 0x2000
     53c:	f04f 0200 	mov.w	r2, #0
     540:	601a      	str	r2, [r3, #0]
}
     542:	f107 0708 	add.w	r7, r7, #8
     546:	46bd      	mov	sp, r7
     548:	bd80      	pop	{r7, pc}
     54a:	bf00      	nop

0000054c <ir_process_data>:

//update ir_samples and average result
void ir_process_data( void ){
     54c:	b580      	push	{r7, lr}
     54e:	b084      	sub	sp, #16
     550:	af00      	add	r7, sp, #0

	int i;
	int temp_f, temp_b;
    uint16_t adc_data_f = 0;
     552:	f04f 0300 	mov.w	r3, #0
     556:	81bb      	strh	r3, [r7, #12]
    uint16_t adc_data_b = 0;
     558:	f04f 0300 	mov.w	r3, #0
     55c:	81fb      	strh	r3, [r7, #14]

	adc_data_f = ACE_get_ppe_sample(adc_handler_f) / IR_DIVIDER;
     55e:	f240 631c 	movw	r3, #1564	; 0x61c
     562:	f2c2 0300 	movt	r3, #8192	; 0x2000
     566:	781b      	ldrb	r3, [r3, #0]
     568:	4618      	mov	r0, r3
     56a:	f002 ff01 	bl	3370 <ACE_get_ppe_sample>
     56e:	4603      	mov	r3, r0
     570:	461a      	mov	r2, r3
     572:	f248 531f 	movw	r3, #34079	; 0x851f
     576:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
     57a:	fba3 1302 	umull	r1, r3, r3, r2
     57e:	ea4f 1353 	mov.w	r3, r3, lsr #5
     582:	81bb      	strh	r3, [r7, #12]
	adc_data_b = ACE_get_ppe_sample(adc_handler_b) / IR_DIVIDER;
     584:	f240 6348 	movw	r3, #1608	; 0x648
     588:	f2c2 0300 	movt	r3, #8192	; 0x2000
     58c:	781b      	ldrb	r3, [r3, #0]
     58e:	4618      	mov	r0, r3
     590:	f002 feee 	bl	3370 <ACE_get_ppe_sample>
     594:	4603      	mov	r3, r0
     596:	461a      	mov	r2, r3
     598:	f248 531f 	movw	r3, #34079	; 0x851f
     59c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
     5a0:	fba3 1302 	umull	r1, r3, r3, r2
     5a4:	ea4f 1353 	mov.w	r3, r3, lsr #5
     5a8:	81fb      	strh	r3, [r7, #14]

//	printf("adc_data_f: %i\r\n", adc_data_f);
//	printf("adc_data_b: %i\r\n\n", adc_data_b);

	ir_front_sum -= ir_front_samples[sample_index];
     5aa:	f240 6318 	movw	r3, #1560	; 0x618
     5ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5b2:	681a      	ldr	r2, [r3, #0]
     5b4:	f240 6310 	movw	r3, #1552	; 0x610
     5b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5bc:	6819      	ldr	r1, [r3, #0]
     5be:	f240 6358 	movw	r3, #1624	; 0x658
     5c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
     5ca:	ebc3 0202 	rsb	r2, r3, r2
     5ce:	f240 6318 	movw	r3, #1560	; 0x618
     5d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5d6:	601a      	str	r2, [r3, #0]
	ir_back_sum -= ir_back_samples[sample_index];
     5d8:	f240 6380 	movw	r3, #1664	; 0x680
     5dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5e0:	681a      	ldr	r2, [r3, #0]
     5e2:	f240 6310 	movw	r3, #1552	; 0x610
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	6819      	ldr	r1, [r3, #0]
     5ec:	f240 6320 	movw	r3, #1568	; 0x620
     5f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
     5f8:	ebc3 0202 	rsb	r2, r3, r2
     5fc:	f240 6380 	movw	r3, #1664	; 0x680
     600:	f2c2 0300 	movt	r3, #8192	; 0x2000
     604:	601a      	str	r2, [r3, #0]

	ir_front_samples[sample_index] = adc_data_f;
     606:	f240 6310 	movw	r3, #1552	; 0x610
     60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     60e:	681a      	ldr	r2, [r3, #0]
     610:	89b9      	ldrh	r1, [r7, #12]
     612:	f240 6358 	movw	r3, #1624	; 0x658
     616:	f2c2 0300 	movt	r3, #8192	; 0x2000
     61a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	ir_back_samples[sample_index] = adc_data_b;
     61e:	f240 6310 	movw	r3, #1552	; 0x610
     622:	f2c2 0300 	movt	r3, #8192	; 0x2000
     626:	681a      	ldr	r2, [r3, #0]
     628:	89f9      	ldrh	r1, [r7, #14]
     62a:	f240 6320 	movw	r3, #1568	; 0x620
     62e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     632:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	ir_front_sum += ir_front_samples[sample_index];
     636:	f240 6310 	movw	r3, #1552	; 0x610
     63a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     63e:	681a      	ldr	r2, [r3, #0]
     640:	f240 6358 	movw	r3, #1624	; 0x658
     644:	f2c2 0300 	movt	r3, #8192	; 0x2000
     648:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
     64c:	f240 6318 	movw	r3, #1560	; 0x618
     650:	f2c2 0300 	movt	r3, #8192	; 0x2000
     654:	681b      	ldr	r3, [r3, #0]
     656:	441a      	add	r2, r3
     658:	f240 6318 	movw	r3, #1560	; 0x618
     65c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     660:	601a      	str	r2, [r3, #0]
	ir_back_sum += ir_back_samples[sample_index];
     662:	f240 6310 	movw	r3, #1552	; 0x610
     666:	f2c2 0300 	movt	r3, #8192	; 0x2000
     66a:	681a      	ldr	r2, [r3, #0]
     66c:	f240 6320 	movw	r3, #1568	; 0x620
     670:	f2c2 0300 	movt	r3, #8192	; 0x2000
     674:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
     678:	f240 6380 	movw	r3, #1664	; 0x680
     67c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     680:	681b      	ldr	r3, [r3, #0]
     682:	441a      	add	r2, r3
     684:	f240 6380 	movw	r3, #1664	; 0x680
     688:	f2c2 0300 	movt	r3, #8192	; 0x2000
     68c:	601a      	str	r2, [r3, #0]
	++sample_index;
     68e:	f240 6310 	movw	r3, #1552	; 0x610
     692:	f2c2 0300 	movt	r3, #8192	; 0x2000
     696:	681b      	ldr	r3, [r3, #0]
     698:	f103 0201 	add.w	r2, r3, #1
     69c:	f240 6310 	movw	r3, #1552	; 0x610
     6a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a4:	601a      	str	r2, [r3, #0]
	if(sample_index == IR_SAMPLE_COUNT)
     6a6:	f240 6310 	movw	r3, #1552	; 0x610
     6aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6ae:	681b      	ldr	r3, [r3, #0]
     6b0:	2b0a      	cmp	r3, #10
     6b2:	d106      	bne.n	6c2 <ir_process_data+0x176>
	{
		sample_index = 0;
     6b4:	f240 6310 	movw	r3, #1552	; 0x610
     6b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6bc:	f04f 0200 	mov.w	r2, #0
     6c0:	601a      	str	r2, [r3, #0]
	}

	ir_front_ave = ir_front_sum / IR_SAMPLE_COUNT;
     6c2:	f240 6318 	movw	r3, #1560	; 0x618
     6c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6ca:	681a      	ldr	r2, [r3, #0]
     6cc:	f246 6367 	movw	r3, #26215	; 0x6667
     6d0:	f2c6 6366 	movt	r3, #26214	; 0x6666
     6d4:	fb83 1302 	smull	r1, r3, r3, r2
     6d8:	ea4f 01a3 	mov.w	r1, r3, asr #2
     6dc:	ea4f 73e2 	mov.w	r3, r2, asr #31
     6e0:	ebc3 0201 	rsb	r2, r3, r1
     6e4:	f240 53f8 	movw	r3, #1528	; 0x5f8
     6e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6ec:	601a      	str	r2, [r3, #0]
	ir_back_ave = ir_back_sum / IR_SAMPLE_COUNT;
     6ee:	f240 6380 	movw	r3, #1664	; 0x680
     6f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6f6:	681a      	ldr	r2, [r3, #0]
     6f8:	f246 6367 	movw	r3, #26215	; 0x6667
     6fc:	f2c6 6366 	movt	r3, #26214	; 0x6666
     700:	fb83 1302 	smull	r1, r3, r3, r2
     704:	ea4f 01a3 	mov.w	r1, r3, asr #2
     708:	ea4f 73e2 	mov.w	r3, r2, asr #31
     70c:	ebc3 0201 	rsb	r2, r3, r1
     710:	f240 6314 	movw	r3, #1556	; 0x614
     714:	f2c2 0300 	movt	r3, #8192	; 0x2000
     718:	601a      	str	r2, [r3, #0]



//	printf("adc_data_f: %i\r\n", ir_front_ave);
//	printf("adc_data_b: %i\r\n\n", ir_back_ave);
}
     71a:	f107 0710 	add.w	r7, r7, #16
     71e:	46bd      	mov	sp, r7
     720:	bd80      	pop	{r7, pc}
     722:	bf00      	nop

00000724 <ir_read>:


//check IR sensor and test if the master bot is turing. Find the turning direction and difference in the reading of 2 IR_sensors
int ir_read(int * dir)
{
     724:	b580      	push	{r7, lr}
     726:	b084      	sub	sp, #16
     728:	af00      	add	r7, sp, #0
     72a:	6078      	str	r0, [r7, #4]
	ir_process_data();
     72c:	f7ff ff0e 	bl	54c <ir_process_data>
	int temp_error;
	if(ir_front_ave < IR_LOWER_LIMIT || ir_back_ave < IR_LOWER_LIMIT){
     730:	f240 53f8 	movw	r3, #1528	; 0x5f8
     734:	f2c2 0300 	movt	r3, #8192	; 0x2000
     738:	681b      	ldr	r3, [r3, #0]
     73a:	2b0e      	cmp	r3, #14
     73c:	dd06      	ble.n	74c <ir_read+0x28>
     73e:	f240 6314 	movw	r3, #1556	; 0x614
     742:	f2c2 0300 	movt	r3, #8192	; 0x2000
     746:	681b      	ldr	r3, [r3, #0]
     748:	2b0e      	cmp	r3, #14
     74a:	dc06      	bgt.n	75a <ir_read+0x36>
		*dir = 0;
     74c:	687b      	ldr	r3, [r7, #4]
     74e:	f04f 0200 	mov.w	r2, #0
     752:	601a      	str	r2, [r3, #0]
	    return 0;
     754:	f04f 0300 	mov.w	r3, #0
     758:	e127      	b.n	9aa <ir_read+0x286>
	}

	//turning right, dir = 2
	if((ir_front_ave > ir_back_ave) && ((ir_front_ave - ir_back_ave) > IR_TOLERANCE))
     75a:	f240 53f8 	movw	r3, #1528	; 0x5f8
     75e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     762:	681a      	ldr	r2, [r3, #0]
     764:	f240 6314 	movw	r3, #1556	; 0x614
     768:	f2c2 0300 	movt	r3, #8192	; 0x2000
     76c:	681b      	ldr	r3, [r3, #0]
     76e:	429a      	cmp	r2, r3
     770:	f340 8084 	ble.w	87c <ir_read+0x158>
     774:	f240 53f8 	movw	r3, #1528	; 0x5f8
     778:	f2c2 0300 	movt	r3, #8192	; 0x2000
     77c:	681a      	ldr	r2, [r3, #0]
     77e:	f240 6314 	movw	r3, #1556	; 0x614
     782:	f2c2 0300 	movt	r3, #8192	; 0x2000
     786:	681b      	ldr	r3, [r3, #0]
     788:	ebc3 0302 	rsb	r3, r3, r2
     78c:	2b02      	cmp	r3, #2
     78e:	dd75      	ble.n	87c <ir_read+0x158>
	{
		*dir = 2;
     790:	687b      	ldr	r3, [r7, #4]
     792:	f04f 0202 	mov.w	r2, #2
     796:	601a      	str	r2, [r3, #0]
		temp_error = ir_front_ave - ir_back_ave;
     798:	f240 53f8 	movw	r3, #1528	; 0x5f8
     79c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7a0:	681a      	ldr	r2, [r3, #0]
     7a2:	f240 6314 	movw	r3, #1556	; 0x614
     7a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7aa:	681b      	ldr	r3, [r3, #0]
     7ac:	ebc3 0302 	rsb	r3, r3, r2
     7b0:	60fb      	str	r3, [r7, #12]
		ir_error_sum -= ir_error_samples[ir_error_index];
     7b2:	f240 634c 	movw	r3, #1612	; 0x64c
     7b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ba:	681a      	ldr	r2, [r3, #0]
     7bc:	f240 6350 	movw	r3, #1616	; 0x650
     7c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7c4:	6819      	ldr	r1, [r3, #0]
     7c6:	f240 53fc 	movw	r3, #1532	; 0x5fc
     7ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
     7d2:	ebc3 0202 	rsb	r2, r3, r2
     7d6:	f240 634c 	movw	r3, #1612	; 0x64c
     7da:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7de:	601a      	str	r2, [r3, #0]
		ir_error_samples[ir_error_index] = temp_error;
     7e0:	f240 6350 	movw	r3, #1616	; 0x650
     7e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e8:	681a      	ldr	r2, [r3, #0]
     7ea:	f240 53fc 	movw	r3, #1532	; 0x5fc
     7ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7f2:	68f9      	ldr	r1, [r7, #12]
     7f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ir_error_sum += temp_error;
     7f8:	f240 634c 	movw	r3, #1612	; 0x64c
     7fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     800:	681a      	ldr	r2, [r3, #0]
     802:	68fb      	ldr	r3, [r7, #12]
     804:	441a      	add	r2, r3
     806:	f240 634c 	movw	r3, #1612	; 0x64c
     80a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     80e:	601a      	str	r2, [r3, #0]
		ir_error = ir_error_sum / IR_ERROR_SAMPLE_COUNT;
     810:	f240 634c 	movw	r3, #1612	; 0x64c
     814:	f2c2 0300 	movt	r3, #8192	; 0x2000
     818:	681a      	ldr	r2, [r3, #0]
     81a:	f246 6367 	movw	r3, #26215	; 0x6667
     81e:	f2c6 6366 	movt	r3, #26214	; 0x6666
     822:	fb83 1302 	smull	r1, r3, r3, r2
     826:	ea4f 0163 	mov.w	r1, r3, asr #1
     82a:	ea4f 73e2 	mov.w	r3, r2, asr #31
     82e:	ebc3 0201 	rsb	r2, r3, r1
     832:	f240 53f4 	movw	r3, #1524	; 0x5f4
     836:	f2c2 0300 	movt	r3, #8192	; 0x2000
     83a:	601a      	str	r2, [r3, #0]
		++ir_error_index;
     83c:	f240 6350 	movw	r3, #1616	; 0x650
     840:	f2c2 0300 	movt	r3, #8192	; 0x2000
     844:	681b      	ldr	r3, [r3, #0]
     846:	f103 0201 	add.w	r2, r3, #1
     84a:	f240 6350 	movw	r3, #1616	; 0x650
     84e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     852:	601a      	str	r2, [r3, #0]
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
     854:	f240 6350 	movw	r3, #1616	; 0x650
     858:	f2c2 0300 	movt	r3, #8192	; 0x2000
     85c:	681b      	ldr	r3, [r3, #0]
     85e:	2b05      	cmp	r3, #5
     860:	d106      	bne.n	870 <ir_read+0x14c>
		{
			ir_error_index = 0;
     862:	f240 6350 	movw	r3, #1616	; 0x650
     866:	f2c2 0300 	movt	r3, #8192	; 0x2000
     86a:	f04f 0200 	mov.w	r2, #0
     86e:	601a      	str	r2, [r3, #0]
		}
		return ir_error;
     870:	f240 53f4 	movw	r3, #1524	; 0x5f4
     874:	f2c2 0300 	movt	r3, #8192	; 0x2000
     878:	681b      	ldr	r3, [r3, #0]
     87a:	e096      	b.n	9aa <ir_read+0x286>
	}
	//turning left, dir = 1
	else if((ir_front_ave < ir_back_ave) && ((ir_back_ave - ir_front_ave) > IR_TOLERANCE))
     87c:	f240 53f8 	movw	r3, #1528	; 0x5f8
     880:	f2c2 0300 	movt	r3, #8192	; 0x2000
     884:	681a      	ldr	r2, [r3, #0]
     886:	f240 6314 	movw	r3, #1556	; 0x614
     88a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     88e:	681b      	ldr	r3, [r3, #0]
     890:	429a      	cmp	r2, r3
     892:	f280 8084 	bge.w	99e <ir_read+0x27a>
     896:	f240 6314 	movw	r3, #1556	; 0x614
     89a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     89e:	681a      	ldr	r2, [r3, #0]
     8a0:	f240 53f8 	movw	r3, #1528	; 0x5f8
     8a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8a8:	681b      	ldr	r3, [r3, #0]
     8aa:	ebc3 0302 	rsb	r3, r3, r2
     8ae:	2b02      	cmp	r3, #2
     8b0:	dd75      	ble.n	99e <ir_read+0x27a>
	{
		*dir = 1;
     8b2:	687b      	ldr	r3, [r7, #4]
     8b4:	f04f 0201 	mov.w	r2, #1
     8b8:	601a      	str	r2, [r3, #0]
		temp_error = ir_back_ave - ir_front_ave;
     8ba:	f240 6314 	movw	r3, #1556	; 0x614
     8be:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8c2:	681a      	ldr	r2, [r3, #0]
     8c4:	f240 53f8 	movw	r3, #1528	; 0x5f8
     8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8cc:	681b      	ldr	r3, [r3, #0]
     8ce:	ebc3 0302 	rsb	r3, r3, r2
     8d2:	60fb      	str	r3, [r7, #12]
		ir_error_sum -= ir_error_samples[ir_error_index];
     8d4:	f240 634c 	movw	r3, #1612	; 0x64c
     8d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8dc:	681a      	ldr	r2, [r3, #0]
     8de:	f240 6350 	movw	r3, #1616	; 0x650
     8e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8e6:	6819      	ldr	r1, [r3, #0]
     8e8:	f240 53fc 	movw	r3, #1532	; 0x5fc
     8ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
     8f4:	ebc3 0202 	rsb	r2, r3, r2
     8f8:	f240 634c 	movw	r3, #1612	; 0x64c
     8fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     900:	601a      	str	r2, [r3, #0]
		ir_error_samples[ir_error_index] = temp_error;
     902:	f240 6350 	movw	r3, #1616	; 0x650
     906:	f2c2 0300 	movt	r3, #8192	; 0x2000
     90a:	681a      	ldr	r2, [r3, #0]
     90c:	f240 53fc 	movw	r3, #1532	; 0x5fc
     910:	f2c2 0300 	movt	r3, #8192	; 0x2000
     914:	68f9      	ldr	r1, [r7, #12]
     916:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ir_error_sum += temp_error;
     91a:	f240 634c 	movw	r3, #1612	; 0x64c
     91e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     922:	681a      	ldr	r2, [r3, #0]
     924:	68fb      	ldr	r3, [r7, #12]
     926:	441a      	add	r2, r3
     928:	f240 634c 	movw	r3, #1612	; 0x64c
     92c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     930:	601a      	str	r2, [r3, #0]
		ir_error = ir_error_sum / IR_ERROR_SAMPLE_COUNT;
     932:	f240 634c 	movw	r3, #1612	; 0x64c
     936:	f2c2 0300 	movt	r3, #8192	; 0x2000
     93a:	681a      	ldr	r2, [r3, #0]
     93c:	f246 6367 	movw	r3, #26215	; 0x6667
     940:	f2c6 6366 	movt	r3, #26214	; 0x6666
     944:	fb83 1302 	smull	r1, r3, r3, r2
     948:	ea4f 0163 	mov.w	r1, r3, asr #1
     94c:	ea4f 73e2 	mov.w	r3, r2, asr #31
     950:	ebc3 0201 	rsb	r2, r3, r1
     954:	f240 53f4 	movw	r3, #1524	; 0x5f4
     958:	f2c2 0300 	movt	r3, #8192	; 0x2000
     95c:	601a      	str	r2, [r3, #0]
		++ir_error_index;
     95e:	f240 6350 	movw	r3, #1616	; 0x650
     962:	f2c2 0300 	movt	r3, #8192	; 0x2000
     966:	681b      	ldr	r3, [r3, #0]
     968:	f103 0201 	add.w	r2, r3, #1
     96c:	f240 6350 	movw	r3, #1616	; 0x650
     970:	f2c2 0300 	movt	r3, #8192	; 0x2000
     974:	601a      	str	r2, [r3, #0]
		if(ir_error_index == IR_ERROR_SAMPLE_COUNT)
     976:	f240 6350 	movw	r3, #1616	; 0x650
     97a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     97e:	681b      	ldr	r3, [r3, #0]
     980:	2b05      	cmp	r3, #5
     982:	d106      	bne.n	992 <ir_read+0x26e>
		{
			ir_error_index = 0;
     984:	f240 6350 	movw	r3, #1616	; 0x650
     988:	f2c2 0300 	movt	r3, #8192	; 0x2000
     98c:	f04f 0200 	mov.w	r2, #0
     990:	601a      	str	r2, [r3, #0]
		}
		return ir_error;
     992:	f240 53f4 	movw	r3, #1524	; 0x5f4
     996:	f2c2 0300 	movt	r3, #8192	; 0x2000
     99a:	681b      	ldr	r3, [r3, #0]
     99c:	e005      	b.n	9aa <ir_read+0x286>
	}
	//return 0 if it's not turning
	*dir = 0;
     99e:	687b      	ldr	r3, [r7, #4]
     9a0:	f04f 0200 	mov.w	r2, #0
     9a4:	601a      	str	r2, [r3, #0]
    return 0;
     9a6:	f04f 0300 	mov.w	r3, #0
}
     9aa:	4618      	mov	r0, r3
     9ac:	f107 0710 	add.w	r7, r7, #16
     9b0:	46bd      	mov	sp, r7
     9b2:	bd80      	pop	{r7, pc}

000009b4 <uart1_rx_handler>:
	left_wheel_direction = rx_buff[4];
	mode = rx_buff[5];
}*/

void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
     9b4:	b580      	push	{r7, lr}
     9b6:	b086      	sub	sp, #24
     9b8:	af00      	add	r7, sp, #0
     9ba:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff[8] = {0xFF,0xFF, 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
     9bc:	f24a 636c 	movw	r3, #42604	; 0xa66c
     9c0:	f2c0 0300 	movt	r3, #0
     9c4:	f107 020c 	add.w	r2, r7, #12
     9c8:	e893 0003 	ldmia.w	r3, {r0, r1}
     9cc:	e882 0003 	stmia.w	r2, {r0, r1}
	uint8_t rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
     9d0:	f107 030c 	add.w	r3, r7, #12
     9d4:	6878      	ldr	r0, [r7, #4]
     9d6:	4619      	mov	r1, r3
     9d8:	f04f 0208 	mov.w	r2, #8
     9dc:	f000 ff80 	bl	18e0 <MSS_UART_get_rx>
     9e0:	4603      	mov	r3, r0
     9e2:	75fb      	strb	r3, [r7, #23]
	//process_rx_data(rx_buff, rx_size );

	prev_right_duty_cycle = right_duty_cycle;
     9e4:	f240 5398 	movw	r3, #1432	; 0x598
     9e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ec:	681a      	ldr	r2, [r3, #0]
     9ee:	f240 539c 	movw	r3, #1436	; 0x59c
     9f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9f6:	601a      	str	r2, [r3, #0]
	prev_left_duty_cycle = left_duty_cycle;
     9f8:	f240 5394 	movw	r3, #1428	; 0x594
     9fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a00:	681a      	ldr	r2, [r3, #0]
     a02:	f240 53a0 	movw	r3, #1440	; 0x5a0
     a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a0a:	601a      	str	r2, [r3, #0]

	right_duty_cycle = rx_buff[1];
     a0c:	7b7b      	ldrb	r3, [r7, #13]
     a0e:	4618      	mov	r0, r3
     a10:	f003 ffa0 	bl	4954 <__aeabi_ui2f>
     a14:	4602      	mov	r2, r0
     a16:	f240 5398 	movw	r3, #1432	; 0x598
     a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a1e:	601a      	str	r2, [r3, #0]
	right_wheel_direction = rx_buff[2];
     a20:	7bbb      	ldrb	r3, [r7, #14]
     a22:	461a      	mov	r2, r3
     a24:	f240 538c 	movw	r3, #1420	; 0x58c
     a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2c:	601a      	str	r2, [r3, #0]
	left_duty_cycle = rx_buff[3];
     a2e:	7bfb      	ldrb	r3, [r7, #15]
     a30:	4618      	mov	r0, r3
     a32:	f003 ff8f 	bl	4954 <__aeabi_ui2f>
     a36:	4602      	mov	r2, r0
     a38:	f240 5394 	movw	r3, #1428	; 0x594
     a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a40:	601a      	str	r2, [r3, #0]
	left_wheel_direction = rx_buff[4];
     a42:	7c3b      	ldrb	r3, [r7, #16]
     a44:	461a      	mov	r2, r3
     a46:	f240 5390 	movw	r3, #1424	; 0x590
     a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a4e:	601a      	str	r2, [r3, #0]
	mode = rx_buff[5];
     a50:	7c7b      	ldrb	r3, [r7, #17]
     a52:	461a      	mov	r2, r3
     a54:	f240 0318 	movw	r3, #24
     a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a5c:	601a      	str	r2, [r3, #0]
}
     a5e:	f107 0718 	add.w	r7, r7, #24
     a62:	46bd      	mov	sp, r7
     a64:	bd80      	pop	{r7, pc}
     a66:	bf00      	nop

00000a68 <get_motor_command>:


#define IR_PWM_CONTRIBUTION 0.15
#define PIXY_PWM_CONTRIBUTION 0.04
#define LEFT_MOTOR_CORRECTION 0.9
void get_motor_command(int * rpwm, int * lpwm, int * dir){
     a68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
     a6c:	b08a      	sub	sp, #40	; 0x28
     a6e:	af00      	add	r7, sp, #0
     a70:	60f8      	str	r0, [r7, #12]
     a72:	60b9      	str	r1, [r7, #8]
     a74:	607a      	str	r2, [r7, #4]

	int ir_dir = 0, ir_value = 0;
     a76:	f04f 0300 	mov.w	r3, #0
     a7a:	61fb      	str	r3, [r7, #28]
     a7c:	f04f 0300 	mov.w	r3, #0
     a80:	623b      	str	r3, [r7, #32]
	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;
     a82:	f04f 0300 	mov.w	r3, #0
     a86:	627b      	str	r3, [r7, #36]	; 0x24

	//return if data is none existant
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
     a88:	f107 0218 	add.w	r2, r7, #24
     a8c:	f107 0314 	add.w	r3, r7, #20
     a90:	4610      	mov	r0, r2
     a92:	4619      	mov	r1, r3
     a94:	f000 fcbc 	bl	1410 <pixy_x_err>
     a98:	4603      	mov	r3, r0
     a9a:	2b00      	cmp	r3, #0
     a9c:	f000 823f 	beq.w	f1e <get_motor_command+0x4b6>

	//printf("%x, %x\n\r", pixy_mag, pixy_dir);
	pixy_mag /= 3; // scale error
     aa0:	69ba      	ldr	r2, [r7, #24]
     aa2:	f64a 23ab 	movw	r3, #43691	; 0xaaab
     aa6:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
     aaa:	fba3 1302 	umull	r1, r3, r3, r2
     aae:	ea4f 0353 	mov.w	r3, r3, lsr #1
     ab2:	61bb      	str	r3, [r7, #24]
	if(pixy_mag > 10)pixy_mag = 10;
     ab4:	69bb      	ldr	r3, [r7, #24]
     ab6:	2b0a      	cmp	r3, #10
     ab8:	d902      	bls.n	ac0 <get_motor_command+0x58>
     aba:	f04f 030a 	mov.w	r3, #10
     abe:	61bb      	str	r3, [r7, #24]

	pixy_pwm = 500000 * PIXY_PWM_CONTRIBUTION * pixy_mag;
     ac0:	69bb      	ldr	r3, [r7, #24]
     ac2:	4618      	mov	r0, r3
     ac4:	f003 fbe0 	bl	4288 <__aeabi_ui2d>
     ac8:	4602      	mov	r2, r0
     aca:	460b      	mov	r3, r1
     acc:	4610      	mov	r0, r2
     ace:	4619      	mov	r1, r3
     ad0:	f20f 435c 	addw	r3, pc, #1116	; 0x45c
     ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
     ad8:	f003 fc4c 	bl	4374 <__aeabi_dmul>
     adc:	4602      	mov	r2, r0
     ade:	460b      	mov	r3, r1
     ae0:	4610      	mov	r0, r2
     ae2:	4619      	mov	r1, r3
     ae4:	f003 fe58 	bl	4798 <__aeabi_d2iz>
     ae8:	4603      	mov	r3, r0
     aea:	627b      	str	r3, [r7, #36]	; 0x24
	dir[0] = pixy_dir;
     aec:	697b      	ldr	r3, [r7, #20]
     aee:	461a      	mov	r2, r3
     af0:	687b      	ldr	r3, [r7, #4]
     af2:	601a      	str	r2, [r3, #0]
//
//			break;
//	}


	ir_value = ir_read(&ir_dir);
     af4:	f107 031c 	add.w	r3, r7, #28
     af8:	4618      	mov	r0, r3
     afa:	f7ff fe13 	bl	724 <ir_read>
     afe:	4603      	mov	r3, r0
     b00:	623b      	str	r3, [r7, #32]


	if(pixy_dir == 1){
     b02:	697b      	ldr	r3, [r7, #20]
     b04:	2b01      	cmp	r3, #1
     b06:	f040 80e8 	bne.w	cda <get_motor_command+0x272>
		//if turning left
		if(ir_dir == 1)	{
     b0a:	69fb      	ldr	r3, [r7, #28]
     b0c:	2b01      	cmp	r3, #1
     b0e:	d164      	bne.n	bda <get_motor_command+0x172>
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
     b10:	6a78      	ldr	r0, [r7, #36]	; 0x24
     b12:	f003 fbc9 	bl	42a8 <__aeabi_i2d>
     b16:	4604      	mov	r4, r0
     b18:	460d      	mov	r5, r1
     b1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
     b1c:	f003 fbc4 	bl	42a8 <__aeabi_i2d>
     b20:	4602      	mov	r2, r0
     b22:	460b      	mov	r3, r1
     b24:	4610      	mov	r0, r2
     b26:	4619      	mov	r1, r3
     b28:	f20f 430c 	addw	r3, pc, #1036	; 0x40c
     b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
     b30:	f003 fc20 	bl	4374 <__aeabi_dmul>
     b34:	4602      	mov	r2, r0
     b36:	460b      	mov	r3, r1
     b38:	4690      	mov	r8, r2
     b3a:	4699      	mov	r9, r3
     b3c:	6a38      	ldr	r0, [r7, #32]
     b3e:	f003 fbb3 	bl	42a8 <__aeabi_i2d>
     b42:	4602      	mov	r2, r0
     b44:	460b      	mov	r3, r1
     b46:	4640      	mov	r0, r8
     b48:	4649      	mov	r1, r9
     b4a:	f003 fc13 	bl	4374 <__aeabi_dmul>
     b4e:	4602      	mov	r2, r0
     b50:	460b      	mov	r3, r1
     b52:	4620      	mov	r0, r4
     b54:	4629      	mov	r1, r5
     b56:	f003 fa5b 	bl	4010 <__adddf3>
     b5a:	4602      	mov	r2, r0
     b5c:	460b      	mov	r3, r1
     b5e:	4610      	mov	r0, r2
     b60:	4619      	mov	r1, r3
     b62:	a3f7      	add	r3, pc, #988	; (adr r3, f40 <get_motor_command+0x4d8>)
     b64:	e9d3 2300 	ldrd	r2, r3, [r3]
     b68:	f003 fc04 	bl	4374 <__aeabi_dmul>
     b6c:	4602      	mov	r2, r0
     b6e:	460b      	mov	r3, r1
     b70:	4610      	mov	r0, r2
     b72:	4619      	mov	r1, r3
     b74:	f003 fe10 	bl	4798 <__aeabi_d2iz>
     b78:	4602      	mov	r2, r0
     b7a:	68bb      	ldr	r3, [r7, #8]
     b7c:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
     b7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
     b80:	f003 fb92 	bl	42a8 <__aeabi_i2d>
     b84:	4604      	mov	r4, r0
     b86:	460d      	mov	r5, r1
     b88:	6a78      	ldr	r0, [r7, #36]	; 0x24
     b8a:	f003 fb8d 	bl	42a8 <__aeabi_i2d>
     b8e:	4602      	mov	r2, r0
     b90:	460b      	mov	r3, r1
     b92:	4610      	mov	r0, r2
     b94:	4619      	mov	r1, r3
     b96:	a3ec      	add	r3, pc, #944	; (adr r3, f48 <get_motor_command+0x4e0>)
     b98:	e9d3 2300 	ldrd	r2, r3, [r3]
     b9c:	f003 fbea 	bl	4374 <__aeabi_dmul>
     ba0:	4602      	mov	r2, r0
     ba2:	460b      	mov	r3, r1
     ba4:	4690      	mov	r8, r2
     ba6:	4699      	mov	r9, r3
     ba8:	6a38      	ldr	r0, [r7, #32]
     baa:	f003 fb7d 	bl	42a8 <__aeabi_i2d>
     bae:	4602      	mov	r2, r0
     bb0:	460b      	mov	r3, r1
     bb2:	4640      	mov	r0, r8
     bb4:	4649      	mov	r1, r9
     bb6:	f003 fbdd 	bl	4374 <__aeabi_dmul>
     bba:	4602      	mov	r2, r0
     bbc:	460b      	mov	r3, r1
     bbe:	4620      	mov	r0, r4
     bc0:	4629      	mov	r1, r5
     bc2:	f003 fa25 	bl	4010 <__adddf3>
     bc6:	4602      	mov	r2, r0
     bc8:	460b      	mov	r3, r1
     bca:	4610      	mov	r0, r2
     bcc:	4619      	mov	r1, r3
     bce:	f003 fde3 	bl	4798 <__aeabi_d2iz>
     bd2:	4602      	mov	r2, r0
     bd4:	68fb      	ldr	r3, [r7, #12]
     bd6:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
     bd8:	e172      	b.n	ec0 <get_motor_command+0x458>
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
			*rpwm = pixy_pwm  - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
		}
		//if turning right
		else if(ir_dir == 2) {
     bda:	69fb      	ldr	r3, [r7, #28]
     bdc:	2b02      	cmp	r3, #2
     bde:	d163      	bne.n	ca8 <get_motor_command+0x240>
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
     be0:	6a78      	ldr	r0, [r7, #36]	; 0x24
     be2:	f003 fb61 	bl	42a8 <__aeabi_i2d>
     be6:	4604      	mov	r4, r0
     be8:	460d      	mov	r5, r1
     bea:	6a78      	ldr	r0, [r7, #36]	; 0x24
     bec:	f003 fb5c 	bl	42a8 <__aeabi_i2d>
     bf0:	4602      	mov	r2, r0
     bf2:	460b      	mov	r3, r1
     bf4:	4610      	mov	r0, r2
     bf6:	4619      	mov	r1, r3
     bf8:	a3cf      	add	r3, pc, #828	; (adr r3, f38 <get_motor_command+0x4d0>)
     bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
     bfe:	f003 fbb9 	bl	4374 <__aeabi_dmul>
     c02:	4602      	mov	r2, r0
     c04:	460b      	mov	r3, r1
     c06:	4690      	mov	r8, r2
     c08:	4699      	mov	r9, r3
     c0a:	6a38      	ldr	r0, [r7, #32]
     c0c:	f003 fb4c 	bl	42a8 <__aeabi_i2d>
     c10:	4602      	mov	r2, r0
     c12:	460b      	mov	r3, r1
     c14:	4640      	mov	r0, r8
     c16:	4649      	mov	r1, r9
     c18:	f003 fbac 	bl	4374 <__aeabi_dmul>
     c1c:	4602      	mov	r2, r0
     c1e:	460b      	mov	r3, r1
     c20:	4620      	mov	r0, r4
     c22:	4629      	mov	r1, r5
     c24:	f003 f9f4 	bl	4010 <__adddf3>
     c28:	4602      	mov	r2, r0
     c2a:	460b      	mov	r3, r1
     c2c:	4610      	mov	r0, r2
     c2e:	4619      	mov	r1, r3
     c30:	f003 fdb2 	bl	4798 <__aeabi_d2iz>
     c34:	4602      	mov	r2, r0
     c36:	68fb      	ldr	r3, [r7, #12]
     c38:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
     c3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
     c3c:	f003 fb34 	bl	42a8 <__aeabi_i2d>
     c40:	4604      	mov	r4, r0
     c42:	460d      	mov	r5, r1
     c44:	6a78      	ldr	r0, [r7, #36]	; 0x24
     c46:	f003 fb2f 	bl	42a8 <__aeabi_i2d>
     c4a:	4602      	mov	r2, r0
     c4c:	460b      	mov	r3, r1
     c4e:	4610      	mov	r0, r2
     c50:	4619      	mov	r1, r3
     c52:	a3bd      	add	r3, pc, #756	; (adr r3, f48 <get_motor_command+0x4e0>)
     c54:	e9d3 2300 	ldrd	r2, r3, [r3]
     c58:	f003 fb8c 	bl	4374 <__aeabi_dmul>
     c5c:	4602      	mov	r2, r0
     c5e:	460b      	mov	r3, r1
     c60:	4690      	mov	r8, r2
     c62:	4699      	mov	r9, r3
     c64:	6a38      	ldr	r0, [r7, #32]
     c66:	f003 fb1f 	bl	42a8 <__aeabi_i2d>
     c6a:	4602      	mov	r2, r0
     c6c:	460b      	mov	r3, r1
     c6e:	4640      	mov	r0, r8
     c70:	4649      	mov	r1, r9
     c72:	f003 fb7f 	bl	4374 <__aeabi_dmul>
     c76:	4602      	mov	r2, r0
     c78:	460b      	mov	r3, r1
     c7a:	4620      	mov	r0, r4
     c7c:	4629      	mov	r1, r5
     c7e:	f003 f9c7 	bl	4010 <__adddf3>
     c82:	4602      	mov	r2, r0
     c84:	460b      	mov	r3, r1
     c86:	4610      	mov	r0, r2
     c88:	4619      	mov	r1, r3
     c8a:	a3ad      	add	r3, pc, #692	; (adr r3, f40 <get_motor_command+0x4d8>)
     c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
     c90:	f003 fb70 	bl	4374 <__aeabi_dmul>
     c94:	4602      	mov	r2, r0
     c96:	460b      	mov	r3, r1
     c98:	4610      	mov	r0, r2
     c9a:	4619      	mov	r1, r3
     c9c:	f003 fd7c 	bl	4798 <__aeabi_d2iz>
     ca0:	4602      	mov	r2, r0
     ca2:	68bb      	ldr	r3, [r7, #8]
     ca4:	601a      	str	r2, [r3, #0]
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
     ca6:	e10b      	b.n	ec0 <get_motor_command+0x458>
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
		}
		else{
			*rpwm = pixy_pwm;//temp;
     ca8:	68fb      	ldr	r3, [r7, #12]
     caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     cac:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
     cae:	6a78      	ldr	r0, [r7, #36]	; 0x24
     cb0:	f003 fafa 	bl	42a8 <__aeabi_i2d>
     cb4:	4602      	mov	r2, r0
     cb6:	460b      	mov	r3, r1
     cb8:	4610      	mov	r0, r2
     cba:	4619      	mov	r1, r3
     cbc:	a3a0      	add	r3, pc, #640	; (adr r3, f40 <get_motor_command+0x4d8>)
     cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
     cc2:	f003 fb57 	bl	4374 <__aeabi_dmul>
     cc6:	4602      	mov	r2, r0
     cc8:	460b      	mov	r3, r1
     cca:	4610      	mov	r0, r2
     ccc:	4619      	mov	r1, r3
     cce:	f003 fd63 	bl	4798 <__aeabi_d2iz>
     cd2:	4602      	mov	r2, r0
     cd4:	68bb      	ldr	r3, [r7, #8]
     cd6:	601a      	str	r2, [r3, #0]
     cd8:	e0f2      	b.n	ec0 <get_motor_command+0x458>
		}
	}
	else if(pixy_dir == 2){
     cda:	697b      	ldr	r3, [r7, #20]
     cdc:	2b02      	cmp	r3, #2
     cde:	f040 80e7 	bne.w	eb0 <get_motor_command+0x448>
		//if turning left
		if(ir_dir == 1)	{
     ce2:	69fb      	ldr	r3, [r7, #28]
     ce4:	2b01      	cmp	r3, #1
     ce6:	d163      	bne.n	db0 <get_motor_command+0x348>
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
     ce8:	6a78      	ldr	r0, [r7, #36]	; 0x24
     cea:	f003 fadd 	bl	42a8 <__aeabi_i2d>
     cee:	4604      	mov	r4, r0
     cf0:	460d      	mov	r5, r1
     cf2:	6a78      	ldr	r0, [r7, #36]	; 0x24
     cf4:	f003 fad8 	bl	42a8 <__aeabi_i2d>
     cf8:	4602      	mov	r2, r0
     cfa:	460b      	mov	r3, r1
     cfc:	4610      	mov	r0, r2
     cfe:	4619      	mov	r1, r3
     d00:	a391      	add	r3, pc, #580	; (adr r3, f48 <get_motor_command+0x4e0>)
     d02:	e9d3 2300 	ldrd	r2, r3, [r3]
     d06:	f003 fb35 	bl	4374 <__aeabi_dmul>
     d0a:	4602      	mov	r2, r0
     d0c:	460b      	mov	r3, r1
     d0e:	4690      	mov	r8, r2
     d10:	4699      	mov	r9, r3
     d12:	6a38      	ldr	r0, [r7, #32]
     d14:	f003 fac8 	bl	42a8 <__aeabi_i2d>
     d18:	4602      	mov	r2, r0
     d1a:	460b      	mov	r3, r1
     d1c:	4640      	mov	r0, r8
     d1e:	4649      	mov	r1, r9
     d20:	f003 fb28 	bl	4374 <__aeabi_dmul>
     d24:	4602      	mov	r2, r0
     d26:	460b      	mov	r3, r1
     d28:	4620      	mov	r0, r4
     d2a:	4629      	mov	r1, r5
     d2c:	f003 f970 	bl	4010 <__adddf3>
     d30:	4602      	mov	r2, r0
     d32:	460b      	mov	r3, r1
     d34:	4610      	mov	r0, r2
     d36:	4619      	mov	r1, r3
     d38:	a381      	add	r3, pc, #516	; (adr r3, f40 <get_motor_command+0x4d8>)
     d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
     d3e:	f003 fb19 	bl	4374 <__aeabi_dmul>
     d42:	4602      	mov	r2, r0
     d44:	460b      	mov	r3, r1
     d46:	4610      	mov	r0, r2
     d48:	4619      	mov	r1, r3
     d4a:	f003 fd25 	bl	4798 <__aeabi_d2iz>
     d4e:	4602      	mov	r2, r0
     d50:	68bb      	ldr	r3, [r7, #8]
     d52:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
     d54:	6a78      	ldr	r0, [r7, #36]	; 0x24
     d56:	f003 faa7 	bl	42a8 <__aeabi_i2d>
     d5a:	4604      	mov	r4, r0
     d5c:	460d      	mov	r5, r1
     d5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
     d60:	f003 faa2 	bl	42a8 <__aeabi_i2d>
     d64:	4602      	mov	r2, r0
     d66:	460b      	mov	r3, r1
     d68:	4610      	mov	r0, r2
     d6a:	4619      	mov	r1, r3
     d6c:	a372      	add	r3, pc, #456	; (adr r3, f38 <get_motor_command+0x4d0>)
     d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
     d72:	f003 faff 	bl	4374 <__aeabi_dmul>
     d76:	4602      	mov	r2, r0
     d78:	460b      	mov	r3, r1
     d7a:	4690      	mov	r8, r2
     d7c:	4699      	mov	r9, r3
     d7e:	6a38      	ldr	r0, [r7, #32]
     d80:	f003 fa92 	bl	42a8 <__aeabi_i2d>
     d84:	4602      	mov	r2, r0
     d86:	460b      	mov	r3, r1
     d88:	4640      	mov	r0, r8
     d8a:	4649      	mov	r1, r9
     d8c:	f003 faf2 	bl	4374 <__aeabi_dmul>
     d90:	4602      	mov	r2, r0
     d92:	460b      	mov	r3, r1
     d94:	4620      	mov	r0, r4
     d96:	4629      	mov	r1, r5
     d98:	f003 f93a 	bl	4010 <__adddf3>
     d9c:	4602      	mov	r2, r0
     d9e:	460b      	mov	r3, r1
     da0:	4610      	mov	r0, r2
     da2:	4619      	mov	r1, r3
     da4:	f003 fcf8 	bl	4798 <__aeabi_d2iz>
     da8:	4602      	mov	r2, r0
     daa:	68fb      	ldr	r3, [r7, #12]
     dac:	601a      	str	r2, [r3, #0]
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
     dae:	e087      	b.n	ec0 <get_motor_command+0x458>
		if(ir_dir == 1)	{
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value));
			*rpwm = pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
		}
		//if turning right
		else if(ir_dir == 2) {
     db0:	69fb      	ldr	r3, [r7, #28]
     db2:	2b02      	cmp	r3, #2
     db4:	d163      	bne.n	e7e <get_motor_command+0x416>
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
     db6:	6a78      	ldr	r0, [r7, #36]	; 0x24
     db8:	f003 fa76 	bl	42a8 <__aeabi_i2d>
     dbc:	4604      	mov	r4, r0
     dbe:	460d      	mov	r5, r1
     dc0:	6a78      	ldr	r0, [r7, #36]	; 0x24
     dc2:	f003 fa71 	bl	42a8 <__aeabi_i2d>
     dc6:	4602      	mov	r2, r0
     dc8:	460b      	mov	r3, r1
     dca:	4610      	mov	r0, r2
     dcc:	4619      	mov	r1, r3
     dce:	a35e      	add	r3, pc, #376	; (adr r3, f48 <get_motor_command+0x4e0>)
     dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
     dd4:	f003 face 	bl	4374 <__aeabi_dmul>
     dd8:	4602      	mov	r2, r0
     dda:	460b      	mov	r3, r1
     ddc:	4690      	mov	r8, r2
     dde:	4699      	mov	r9, r3
     de0:	6a38      	ldr	r0, [r7, #32]
     de2:	f003 fa61 	bl	42a8 <__aeabi_i2d>
     de6:	4602      	mov	r2, r0
     de8:	460b      	mov	r3, r1
     dea:	4640      	mov	r0, r8
     dec:	4649      	mov	r1, r9
     dee:	f003 fac1 	bl	4374 <__aeabi_dmul>
     df2:	4602      	mov	r2, r0
     df4:	460b      	mov	r3, r1
     df6:	4620      	mov	r0, r4
     df8:	4629      	mov	r1, r5
     dfa:	f003 f909 	bl	4010 <__adddf3>
     dfe:	4602      	mov	r2, r0
     e00:	460b      	mov	r3, r1
     e02:	4610      	mov	r0, r2
     e04:	4619      	mov	r1, r3
     e06:	f003 fcc7 	bl	4798 <__aeabi_d2iz>
     e0a:	4602      	mov	r2, r0
     e0c:	68fb      	ldr	r3, [r7, #12]
     e0e:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value)) ;
     e10:	6a78      	ldr	r0, [r7, #36]	; 0x24
     e12:	f003 fa49 	bl	42a8 <__aeabi_i2d>
     e16:	4604      	mov	r4, r0
     e18:	460d      	mov	r5, r1
     e1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
     e1c:	f003 fa44 	bl	42a8 <__aeabi_i2d>
     e20:	4602      	mov	r2, r0
     e22:	460b      	mov	r3, r1
     e24:	4610      	mov	r0, r2
     e26:	4619      	mov	r1, r3
     e28:	a343      	add	r3, pc, #268	; (adr r3, f38 <get_motor_command+0x4d0>)
     e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
     e2e:	f003 faa1 	bl	4374 <__aeabi_dmul>
     e32:	4602      	mov	r2, r0
     e34:	460b      	mov	r3, r1
     e36:	4690      	mov	r8, r2
     e38:	4699      	mov	r9, r3
     e3a:	6a38      	ldr	r0, [r7, #32]
     e3c:	f003 fa34 	bl	42a8 <__aeabi_i2d>
     e40:	4602      	mov	r2, r0
     e42:	460b      	mov	r3, r1
     e44:	4640      	mov	r0, r8
     e46:	4649      	mov	r1, r9
     e48:	f003 fa94 	bl	4374 <__aeabi_dmul>
     e4c:	4602      	mov	r2, r0
     e4e:	460b      	mov	r3, r1
     e50:	4620      	mov	r0, r4
     e52:	4629      	mov	r1, r5
     e54:	f003 f8dc 	bl	4010 <__adddf3>
     e58:	4602      	mov	r2, r0
     e5a:	460b      	mov	r3, r1
     e5c:	4610      	mov	r0, r2
     e5e:	4619      	mov	r1, r3
     e60:	a337      	add	r3, pc, #220	; (adr r3, f40 <get_motor_command+0x4d8>)
     e62:	e9d3 2300 	ldrd	r2, r3, [r3]
     e66:	f003 fa85 	bl	4374 <__aeabi_dmul>
     e6a:	4602      	mov	r2, r0
     e6c:	460b      	mov	r3, r1
     e6e:	4610      	mov	r0, r2
     e70:	4619      	mov	r1, r3
     e72:	f003 fc91 	bl	4798 <__aeabi_d2iz>
     e76:	4602      	mov	r2, r0
     e78:	68bb      	ldr	r3, [r7, #8]
     e7a:	601a      	str	r2, [r3, #0]
		}
		else{
			*rpwm = pixy_pwm;//temp;
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
     e7c:	e020      	b.n	ec0 <get_motor_command+0x458>
		else if(ir_dir == 2) {
			*rpwm = pixy_pwm - (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value);
			*lpwm = LEFT_MOTOR_CORRECTION * (pixy_pwm + (pixy_pwm * IR_PWM_CONTRIBUTION * ir_value)) ;
		}
		else{
			*rpwm = pixy_pwm;//temp;
     e7e:	68fb      	ldr	r3, [r7, #12]
     e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     e82:	601a      	str	r2, [r3, #0]
			*lpwm = LEFT_MOTOR_CORRECTION * pixy_pwm;//temp;
     e84:	6a78      	ldr	r0, [r7, #36]	; 0x24
     e86:	f003 fa0f 	bl	42a8 <__aeabi_i2d>
     e8a:	4602      	mov	r2, r0
     e8c:	460b      	mov	r3, r1
     e8e:	4610      	mov	r0, r2
     e90:	4619      	mov	r1, r3
     e92:	a32b      	add	r3, pc, #172	; (adr r3, f40 <get_motor_command+0x4d8>)
     e94:	e9d3 2300 	ldrd	r2, r3, [r3]
     e98:	f003 fa6c 	bl	4374 <__aeabi_dmul>
     e9c:	4602      	mov	r2, r0
     e9e:	460b      	mov	r3, r1
     ea0:	4610      	mov	r0, r2
     ea2:	4619      	mov	r1, r3
     ea4:	f003 fc78 	bl	4798 <__aeabi_d2iz>
     ea8:	4602      	mov	r2, r0
     eaa:	68bb      	ldr	r3, [r7, #8]
     eac:	601a      	str	r2, [r3, #0]
     eae:	e007      	b.n	ec0 <get_motor_command+0x458>
		}
	}
	else { // no direction, don't move
		*lpwm = 0;
     eb0:	68bb      	ldr	r3, [r7, #8]
     eb2:	f04f 0200 	mov.w	r2, #0
     eb6:	601a      	str	r2, [r3, #0]
		*rpwm  = 0;
     eb8:	68fb      	ldr	r3, [r7, #12]
     eba:	f04f 0200 	mov.w	r2, #0
     ebe:	601a      	str	r2, [r3, #0]
	}


	if (*rpwm > 500000){*rpwm = 500000;}
     ec0:	68fb      	ldr	r3, [r7, #12]
     ec2:	681a      	ldr	r2, [r3, #0]
     ec4:	f24a 1320 	movw	r3, #41248	; 0xa120
     ec8:	f2c0 0307 	movt	r3, #7
     ecc:	429a      	cmp	r2, r3
     ece:	dd06      	ble.n	ede <get_motor_command+0x476>
     ed0:	68fa      	ldr	r2, [r7, #12]
     ed2:	f24a 1320 	movw	r3, #41248	; 0xa120
     ed6:	f2c0 0307 	movt	r3, #7
     eda:	6013      	str	r3, [r2, #0]
     edc:	e007      	b.n	eee <get_motor_command+0x486>
	else if(*rpwm < 0 ){*rpwm = 0;}
     ede:	68fb      	ldr	r3, [r7, #12]
     ee0:	681b      	ldr	r3, [r3, #0]
     ee2:	2b00      	cmp	r3, #0
     ee4:	da03      	bge.n	eee <get_motor_command+0x486>
     ee6:	68fb      	ldr	r3, [r7, #12]
     ee8:	f04f 0200 	mov.w	r2, #0
     eec:	601a      	str	r2, [r3, #0]
	if (*lpwm > 500000){*lpwm = 500000;}
     eee:	68bb      	ldr	r3, [r7, #8]
     ef0:	681a      	ldr	r2, [r3, #0]
     ef2:	f24a 1320 	movw	r3, #41248	; 0xa120
     ef6:	f2c0 0307 	movt	r3, #7
     efa:	429a      	cmp	r2, r3
     efc:	dd06      	ble.n	f0c <get_motor_command+0x4a4>
     efe:	68ba      	ldr	r2, [r7, #8]
     f00:	f24a 1320 	movw	r3, #41248	; 0xa120
     f04:	f2c0 0307 	movt	r3, #7
     f08:	6013      	str	r3, [r2, #0]
     f0a:	e009      	b.n	f20 <get_motor_command+0x4b8>
	else if(*lpwm < 0 ){*lpwm = 0;}
     f0c:	68bb      	ldr	r3, [r7, #8]
     f0e:	681b      	ldr	r3, [r3, #0]
     f10:	2b00      	cmp	r3, #0
     f12:	da05      	bge.n	f20 <get_motor_command+0x4b8>
     f14:	68bb      	ldr	r3, [r7, #8]
     f16:	f04f 0200 	mov.w	r2, #0
     f1a:	601a      	str	r2, [r3, #0]
     f1c:	e000      	b.n	f20 <get_motor_command+0x4b8>
	int ir_dir = 0, ir_value = 0;
	unsigned int pixy_mag, pixy_dir;
	int pixy_pwm = 0 ;

	//return if data is none existant
	if(!pixy_x_err( &pixy_mag, &pixy_dir)){ return; }
     f1e:	bf00      	nop
	else if(*rpwm < 0 ){*rpwm = 0;}
	if (*lpwm > 500000){*lpwm = 500000;}
	else if(*lpwm < 0 ){*lpwm = 0;}


}
     f20:	f107 0728 	add.w	r7, r7, #40	; 0x28
     f24:	46bd      	mov	sp, r7
     f26:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
     f2a:	bf00      	nop
     f2c:	f3af 8000 	nop.w
     f30:	00000000 	.word	0x00000000
     f34:	40d38800 	.word	0x40d38800
     f38:	33333333 	.word	0x33333333
     f3c:	3fc33333 	.word	0x3fc33333
     f40:	cccccccd 	.word	0xcccccccd
     f44:	3feccccc 	.word	0x3feccccc
     f48:	33333333 	.word	0x33333333
     f4c:	bfc33333 	.word	0xbfc33333

00000f50 <main>:


int main()
{
     f50:	b580      	push	{r7, lr}
     f52:	b084      	sub	sp, #16
     f54:	af00      	add	r7, sp, #0
//
//	int begin = 1;



	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
     f56:	f240 7028 	movw	r0, #1832	; 0x728
     f5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f5e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
     f62:	f04f 0203 	mov.w	r2, #3
     f66:	f000 ffef 	bl	1f48 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES );
     f6a:	f240 7028 	movw	r0, #1832	; 0x728
     f6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f72:	f640 11b5 	movw	r1, #2485	; 0x9b5
     f76:	f2c0 0100 	movt	r1, #0
     f7a:	f04f 0280 	mov.w	r2, #128	; 0x80
     f7e:	f000 fded 	bl	1b5c <MSS_UART_set_rx_handler>


	//pixy variables
	//unsigned int pixy_mag, pixy_dir;
	int rmotor_pwm = 0;
     f82:	f04f 0300 	mov.w	r3, #0
     f86:	60fb      	str	r3, [r7, #12]
	int lmotor_pwm = 0;
     f88:	f04f 0300 	mov.w	r3, #0
     f8c:	60bb      	str	r3, [r7, #8]
	int motor_dir = 0;
     f8e:	f04f 0300 	mov.w	r3, #0
     f92:	607b      	str	r3, [r7, #4]

	//pixy init functions
	MSS_I2C_init(&g_mss_i2c1 , PIXY_I2C_DEFAULT_ADDR, MSS_I2C_PCLK_DIV_256 );
     f94:	f240 70ec 	movw	r0, #2028	; 0x7ec
     f98:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f9c:	f04f 0154 	mov.w	r1, #84	; 0x54
     fa0:	f04f 0200 	mov.w	r2, #0
     fa4:	f001 feae 	bl	2d04 <MSS_I2C_init>
	start_hardware_cont_timer();
     fa8:	f000 faa4 	bl	14f4 <start_hardware_cont_timer>
	init_ideal_pixy_dots();
     fac:	f000 f9fa 	bl	13a4 <init_ideal_pixy_dots>


	//init IR sensors
	init_ir_control();
     fb0:	f7ff fa76 	bl	4a0 <init_ir_control>
				right_duty_cycle = 0.0;
			if(left_duty_cycle < 0.2)
				right_duty_cycle = 0.0;*/


		process_pixy_i2c();
     fb4:	f000 f9ca 	bl	134c <process_pixy_i2c>
		get_motor_command(&rmotor_pwm, &lmotor_pwm, &motor_dir);
     fb8:	f107 010c 	add.w	r1, r7, #12
     fbc:	f107 0208 	add.w	r2, r7, #8
     fc0:	f107 0304 	add.w	r3, r7, #4
     fc4:	4608      	mov	r0, r1
     fc6:	4611      	mov	r1, r2
     fc8:	461a      	mov	r2, r3
     fca:	f7ff fd4d 	bl	a68 <get_motor_command>


		// pixy cam bypass controller

					//direction 0x5->forward  | 0xa->backward | 0x0->none
					switch(motor_dir){
     fce:	687b      	ldr	r3, [r7, #4]
     fd0:	2b01      	cmp	r3, #1
     fd2:	d002      	beq.n	fda <main+0x8a>
     fd4:	2b02      	cmp	r3, #2
     fd6:	d009      	beq.n	fec <main+0x9c>
     fd8:	e011      	b.n	ffe <main+0xae>
					case 1:
						*MOTOR_INPUTS = 0xa;
     fda:	f240 030c 	movw	r3, #12
     fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fe2:	681b      	ldr	r3, [r3, #0]
     fe4:	f04f 020a 	mov.w	r2, #10
     fe8:	601a      	str	r2, [r3, #0]
						break;
     fea:	e010      	b.n	100e <PROCESS_STACK_SIZE+0xe>
					case 2:
						*MOTOR_INPUTS = 0x5;
     fec:	f240 030c 	movw	r3, #12
     ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ff4:	681b      	ldr	r3, [r3, #0]
     ff6:	f04f 0205 	mov.w	r2, #5
     ffa:	601a      	str	r2, [r3, #0]
						break;
     ffc:	e007      	b.n	100e <PROCESS_STACK_SIZE+0xe>
					case 0:
					default:
						*MOTOR_INPUTS = 0x0;
     ffe:	f240 030c 	movw	r3, #12
    1002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1006:	681b      	ldr	r3, [r3, #0]
    1008:	f04f 0200 	mov.w	r2, #0
    100c:	601a      	str	r2, [r3, #0]
						break;
					}

					//printf("l: %x, r: %x\n\r", pixy_lmotor_pwm, pixy_rmotor_pwm);

					*RIGHT_MOTOR = rmotor_pwm;//speed 0 - 500000
    100e:	f240 0314 	movw	r3, #20
    1012:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1016:	681b      	ldr	r3, [r3, #0]
    1018:	68fa      	ldr	r2, [r7, #12]
    101a:	601a      	str	r2, [r3, #0]
					*LEFT_MOTOR = lmotor_pwm;//speed 0 - 500000
    101c:	f240 0310 	movw	r3, #16
    1020:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1024:	681b      	ldr	r3, [r3, #0]
    1026:	68ba      	ldr	r2, [r7, #8]
    1028:	601a      	str	r2, [r3, #0]
//			}
//		}
//		else if (mode == 0)
//		{}

	}
    102a:	e7c3      	b.n	fb4 <main+0x64>

0000102c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    102c:	b480      	push	{r7}
    102e:	b083      	sub	sp, #12
    1030:	af00      	add	r7, sp, #0
    1032:	4603      	mov	r3, r0
    1034:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1036:	f24e 1300 	movw	r3, #57600	; 0xe100
    103a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    103e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1042:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1046:	88f9      	ldrh	r1, [r7, #6]
    1048:	f001 011f 	and.w	r1, r1, #31
    104c:	f04f 0001 	mov.w	r0, #1
    1050:	fa00 f101 	lsl.w	r1, r0, r1
    1054:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1058:	f107 070c 	add.w	r7, r7, #12
    105c:	46bd      	mov	sp, r7
    105e:	bc80      	pop	{r7}
    1060:	4770      	bx	lr
    1062:	bf00      	nop

00001064 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1064:	b480      	push	{r7}
    1066:	b083      	sub	sp, #12
    1068:	af00      	add	r7, sp, #0
    106a:	4603      	mov	r3, r0
    106c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    106e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1072:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1076:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    107a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    107e:	88f9      	ldrh	r1, [r7, #6]
    1080:	f001 011f 	and.w	r1, r1, #31
    1084:	f04f 0001 	mov.w	r0, #1
    1088:	fa00 f101 	lsl.w	r1, r0, r1
    108c:	f102 0220 	add.w	r2, r2, #32
    1090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1094:	f107 070c 	add.w	r7, r7, #12
    1098:	46bd      	mov	sp, r7
    109a:	bc80      	pop	{r7}
    109c:	4770      	bx	lr
    109e:	bf00      	nop

000010a0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    10a0:	b480      	push	{r7}
    10a2:	b083      	sub	sp, #12
    10a4:	af00      	add	r7, sp, #0
    10a6:	4603      	mov	r3, r0
    10a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    10aa:	f24e 1300 	movw	r3, #57600	; 0xe100
    10ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
    10b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    10b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    10ba:	88f9      	ldrh	r1, [r7, #6]
    10bc:	f001 011f 	and.w	r1, r1, #31
    10c0:	f04f 0001 	mov.w	r0, #1
    10c4:	fa00 f101 	lsl.w	r1, r0, r1
    10c8:	f102 0260 	add.w	r2, r2, #96	; 0x60
    10cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    10d0:	f107 070c 	add.w	r7, r7, #12
    10d4:	46bd      	mov	sp, r7
    10d6:	bc80      	pop	{r7}
    10d8:	4770      	bx	lr
    10da:	bf00      	nop

000010dc <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    10dc:	b580      	push	{r7, lr}
    10de:	b082      	sub	sp, #8
    10e0:	af00      	add	r7, sp, #0
    10e2:	4603      	mov	r3, r0
    10e4:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    10e6:	f04f 0014 	mov.w	r0, #20
    10ea:	f7ff ffbb 	bl	1064 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    10ee:	f242 0300 	movw	r3, #8192	; 0x2000
    10f2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    10f6:	f242 0200 	movw	r2, #8192	; 0x2000
    10fa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    10fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1100:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    1104:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1106:	f245 0300 	movw	r3, #20480	; 0x5000
    110a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    110e:	f04f 0200 	mov.w	r2, #0
    1112:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    1114:	f240 0300 	movw	r3, #0
    1118:	f2c4 230a 	movt	r3, #16906	; 0x420a
    111c:	f04f 0200 	mov.w	r2, #0
    1120:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    1124:	f240 0300 	movw	r3, #0
    1128:	f2c4 230a 	movt	r3, #16906	; 0x420a
    112c:	f04f 0200 	mov.w	r2, #0
    1130:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    1134:	f240 0300 	movw	r3, #0
    1138:	f2c4 230a 	movt	r3, #16906	; 0x420a
    113c:	79fa      	ldrb	r2, [r7, #7]
    113e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
    1142:	f245 0300 	movw	r3, #20480	; 0x5000
    1146:	f2c4 0300 	movt	r3, #16384	; 0x4000
    114a:	f04f 0201 	mov.w	r2, #1
    114e:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
    1150:	f04f 0014 	mov.w	r0, #20
    1154:	f7ff ffa4 	bl	10a0 <NVIC_ClearPendingIRQ>
}
    1158:	f107 0708 	add.w	r7, r7, #8
    115c:	46bd      	mov	sp, r7
    115e:	bd80      	pop	{r7, pc}

00001160 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    1160:	b480      	push	{r7}
    1162:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1164:	f240 0300 	movw	r3, #0
    1168:	f2c4 230a 	movt	r3, #16906	; 0x420a
    116c:	f04f 0201 	mov.w	r2, #1
    1170:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    1174:	46bd      	mov	sp, r7
    1176:	bc80      	pop	{r7}
    1178:	4770      	bx	lr
    117a:	bf00      	nop

0000117c <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
    117c:	b480      	push	{r7}
    117e:	b083      	sub	sp, #12
    1180:	af00      	add	r7, sp, #0
    1182:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
    1184:	f245 0300 	movw	r3, #20480	; 0x5000
    1188:	f2c4 0300 	movt	r3, #16384	; 0x4000
    118c:	687a      	ldr	r2, [r7, #4]
    118e:	609a      	str	r2, [r3, #8]
}
    1190:	f107 070c 	add.w	r7, r7, #12
    1194:	46bd      	mov	sp, r7
    1196:	bc80      	pop	{r7}
    1198:	4770      	bx	lr
    119a:	bf00      	nop

0000119c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    119c:	b580      	push	{r7, lr}
    119e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
    11a0:	f240 0300 	movw	r3, #0
    11a4:	f2c4 230a 	movt	r3, #16906	; 0x420a
    11a8:	f04f 0201 	mov.w	r2, #1
    11ac:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
    11b0:	f04f 0014 	mov.w	r0, #20
    11b4:	f7ff ff3a 	bl	102c <NVIC_EnableIRQ>
}
    11b8:	bd80      	pop	{r7, pc}
    11ba:	bf00      	nop

000011bc <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    11bc:	b480      	push	{r7}
    11be:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
    11c0:	f245 0300 	movw	r3, #20480	; 0x5000
    11c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    11c8:	f04f 0201 	mov.w	r2, #1
    11cc:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
    11ce:	f3bf 8f4f 	dsb	sy
}
    11d2:	46bd      	mov	sp, r7
    11d4:	bc80      	pop	{r7}
    11d6:	4770      	bx	lr

000011d8 <shift_recieve_union>:

/* *
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
    11d8:	b480      	push	{r7}
    11da:	b083      	sub	sp, #12
    11dc:	af00      	add	r7, sp, #0
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
    11de:	f04f 0300 	mov.w	r3, #0
    11e2:	607b      	str	r3, [r7, #4]
    11e4:	e011      	b.n	120a <shift_recieve_union+0x32>
		receive_buf.u8[i] = receive_buf.u8[i+1];
    11e6:	687a      	ldr	r2, [r7, #4]
    11e8:	687b      	ldr	r3, [r7, #4]
    11ea:	f103 0101 	add.w	r1, r3, #1
    11ee:	f240 63c4 	movw	r3, #1732	; 0x6c4
    11f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11f6:	5c59      	ldrb	r1, [r3, r1]
    11f8:	f240 63c4 	movw	r3, #1732	; 0x6c4
    11fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1200:	5499      	strb	r1, [r3, r2]
 * removes the first uint8_t from the I2C recieve buffer.
 * sometimes the camera sends a zero as a first nibble
 * */
void shift_recieve_union(){
	int i ;
	for(i = 0; i < sizeof(receive_buf)-1; i ++){
    1202:	687b      	ldr	r3, [r7, #4]
    1204:	f103 0301 	add.w	r3, r3, #1
    1208:	607b      	str	r3, [r7, #4]
    120a:	687b      	ldr	r3, [r7, #4]
    120c:	2b62      	cmp	r3, #98	; 0x62
    120e:	d9ea      	bls.n	11e6 <shift_recieve_union+0xe>
		receive_buf.u8[i] = receive_buf.u8[i+1];
	}
}
    1210:	f107 070c 	add.w	r7, r7, #12
    1214:	46bd      	mov	sp, r7
    1216:	bc80      	pop	{r7}
    1218:	4770      	bx	lr
    121a:	bf00      	nop

0000121c <pixy_read_multiple>:

/* *
 * used to properly assign the data read into the i2c buffer to
 * the globally accessible pixy-data data structure
 * */
void pixy_read_multiple( void ){
    121c:	b580      	push	{r7, lr}
    121e:	b084      	sub	sp, #16
    1220:	af00      	add	r7, sp, #0
	int obj_index, buff_index;
	int i;


	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
    1222:	f04f 0300 	mov.w	r3, #0
    1226:	60fb      	str	r3, [r7, #12]
    1228:	e00c      	b.n	1244 <pixy_read_multiple+0x28>
		if (receive_buf.u16[i] != 0){
    122a:	68fa      	ldr	r2, [r7, #12]
    122c:	f240 63c4 	movw	r3, #1732	; 0x6c4
    1230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1234:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1238:	2b00      	cmp	r3, #0
    123a:	d107      	bne.n	124c <pixy_read_multiple+0x30>
	int obj_index, buff_index;
	int i;


	//check if the start bits match expected
	for(i=0; i < PIXY_RECIEVE_BUFF_SIZE / 2; i++){
    123c:	68fb      	ldr	r3, [r7, #12]
    123e:	f103 0301 	add.w	r3, r3, #1
    1242:	60fb      	str	r3, [r7, #12]
    1244:	68fb      	ldr	r3, [r7, #12]
    1246:	2b31      	cmp	r3, #49	; 0x31
    1248:	ddef      	ble.n	122a <pixy_read_multiple+0xe>
    124a:	e000      	b.n	124e <pixy_read_multiple+0x32>
		if (receive_buf.u16[i] != 0){
			break;
    124c:	bf00      	nop
		}
	}

	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }
    124e:	f240 63c4 	movw	r3, #1732	; 0x6c4
    1252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1256:	781b      	ldrb	r3, [r3, #0]
    1258:	2b00      	cmp	r3, #0
    125a:	d101      	bne.n	1260 <pixy_read_multiple+0x44>
    125c:	f7ff ffbc 	bl	11d8 <shift_recieve_union>

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
    1260:	f240 63c4 	movw	r3, #1732	; 0x6c4
    1264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1268:	881a      	ldrh	r2, [r3, #0]
    126a:	f64a 2355 	movw	r3, #43605	; 0xaa55
    126e:	429a      	cmp	r2, r3
    1270:	d108      	bne.n	1284 <pixy_read_multiple+0x68>
    1272:	f240 63c4 	movw	r3, #1732	; 0x6c4
    1276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    127a:	885a      	ldrh	r2, [r3, #2]
    127c:	f64a 2355 	movw	r3, #43605	; 0xaa55
    1280:	429a      	cmp	r2, r3
    1282:	d002      	beq.n	128a <pixy_read_multiple+0x6e>
    1284:	68fb      	ldr	r3, [r7, #12]
    1286:	2b31      	cmp	r3, #49	; 0x31
    1288:	dd5a      	ble.n	1340 <pixy_read_multiple+0x124>
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
    128a:	f04f 0300 	mov.w	r3, #0
    128e:	607b      	str	r3, [r7, #4]
    1290:	e04b      	b.n	132a <pixy_read_multiple+0x10e>
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
    1292:	f04f 0300 	mov.w	r3, #0
    1296:	60bb      	str	r3, [r7, #8]
    1298:	e02b      	b.n	12f2 <pixy_read_multiple+0xd6>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
    129a:	6879      	ldr	r1, [r7, #4]
    129c:	f8d7 c008 	ldr.w	ip, [r7, #8]
    12a0:	687a      	ldr	r2, [r7, #4]
    12a2:	4613      	mov	r3, r2
    12a4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    12a8:	ebc2 0303 	rsb	r3, r2, r3
    12ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    12b0:	ea4f 72d3 	mov.w	r2, r3, lsr #31
    12b4:	4413      	add	r3, r2
    12b6:	ea4f 0363 	mov.w	r3, r3, asr #1
    12ba:	461a      	mov	r2, r3
    12bc:	68bb      	ldr	r3, [r7, #8]
    12be:	4413      	add	r3, r2
    12c0:	f103 0201 	add.w	r2, r3, #1
    12c4:	f240 63c4 	movw	r3, #1732	; 0x6c4
    12c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12cc:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
    12d0:	f240 6298 	movw	r2, #1688	; 0x698
    12d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    12d8:	460b      	mov	r3, r1
    12da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    12de:	ebc1 0303 	rsb	r3, r1, r3
    12e2:	4463      	add	r3, ip
    12e4:	4601      	mov	r1, r0
    12e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
		for(buff_index = 0 ; buff_index < PIXY_UNION_U16_SIZE ; buff_index++){
    12ea:	68bb      	ldr	r3, [r7, #8]
    12ec:	f103 0301 	add.w	r3, r3, #1
    12f0:	60bb      	str	r3, [r7, #8]
    12f2:	68bb      	ldr	r3, [r7, #8]
    12f4:	2b06      	cmp	r3, #6
    12f6:	ddd0      	ble.n	129a <pixy_read_multiple+0x7e>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
		printf("id: %x\n\r",pixy_data[obj_index].o.id );
    12f8:	6879      	ldr	r1, [r7, #4]
    12fa:	f240 6298 	movw	r2, #1688	; 0x698
    12fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1302:	460b      	mov	r3, r1
    1304:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1308:	ebc1 0303 	rsb	r3, r1, r3
    130c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1310:	4413      	add	r3, r2
    1312:	889b      	ldrh	r3, [r3, #4]
    1314:	f24a 60b4 	movw	r0, #42676	; 0xa6b4
    1318:	f2c0 0000 	movt	r0, #0
    131c:	4619      	mov	r1, r3
    131e:	f003 fc09 	bl	4b34 <printf>
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
	}

	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
    1322:	687b      	ldr	r3, [r7, #4]
    1324:	f103 0301 	add.w	r3, r3, #1
    1328:	607b      	str	r3, [r7, #4]
    132a:	687b      	ldr	r3, [r7, #4]
    132c:	2b02      	cmp	r3, #2
    132e:	ddb0      	ble.n	1292 <pixy_read_multiple+0x76>
			pixy_data[obj_index].u16[buff_index] = receive_buf.u16[(obj_index*PIXY_UNION_U16_SIZE) + buff_index + 1];
		}
		printf("id: %x\n\r",pixy_data[obj_index].o.id );
	}

	update_pixy_data_flag = 0;
    1330:	f240 6384 	movw	r3, #1668	; 0x684
    1334:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1338:	f04f 0200 	mov.w	r2, #0
    133c:	601a      	str	r2, [r3, #0]
    133e:	e000      	b.n	1342 <pixy_read_multiple+0x126>
	if(receive_buf.u8[0] == 0){	shift_recieve_union(); }

	if((receive_buf.u16[0] != PIXY_START_WORD || receive_buf.u16[1] != PIXY_START_WORD) && i < PIXY_RECIEVE_BUFF_SIZE / 2){
		//printf("Bad start bits in buffer...\n\r");
		//bad data read from successful read
		return;
    1340:	bf00      	nop
		}
		printf("id: %x\n\r",pixy_data[obj_index].o.id );
	}

	update_pixy_data_flag = 0;
}
    1342:	f107 0710 	add.w	r7, r7, #16
    1346:	46bd      	mov	sp, r7
    1348:	bd80      	pop	{r7, pc}
    134a:	bf00      	nop

0000134c <process_pixy_i2c>:


/* *
 * update the global union holding the pixy data
 * */
void process_pixy_i2c( void ){
    134c:	b580      	push	{r7, lr}
    134e:	af00      	add	r7, sp, #0
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
    1350:	f240 70ec 	movw	r0, #2028	; 0x7ec
    1354:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1358:	f000 fe9e 	bl	2098 <MSS_I2C_get_status>
    135c:	4603      	mov	r3, r0
    135e:	2b00      	cmp	r3, #0
    1360:	d002      	beq.n	1368 <process_pixy_i2c+0x1c>
    1362:	2b01      	cmp	r3, #1
    1364:	d019      	beq.n	139a <process_pixy_i2c+0x4e>
    1366:	e009      	b.n	137c <process_pixy_i2c+0x30>
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
    1368:	f240 6384 	movw	r3, #1668	; 0x684
    136c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1370:	681b      	ldr	r3, [r3, #0]
    1372:	2b00      	cmp	r3, #0
    1374:	d013      	beq.n	139e <process_pixy_i2c+0x52>
				pixy_read_multiple();
    1376:	f7ff ff51 	bl	121c <pixy_read_multiple>
			}
			break;
    137a:	e011      	b.n	13a0 <process_pixy_i2c+0x54>
		case MSS_I2C_IN_PROGRESS:
			break;
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
    137c:	f240 70ec 	movw	r0, #2028	; 0x7ec
    1380:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1384:	f000 fe88 	bl	2098 <MSS_I2C_get_status>
    1388:	4603      	mov	r3, r0
    138a:	f24a 60c0 	movw	r0, #42688	; 0xa6c0
    138e:	f2c0 0000 	movt	r0, #0
    1392:	4619      	mov	r1, r3
    1394:	f003 fbce 	bl	4b34 <printf>
    1398:	e002      	b.n	13a0 <process_pixy_i2c+0x54>
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
		case MSS_I2C_IN_PROGRESS:
			break;
    139a:	bf00      	nop
    139c:	e000      	b.n	13a0 <process_pixy_i2c+0x54>
	switch(MSS_I2C_get_status(&g_mss_i2c1)){
		case MSS_I2C_SUCCESS:
			if (update_pixy_data_flag){
				pixy_read_multiple();
			}
			break;
    139e:	bf00      	nop
		case MSS_I2C_FAILED:
		case MSS_I2C_TIMED_OUT:
		default:
			printf("i2c transmission issues %x\n\r", MSS_I2C_get_status(&g_mss_i2c1));
	}//switch
}
    13a0:	bd80      	pop	{r7, pc}
    13a2:	bf00      	nop

000013a4 <init_ideal_pixy_dots>:

/* *
 * The desired follower bot's relative x-coordinate
 * */
void init_ideal_pixy_dots( void ){
    13a4:	b480      	push	{r7}
    13a6:	af00      	add	r7, sp, #0
	pixy_ideal_green.o.sync = 0;
    13a8:	f240 6388 	movw	r3, #1672	; 0x688
    13ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13b0:	f04f 0200 	mov.w	r2, #0
    13b4:	801a      	strh	r2, [r3, #0]
	pixy_ideal_green.o.crc = 0;
    13b6:	f240 6388 	movw	r3, #1672	; 0x688
    13ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13be:	f04f 0200 	mov.w	r2, #0
    13c2:	805a      	strh	r2, [r3, #2]

	pixy_ideal_green.o.id = 2;
    13c4:	f240 6388 	movw	r3, #1672	; 0x688
    13c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13cc:	f04f 0202 	mov.w	r2, #2
    13d0:	809a      	strh	r2, [r3, #4]

	pixy_ideal_green.o.x = 200;
    13d2:	f240 6388 	movw	r3, #1672	; 0x688
    13d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13da:	f04f 02c8 	mov.w	r2, #200	; 0xc8
    13de:	80da      	strh	r2, [r3, #6]
	pixy_ideal_green.o.y = 67;
    13e0:	f240 6388 	movw	r3, #1672	; 0x688
    13e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13e8:	f04f 0243 	mov.w	r2, #67	; 0x43
    13ec:	811a      	strh	r2, [r3, #8]

	pixy_ideal_green.o.width = 25;
    13ee:	f240 6388 	movw	r3, #1672	; 0x688
    13f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13f6:	f04f 0219 	mov.w	r2, #25
    13fa:	815a      	strh	r2, [r3, #10]
	pixy_ideal_green.o.height = 24;
    13fc:	f240 6388 	movw	r3, #1672	; 0x688
    1400:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1404:	f04f 0218 	mov.w	r2, #24
    1408:	819a      	strh	r2, [r3, #12]
}
    140a:	46bd      	mov	sp, r7
    140c:	bc80      	pop	{r7}
    140e:	4770      	bx	lr

00001410 <pixy_x_err>:

/* *
 * returns the magnitude and direction of the follower
 * bot's x-coordinate offset
 * */
int pixy_x_err( unsigned int *mag, unsigned int *dir){
    1410:	b480      	push	{r7}
    1412:	b085      	sub	sp, #20
    1414:	af00      	add	r7, sp, #0
    1416:	6078      	str	r0, [r7, #4]
    1418:	6039      	str	r1, [r7, #0]
	int obj_index;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
    141a:	f04f 0300 	mov.w	r3, #0
    141e:	60bb      	str	r3, [r7, #8]
    1420:	e013      	b.n	144a <pixy_x_err+0x3a>
		if (pixy_data[obj_index].o.id == 2){
    1422:	68b9      	ldr	r1, [r7, #8]
    1424:	f240 6298 	movw	r2, #1688	; 0x698
    1428:	f2c2 0200 	movt	r2, #8192	; 0x2000
    142c:	460b      	mov	r3, r1
    142e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1432:	ebc1 0303 	rsb	r3, r1, r3
    1436:	ea4f 0343 	mov.w	r3, r3, lsl #1
    143a:	4413      	add	r3, r2
    143c:	889b      	ldrh	r3, [r3, #4]
    143e:	2b02      	cmp	r3, #2
    1440:	d007      	beq.n	1452 <pixy_x_err+0x42>
 * */
int pixy_x_err( unsigned int *mag, unsigned int *dir){
	int obj_index;

	//look for desired object
	for (obj_index = 0; obj_index < PIXY_OBJECT_COUNT; obj_index++){
    1442:	68bb      	ldr	r3, [r7, #8]
    1444:	f103 0301 	add.w	r3, r3, #1
    1448:	60bb      	str	r3, [r7, #8]
    144a:	68bb      	ldr	r3, [r7, #8]
    144c:	2b02      	cmp	r3, #2
    144e:	dde8      	ble.n	1422 <pixy_x_err+0x12>
    1450:	e000      	b.n	1454 <pixy_x_err+0x44>
		if (pixy_data[obj_index].o.id == 2){
			break;
    1452:	bf00      	nop
		}
	}
//	printf("obj_index: %x\n\r",obj_index);
	//return if no object was found
	if(obj_index == PIXY_OBJECT_COUNT){
    1454:	68bb      	ldr	r3, [r7, #8]
    1456:	2b03      	cmp	r3, #3
    1458:	d10a      	bne.n	1470 <pixy_x_err+0x60>
		*mag = 0;
    145a:	687b      	ldr	r3, [r7, #4]
    145c:	f04f 0200 	mov.w	r2, #0
    1460:	601a      	str	r2, [r3, #0]
		*dir = 0;
    1462:	683b      	ldr	r3, [r7, #0]
    1464:	f04f 0200 	mov.w	r2, #0
    1468:	601a      	str	r2, [r3, #0]
		return 1;
    146a:	f04f 0301 	mov.w	r3, #1
    146e:	e03a      	b.n	14e6 <pixy_x_err+0xd6>
	}

	int err = pixy_ideal_green.o.x - pixy_data[obj_index].o.x;
    1470:	f240 6388 	movw	r3, #1672	; 0x688
    1474:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1478:	88db      	ldrh	r3, [r3, #6]
    147a:	4618      	mov	r0, r3
    147c:	68b9      	ldr	r1, [r7, #8]
    147e:	f240 6298 	movw	r2, #1688	; 0x698
    1482:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1486:	460b      	mov	r3, r1
    1488:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    148c:	ebc1 0303 	rsb	r3, r1, r3
    1490:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1494:	4413      	add	r3, r2
    1496:	88db      	ldrh	r3, [r3, #6]
    1498:	ebc3 0300 	rsb	r3, r3, r0
    149c:	60fb      	str	r3, [r7, #12]

	if(err < -5){
    149e:	68fb      	ldr	r3, [r7, #12]
    14a0:	f113 0f05 	cmn.w	r3, #5
    14a4:	da0a      	bge.n	14bc <pixy_x_err+0xac>
		*mag = -err;
    14a6:	68fb      	ldr	r3, [r7, #12]
    14a8:	f1c3 0300 	rsb	r3, r3, #0
    14ac:	461a      	mov	r2, r3
    14ae:	687b      	ldr	r3, [r7, #4]
    14b0:	601a      	str	r2, [r3, #0]
		*dir = 2;
    14b2:	683b      	ldr	r3, [r7, #0]
    14b4:	f04f 0202 	mov.w	r2, #2
    14b8:	601a      	str	r2, [r3, #0]
    14ba:	e012      	b.n	14e2 <pixy_x_err+0xd2>
	}
	else if (err > 5){
    14bc:	68fb      	ldr	r3, [r7, #12]
    14be:	2b05      	cmp	r3, #5
    14c0:	dd07      	ble.n	14d2 <pixy_x_err+0xc2>
		*mag = err;
    14c2:	68fa      	ldr	r2, [r7, #12]
    14c4:	687b      	ldr	r3, [r7, #4]
    14c6:	601a      	str	r2, [r3, #0]
		*dir = 1;
    14c8:	683b      	ldr	r3, [r7, #0]
    14ca:	f04f 0201 	mov.w	r2, #1
    14ce:	601a      	str	r2, [r3, #0]
    14d0:	e007      	b.n	14e2 <pixy_x_err+0xd2>
	}
	else{
		*dir = 0;
    14d2:	683b      	ldr	r3, [r7, #0]
    14d4:	f04f 0200 	mov.w	r2, #0
    14d8:	601a      	str	r2, [r3, #0]
		*mag = 0;
    14da:	687b      	ldr	r3, [r7, #4]
    14dc:	f04f 0200 	mov.w	r2, #0
    14e0:	601a      	str	r2, [r3, #0]
	}
	return 1;
    14e2:	f04f 0301 	mov.w	r3, #1
}
    14e6:	4618      	mov	r0, r3
    14e8:	f107 0714 	add.w	r7, r7, #20
    14ec:	46bd      	mov	sp, r7
    14ee:	bc80      	pop	{r7}
    14f0:	4770      	bx	lr
    14f2:	bf00      	nop

000014f4 <start_hardware_cont_timer>:

/* *
 * setup a continuous hardware timer with interrupt that reads
 * */
void start_hardware_cont_timer( void ){
    14f4:	b580      	push	{r7, lr}
    14f6:	af00      	add	r7, sp, #0
	MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
    14f8:	f04f 0000 	mov.w	r0, #0
    14fc:	f7ff fdee 	bl	10dc <MSS_TIM1_init>
	MSS_TIM1_load_background(PIXY_READ_PERIOD);
    1500:	f248 4080 	movw	r0, #33920	; 0x8480
    1504:	f2c0 001e 	movt	r0, #30
    1508:	f7ff fe38 	bl	117c <MSS_TIM1_load_background>
	MSS_TIM1_start();
    150c:	f7ff fe28 	bl	1160 <MSS_TIM1_start>
	MSS_TIM1_enable_irq();
    1510:	f7ff fe44 	bl	119c <MSS_TIM1_enable_irq>
}
    1514:	bd80      	pop	{r7, pc}
    1516:	bf00      	nop

00001518 <Timer1_IRQHandler>:

/* *
 * hardware timer down counting at 100MHz
 * hardware timer down counting
 * */
void Timer1_IRQHandler( void ){
    1518:	b580      	push	{r7, lr}
    151a:	b082      	sub	sp, #8
    151c:	af02      	add	r7, sp, #8
	MSS_I2C_read(&g_mss_i2c1, PIXY_I2C_DEFAULT_ADDR, receive_buf.u8, PIXY_RECIEVE_BUFF_SIZE, MSS_I2C_RELEASE_BUS);
    151e:	f04f 0300 	mov.w	r3, #0
    1522:	9300      	str	r3, [sp, #0]
    1524:	f240 70ec 	movw	r0, #2028	; 0x7ec
    1528:	f2c2 0000 	movt	r0, #8192	; 0x2000
    152c:	f04f 0154 	mov.w	r1, #84	; 0x54
    1530:	f240 62c4 	movw	r2, #1732	; 0x6c4
    1534:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1538:	f04f 033a 	mov.w	r3, #58	; 0x3a
    153c:	f001 fb04 	bl	2b48 <MSS_I2C_read>
	MSS_TIM1_clear_irq();
    1540:	f7ff fe3c 	bl	11bc <MSS_TIM1_clear_irq>
	update_pixy_data_flag = 1;
    1544:	f240 6384 	movw	r3, #1668	; 0x684
    1548:	f2c2 0300 	movt	r3, #8192	; 0x2000
    154c:	f04f 0201 	mov.w	r2, #1
    1550:	601a      	str	r2, [r3, #0]
}
    1552:	46bd      	mov	sp, r7
    1554:	bd80      	pop	{r7, pc}
    1556:	bf00      	nop

00001558 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
    1558:	f04f 30ff 	mov.w	r0, #4294967295
    155c:	4770      	bx	lr
    155e:	bf00      	nop

00001560 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
    1560:	e7fe      	b.n	1560 <_exit>
    1562:	bf00      	nop

00001564 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    1564:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    1568:	604b      	str	r3, [r1, #4]
    return 0;
}
    156a:	f04f 0000 	mov.w	r0, #0
    156e:	4770      	bx	lr

00001570 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
    1570:	f04f 0001 	mov.w	r0, #1
    1574:	4770      	bx	lr
    1576:	bf00      	nop

00001578 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
    1578:	f04f 0001 	mov.w	r0, #1
    157c:	4770      	bx	lr
    157e:	bf00      	nop

00001580 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
    1580:	f04f 0000 	mov.w	r0, #0
    1584:	4770      	bx	lr
    1586:	bf00      	nop

00001588 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
    1588:	f04f 30ff 	mov.w	r0, #4294967295
    158c:	4770      	bx	lr
    158e:	bf00      	nop

00001590 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
    1590:	f04f 0000 	mov.w	r0, #0
    1594:	4770      	bx	lr
    1596:	bf00      	nop

00001598 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    1598:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    159c:	604b      	str	r3, [r1, #4]
    return 0;
}
    159e:	f04f 0000 	mov.w	r0, #0
    15a2:	4770      	bx	lr

000015a4 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
    15a4:	f04f 30ff 	mov.w	r0, #4294967295
    15a8:	4770      	bx	lr
    15aa:	bf00      	nop

000015ac <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    15ac:	b508      	push	{r3, lr}
    errno = ECHILD;
    15ae:	f003 fa29 	bl	4a04 <__errno>
    15b2:	f04f 030a 	mov.w	r3, #10
    15b6:	6003      	str	r3, [r0, #0]
    return -1;
}
    15b8:	f04f 30ff 	mov.w	r0, #4294967295
    15bc:	bd08      	pop	{r3, pc}
    15be:	bf00      	nop

000015c0 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    15c0:	b508      	push	{r3, lr}
    errno = ENOENT;
    15c2:	f003 fa1f 	bl	4a04 <__errno>
    15c6:	f04f 0302 	mov.w	r3, #2
    15ca:	6003      	str	r3, [r0, #0]
    return -1;
}
    15cc:	f04f 30ff 	mov.w	r0, #4294967295
    15d0:	bd08      	pop	{r3, pc}
    15d2:	bf00      	nop

000015d4 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    15d4:	b508      	push	{r3, lr}
    errno = EMLINK;
    15d6:	f003 fa15 	bl	4a04 <__errno>
    15da:	f04f 031f 	mov.w	r3, #31
    15de:	6003      	str	r3, [r0, #0]
    return -1;
}
    15e0:	f04f 30ff 	mov.w	r0, #4294967295
    15e4:	bd08      	pop	{r3, pc}
    15e6:	bf00      	nop

000015e8 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    15e8:	b508      	push	{r3, lr}
    errno = EINVAL;
    15ea:	f003 fa0b 	bl	4a04 <__errno>
    15ee:	f04f 0316 	mov.w	r3, #22
    15f2:	6003      	str	r3, [r0, #0]
    return -1;
}
    15f4:	f04f 30ff 	mov.w	r0, #4294967295
    15f8:	bd08      	pop	{r3, pc}
    15fa:	bf00      	nop

000015fc <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    15fc:	b508      	push	{r3, lr}
    errno = EAGAIN;
    15fe:	f003 fa01 	bl	4a04 <__errno>
    1602:	f04f 030b 	mov.w	r3, #11
    1606:	6003      	str	r3, [r0, #0]
    return -1;
}
    1608:	f04f 30ff 	mov.w	r0, #4294967295
    160c:	bd08      	pop	{r3, pc}
    160e:	bf00      	nop

00001610 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    1610:	b508      	push	{r3, lr}
    errno = ENOMEM;
    1612:	f003 f9f7 	bl	4a04 <__errno>
    1616:	f04f 030c 	mov.w	r3, #12
    161a:	6003      	str	r3, [r0, #0]
    return -1;
}
    161c:	f04f 30ff 	mov.w	r0, #4294967295
    1620:	bd08      	pop	{r3, pc}
    1622:	bf00      	nop

00001624 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1624:	b538      	push	{r3, r4, r5, lr}
    1626:	4615      	mov	r5, r2
    1628:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    162a:	f240 53a4 	movw	r3, #1444	; 0x5a4
    162e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1632:	681b      	ldr	r3, [r3, #0]
    1634:	b983      	cbnz	r3, 1658 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1636:	f240 7050 	movw	r0, #1872	; 0x750
    163a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    163e:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    1642:	f04f 0203 	mov.w	r2, #3
    1646:	f000 fc7f 	bl	1f48 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    164a:	f240 53a4 	movw	r3, #1444	; 0x5a4
    164e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1652:	f04f 0201 	mov.w	r2, #1
    1656:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    1658:	f240 7050 	movw	r0, #1872	; 0x750
    165c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1660:	4629      	mov	r1, r5
    1662:	4622      	mov	r2, r4
    1664:	f000 f834 	bl	16d0 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1668:	4620      	mov	r0, r4
    166a:	bd38      	pop	{r3, r4, r5, pc}

0000166c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    166c:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    166e:	f240 53a4 	movw	r3, #1444	; 0x5a4
    1672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1676:	685b      	ldr	r3, [r3, #4]
    1678:	b943      	cbnz	r3, 168c <_sbrk+0x20>
    {
      heap_end = &_end;
    167a:	f240 53a4 	movw	r3, #1444	; 0x5a4
    167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1682:	f640 0268 	movw	r2, #2152	; 0x868
    1686:	f2c2 0200 	movt	r2, #8192	; 0x2000
    168a:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
    168c:	f240 53a4 	movw	r3, #1444	; 0x5a4
    1690:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1694:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1696:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
    169a:	4410      	add	r0, r2
    169c:	4283      	cmp	r3, r0
    169e:	d20f      	bcs.n	16c0 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    16a0:	f04f 0000 	mov.w	r0, #0
    16a4:	f04f 0101 	mov.w	r1, #1
    16a8:	f24a 62e0 	movw	r2, #42720	; 0xa6e0
    16ac:	f2c0 0200 	movt	r2, #0
    16b0:	f04f 0319 	mov.w	r3, #25
    16b4:	f7ff ffb6 	bl	1624 <_write_r>
      _exit (1);
    16b8:	f04f 0001 	mov.w	r0, #1
    16bc:	f7ff ff50 	bl	1560 <_exit>
    }
  
    heap_end += incr;
    16c0:	f240 53a4 	movw	r3, #1444	; 0x5a4
    16c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16c8:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
    16ca:	4610      	mov	r0, r2
    16cc:	bd08      	pop	{r3, pc}
    16ce:	bf00      	nop

000016d0 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    16d0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    16d4:	f240 7350 	movw	r3, #1872	; 0x750
    16d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16dc:	4298      	cmp	r0, r3
    16de:	d006      	beq.n	16ee <MSS_UART_polled_tx+0x1e>
    16e0:	f240 7328 	movw	r3, #1832	; 0x728
    16e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e8:	4298      	cmp	r0, r3
    16ea:	d000      	beq.n	16ee <MSS_UART_polled_tx+0x1e>
    16ec:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    16ee:	b901      	cbnz	r1, 16f2 <MSS_UART_polled_tx+0x22>
    16f0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    16f2:	b902      	cbnz	r2, 16f6 <MSS_UART_polled_tx+0x26>
    16f4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    16f6:	f240 7350 	movw	r3, #1872	; 0x750
    16fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16fe:	4298      	cmp	r0, r3
    1700:	d005      	beq.n	170e <MSS_UART_polled_tx+0x3e>
    1702:	f240 7328 	movw	r3, #1832	; 0x728
    1706:	f2c2 0300 	movt	r3, #8192	; 0x2000
    170a:	4298      	cmp	r0, r3
    170c:	d133      	bne.n	1776 <MSS_UART_polled_tx+0xa6>
    170e:	1e13      	subs	r3, r2, #0
    1710:	bf18      	it	ne
    1712:	2301      	movne	r3, #1
    1714:	2900      	cmp	r1, #0
    1716:	bf0c      	ite	eq
    1718:	2300      	moveq	r3, #0
    171a:	f003 0301 	andne.w	r3, r3, #1
    171e:	2b00      	cmp	r3, #0
    1720:	d029      	beq.n	1776 <MSS_UART_polled_tx+0xa6>
    1722:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1726:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1728:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    172c:	6803      	ldr	r3, [r0, #0]
    172e:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
    1730:	f890 c00a 	ldrb.w	ip, [r0, #10]
    1734:	ea43 0c0c 	orr.w	ip, r3, ip
    1738:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    173c:	f013 0f20 	tst.w	r3, #32
    1740:	d017      	beq.n	1772 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1742:	2a0f      	cmp	r2, #15
    1744:	d904      	bls.n	1750 <MSS_UART_polled_tx+0x80>
    1746:	4656      	mov	r6, sl
    1748:	46bc      	mov	ip, r7
    174a:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    174c:	440f      	add	r7, r1
    174e:	e004      	b.n	175a <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1750:	b90a      	cbnz	r2, 1756 <MSS_UART_polled_tx+0x86>
    1752:	4643      	mov	r3, r8
    1754:	e00b      	b.n	176e <MSS_UART_polled_tx+0x9e>
    1756:	4616      	mov	r6, r2
    1758:	e7f6      	b.n	1748 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    175a:	6804      	ldr	r4, [r0, #0]
    175c:	5cfd      	ldrb	r5, [r7, r3]
    175e:	7025      	strb	r5, [r4, #0]
    1760:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1764:	f103 0301 	add.w	r3, r3, #1
    1768:	429e      	cmp	r6, r3
    176a:	d8f6      	bhi.n	175a <MSS_UART_polled_tx+0x8a>
    176c:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    176e:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
    1772:	2a00      	cmp	r2, #0
    1774:	d1da      	bne.n	172c <MSS_UART_polled_tx+0x5c>
    }
}
    1776:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
    177a:	4770      	bx	lr

0000177c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    177c:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    177e:	f240 7350 	movw	r3, #1872	; 0x750
    1782:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1786:	4298      	cmp	r0, r3
    1788:	d006      	beq.n	1798 <MSS_UART_polled_tx_string+0x1c>
    178a:	f240 7328 	movw	r3, #1832	; 0x728
    178e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1792:	4298      	cmp	r0, r3
    1794:	d000      	beq.n	1798 <MSS_UART_polled_tx_string+0x1c>
    1796:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1798:	b901      	cbnz	r1, 179c <MSS_UART_polled_tx_string+0x20>
    179a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    179c:	f240 7350 	movw	r3, #1872	; 0x750
    17a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17a4:	4298      	cmp	r0, r3
    17a6:	d005      	beq.n	17b4 <MSS_UART_polled_tx_string+0x38>
    17a8:	f240 7328 	movw	r3, #1832	; 0x728
    17ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17b0:	4298      	cmp	r0, r3
    17b2:	d128      	bne.n	1806 <MSS_UART_polled_tx_string+0x8a>
    17b4:	b339      	cbz	r1, 1806 <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    17b6:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    17b8:	b32d      	cbz	r5, 1806 <MSS_UART_polled_tx_string+0x8a>
    17ba:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    17be:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    17c0:	6804      	ldr	r4, [r0, #0]
    17c2:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
    17c4:	7a82      	ldrb	r2, [r0, #10]
    17c6:	ea43 0202 	orr.w	r2, r3, r2
    17ca:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
    17cc:	f013 0f20 	tst.w	r3, #32
    17d0:	d0f7      	beq.n	17c2 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    17d2:	b1c5      	cbz	r5, 1806 <MSS_UART_polled_tx_string+0x8a>
    17d4:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    17d6:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    17da:	6802      	ldr	r2, [r0, #0]
    17dc:	b2ed      	uxtb	r5, r5
    17de:	7015      	strb	r5, [r2, #0]
                ++fill_size;
    17e0:	f103 0301 	add.w	r3, r3, #1
    17e4:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    17e8:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    17ea:	2b0f      	cmp	r3, #15
    17ec:	bf8c      	ite	hi
    17ee:	2200      	movhi	r2, #0
    17f0:	2201      	movls	r2, #1
    17f2:	2d00      	cmp	r5, #0
    17f4:	bf0c      	ite	eq
    17f6:	2200      	moveq	r2, #0
    17f8:	f002 0201 	andne.w	r2, r2, #1
    17fc:	2a00      	cmp	r2, #0
    17fe:	d1ec      	bne.n	17da <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1800:	b10d      	cbz	r5, 1806 <MSS_UART_polled_tx_string+0x8a>
    1802:	46a4      	mov	ip, r4
    1804:	e7dc      	b.n	17c0 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    1806:	bcf0      	pop	{r4, r5, r6, r7}
    1808:	4770      	bx	lr
    180a:	bf00      	nop

0000180c <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    180c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    180e:	f240 7350 	movw	r3, #1872	; 0x750
    1812:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1816:	4298      	cmp	r0, r3
    1818:	d006      	beq.n	1828 <MSS_UART_irq_tx+0x1c>
    181a:	f240 7328 	movw	r3, #1832	; 0x728
    181e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1822:	4298      	cmp	r0, r3
    1824:	d000      	beq.n	1828 <MSS_UART_irq_tx+0x1c>
    1826:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1828:	b901      	cbnz	r1, 182c <MSS_UART_irq_tx+0x20>
    182a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    182c:	b90a      	cbnz	r2, 1832 <MSS_UART_irq_tx+0x26>
    182e:	be00      	bkpt	0x0000
    1830:	e036      	b.n	18a0 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1832:	2900      	cmp	r1, #0
    1834:	d034      	beq.n	18a0 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1836:	f240 7350 	movw	r3, #1872	; 0x750
    183a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    183e:	4298      	cmp	r0, r3
    1840:	d005      	beq.n	184e <MSS_UART_irq_tx+0x42>
    1842:	f240 7328 	movw	r3, #1832	; 0x728
    1846:	f2c2 0300 	movt	r3, #8192	; 0x2000
    184a:	4298      	cmp	r0, r3
    184c:	d128      	bne.n	18a0 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    184e:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
    1850:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
    1852:	f04f 0300 	mov.w	r3, #0
    1856:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1858:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    185a:	b219      	sxth	r1, r3
    185c:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1860:	f003 031f 	and.w	r3, r3, #31
    1864:	f04f 0201 	mov.w	r2, #1
    1868:	fa02 f403 	lsl.w	r4, r2, r3
    186c:	f24e 1300 	movw	r3, #57600	; 0xe100
    1870:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1874:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1878:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    187c:	f641 21b5 	movw	r1, #6837	; 0x1ab5
    1880:	f2c0 0100 	movt	r1, #0
    1884:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    1886:	6841      	ldr	r1, [r0, #4]
    1888:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    188c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    188e:	b208      	sxth	r0, r1
    1890:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1894:	f001 011f 	and.w	r1, r1, #31
    1898:	fa02 f201 	lsl.w	r2, r2, r1
    189c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    18a0:	bc10      	pop	{r4}
    18a2:	4770      	bx	lr

000018a4 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    18a4:	f240 7350 	movw	r3, #1872	; 0x750
    18a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18ac:	4298      	cmp	r0, r3
    18ae:	d009      	beq.n	18c4 <MSS_UART_tx_complete+0x20>
    18b0:	f240 7328 	movw	r3, #1832	; 0x728
    18b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18b8:	4298      	cmp	r0, r3
    18ba:	d003      	beq.n	18c4 <MSS_UART_tx_complete+0x20>
    18bc:	be00      	bkpt	0x0000
    18be:	f04f 0000 	mov.w	r0, #0
    18c2:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    18c4:	6803      	ldr	r3, [r0, #0]
    18c6:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    18c8:	7a82      	ldrb	r2, [r0, #10]
    18ca:	ea43 0202 	orr.w	r2, r3, r2
    18ce:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    18d0:	6902      	ldr	r2, [r0, #16]
    18d2:	b112      	cbz	r2, 18da <MSS_UART_tx_complete+0x36>
    18d4:	f04f 0000 	mov.w	r0, #0
    18d8:	4770      	bx	lr
    18da:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
    18de:	4770      	bx	lr

000018e0 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    18e0:	b410      	push	{r4}
    18e2:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    18e4:	f240 7050 	movw	r0, #1872	; 0x750
    18e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18ec:	4283      	cmp	r3, r0
    18ee:	d006      	beq.n	18fe <MSS_UART_get_rx+0x1e>
    18f0:	f240 7028 	movw	r0, #1832	; 0x728
    18f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18f8:	4283      	cmp	r3, r0
    18fa:	d000      	beq.n	18fe <MSS_UART_get_rx+0x1e>
    18fc:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    18fe:	b901      	cbnz	r1, 1902 <MSS_UART_get_rx+0x22>
    1900:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    1902:	b902      	cbnz	r2, 1906 <MSS_UART_get_rx+0x26>
    1904:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1906:	f240 7050 	movw	r0, #1872	; 0x750
    190a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    190e:	4283      	cmp	r3, r0
    1910:	d005      	beq.n	191e <MSS_UART_get_rx+0x3e>
    1912:	f240 7028 	movw	r0, #1832	; 0x728
    1916:	f2c2 0000 	movt	r0, #8192	; 0x2000
    191a:	4283      	cmp	r3, r0
    191c:	d12a      	bne.n	1974 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    191e:	1e10      	subs	r0, r2, #0
    1920:	bf18      	it	ne
    1922:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1924:	2900      	cmp	r1, #0
    1926:	bf0c      	ite	eq
    1928:	2400      	moveq	r4, #0
    192a:	f000 0401 	andne.w	r4, r0, #1
    192e:	b30c      	cbz	r4, 1974 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1930:	681c      	ldr	r4, [r3, #0]
    1932:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    1936:	7a9c      	ldrb	r4, [r3, #10]
    1938:	ea4c 0404 	orr.w	r4, ip, r4
    193c:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    193e:	ea1c 0f00 	tst.w	ip, r0
    1942:	d017      	beq.n	1974 <MSS_UART_get_rx+0x94>
    1944:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1948:	681c      	ldr	r4, [r3, #0]
    194a:	f894 c000 	ldrb.w	ip, [r4]
    194e:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
    1952:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
    1956:	681c      	ldr	r4, [r3, #0]
    1958:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
    195c:	7a9c      	ldrb	r4, [r3, #10]
    195e:	ea4c 0404 	orr.w	r4, ip, r4
    1962:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1964:	4282      	cmp	r2, r0
    1966:	bf94      	ite	ls
    1968:	2400      	movls	r4, #0
    196a:	f00c 0401 	andhi.w	r4, ip, #1
    196e:	2c00      	cmp	r4, #0
    1970:	d1ea      	bne.n	1948 <MSS_UART_get_rx+0x68>
    1972:	e001      	b.n	1978 <MSS_UART_get_rx+0x98>
    1974:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
    1978:	bc10      	pop	{r4}
    197a:	4770      	bx	lr

0000197c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    197c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    197e:	f240 7350 	movw	r3, #1872	; 0x750
    1982:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1986:	4298      	cmp	r0, r3
    1988:	d007      	beq.n	199a <MSS_UART_enable_irq+0x1e>
    198a:	f240 7328 	movw	r3, #1832	; 0x728
    198e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1992:	4298      	cmp	r0, r3
    1994:	d001      	beq.n	199a <MSS_UART_enable_irq+0x1e>
    1996:	be00      	bkpt	0x0000
    1998:	e022      	b.n	19e0 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    199a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    199c:	fa0f fc83 	sxth.w	ip, r3
    19a0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    19a4:	f003 031f 	and.w	r3, r3, #31
    19a8:	f04f 0201 	mov.w	r2, #1
    19ac:	fa02 f403 	lsl.w	r4, r2, r3
    19b0:	f24e 1300 	movw	r3, #57600	; 0xe100
    19b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    19b8:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
    19bc:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    19c0:	6804      	ldr	r4, [r0, #0]
    19c2:	f894 c004 	ldrb.w	ip, [r4, #4]
    19c6:	ea41 010c 	orr.w	r1, r1, ip
    19ca:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    19cc:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    19ce:	b208      	sxth	r0, r1
    19d0:	ea4f 1050 	mov.w	r0, r0, lsr #5
    19d4:	f001 011f 	and.w	r1, r1, #31
    19d8:	fa02 f201 	lsl.w	r2, r2, r1
    19dc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    19e0:	bc10      	pop	{r4}
    19e2:	4770      	bx	lr

000019e4 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    19e4:	f240 7350 	movw	r3, #1872	; 0x750
    19e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ec:	4298      	cmp	r0, r3
    19ee:	d007      	beq.n	1a00 <MSS_UART_disable_irq+0x1c>
    19f0:	f240 7328 	movw	r3, #1832	; 0x728
    19f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19f8:	4298      	cmp	r0, r3
    19fa:	d001      	beq.n	1a00 <MSS_UART_disable_irq+0x1c>
    19fc:	be00      	bkpt	0x0000
    19fe:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    1a00:	6803      	ldr	r3, [r0, #0]
    1a02:	791a      	ldrb	r2, [r3, #4]
    1a04:	ea22 0201 	bic.w	r2, r2, r1
    1a08:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1a0a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1a0c:	b218      	sxth	r0, r3
    1a0e:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1a12:	f003 031f 	and.w	r3, r3, #31
    1a16:	f04f 0201 	mov.w	r2, #1
    1a1a:	fa02 f203 	lsl.w	r2, r2, r3
    1a1e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1a22:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1a26:	f100 0c60 	add.w	ip, r0, #96	; 0x60
    1a2a:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
    1a2e:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1a30:	bf01      	itttt	eq
    1a32:	f24e 1300 	movweq	r3, #57600	; 0xe100
    1a36:	f2ce 0300 	movteq	r3, #57344	; 0xe000
    1a3a:	3020      	addeq	r0, #32
    1a3c:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
    1a40:	4770      	bx	lr
    1a42:	bf00      	nop

00001a44 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1a44:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1a46:	f240 7350 	movw	r3, #1872	; 0x750
    1a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a4e:	4298      	cmp	r0, r3
    1a50:	d007      	beq.n	1a62 <MSS_UART_isr+0x1e>
    1a52:	f240 7328 	movw	r3, #1832	; 0x728
    1a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a5a:	4298      	cmp	r0, r3
    1a5c:	d001      	beq.n	1a62 <MSS_UART_isr+0x1e>
    1a5e:	be00      	bkpt	0x0000
    1a60:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1a62:	6803      	ldr	r3, [r0, #0]
    1a64:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
    1a66:	f003 030f 	and.w	r3, r3, #15
    1a6a:	2b0c      	cmp	r3, #12
    1a6c:	d820      	bhi.n	1ab0 <MSS_UART_isr+0x6c>
    1a6e:	e8df f003 	tbb	[pc, r3]
    1a72:	1f07      	.short	0x1f07
    1a74:	1f131f0d 	.word	0x1f131f0d
    1a78:	1f1f1f19 	.word	0x1f1f1f19
    1a7c:	1f1f      	.short	0x1f1f
    1a7e:	13          	.byte	0x13
    1a7f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1a80:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1a82:	b90b      	cbnz	r3, 1a88 <MSS_UART_isr+0x44>
    1a84:	be00      	bkpt	0x0000
    1a86:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1a88:	4798      	blx	r3
    1a8a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    1a8c:	6a03      	ldr	r3, [r0, #32]
    1a8e:	b90b      	cbnz	r3, 1a94 <MSS_UART_isr+0x50>
    1a90:	be00      	bkpt	0x0000
    1a92:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
    1a94:	4798      	blx	r3
    1a96:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1a98:	69c3      	ldr	r3, [r0, #28]
    1a9a:	b90b      	cbnz	r3, 1aa0 <MSS_UART_isr+0x5c>
    1a9c:	be00      	bkpt	0x0000
    1a9e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
    1aa0:	4798      	blx	r3
    1aa2:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1aa4:	6983      	ldr	r3, [r0, #24]
    1aa6:	b90b      	cbnz	r3, 1aac <MSS_UART_isr+0x68>
    1aa8:	be00      	bkpt	0x0000
    1aaa:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
    1aac:	4798      	blx	r3
    1aae:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1ab0:	be00      	bkpt	0x0000
    1ab2:	bd08      	pop	{r3, pc}

00001ab4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1ab4:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ab6:	f240 7350 	movw	r3, #1872	; 0x750
    1aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1abe:	4298      	cmp	r0, r3
    1ac0:	d006      	beq.n	1ad0 <default_tx_handler+0x1c>
    1ac2:	f240 7328 	movw	r3, #1832	; 0x728
    1ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aca:	4298      	cmp	r0, r3
    1acc:	d000      	beq.n	1ad0 <default_tx_handler+0x1c>
    1ace:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1ad0:	68c2      	ldr	r2, [r0, #12]
    1ad2:	b902      	cbnz	r2, 1ad6 <default_tx_handler+0x22>
    1ad4:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1ad6:	6901      	ldr	r1, [r0, #16]
    1ad8:	b901      	cbnz	r1, 1adc <default_tx_handler+0x28>
    1ada:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1adc:	f240 7350 	movw	r3, #1872	; 0x750
    1ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ae4:	4298      	cmp	r0, r3
    1ae6:	d005      	beq.n	1af4 <default_tx_handler+0x40>
    1ae8:	f240 7328 	movw	r3, #1832	; 0x728
    1aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1af0:	4298      	cmp	r0, r3
    1af2:	d130      	bne.n	1b56 <default_tx_handler+0xa2>
    1af4:	2a00      	cmp	r2, #0
    1af6:	d02e      	beq.n	1b56 <default_tx_handler+0xa2>
    1af8:	2900      	cmp	r1, #0
    1afa:	d02c      	beq.n	1b56 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1afc:	6803      	ldr	r3, [r0, #0]
    1afe:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1b00:	7a82      	ldrb	r2, [r0, #10]
    1b02:	ea43 0202 	orr.w	r2, r3, r2
    1b06:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1b08:	f013 0f20 	tst.w	r3, #32
    1b0c:	d01a      	beq.n	1b44 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1b0e:	6902      	ldr	r2, [r0, #16]
    1b10:	6943      	ldr	r3, [r0, #20]
    1b12:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1b16:	2b0f      	cmp	r3, #15
    1b18:	d904      	bls.n	1b24 <default_tx_handler+0x70>
    1b1a:	f04f 0c10 	mov.w	ip, #16
    1b1e:	f04f 0300 	mov.w	r3, #0
    1b22:	e002      	b.n	1b2a <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1b24:	b173      	cbz	r3, 1b44 <default_tx_handler+0x90>
    1b26:	469c      	mov	ip, r3
    1b28:	e7f9      	b.n	1b1e <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1b2a:	6802      	ldr	r2, [r0, #0]
    1b2c:	68c4      	ldr	r4, [r0, #12]
    1b2e:	6941      	ldr	r1, [r0, #20]
    1b30:	5c61      	ldrb	r1, [r4, r1]
    1b32:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
    1b34:	6942      	ldr	r2, [r0, #20]
    1b36:	f102 0201 	add.w	r2, r2, #1
    1b3a:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1b3c:	f103 0301 	add.w	r3, r3, #1
    1b40:	4563      	cmp	r3, ip
    1b42:	d3f2      	bcc.n	1b2a <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1b44:	6942      	ldr	r2, [r0, #20]
    1b46:	6903      	ldr	r3, [r0, #16]
    1b48:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1b4a:	bf01      	itttt	eq
    1b4c:	2300      	moveq	r3, #0
    1b4e:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1b50:	6842      	ldreq	r2, [r0, #4]
    1b52:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
    1b56:	bc10      	pop	{r4}
    1b58:	4770      	bx	lr
    1b5a:	bf00      	nop

00001b5c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    1b5c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1b5e:	f240 7350 	movw	r3, #1872	; 0x750
    1b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b66:	4298      	cmp	r0, r3
    1b68:	d006      	beq.n	1b78 <MSS_UART_set_rx_handler+0x1c>
    1b6a:	f240 7328 	movw	r3, #1832	; 0x728
    1b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b72:	4298      	cmp	r0, r3
    1b74:	d000      	beq.n	1b78 <MSS_UART_set_rx_handler+0x1c>
    1b76:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1b78:	b901      	cbnz	r1, 1b7c <MSS_UART_set_rx_handler+0x20>
    1b7a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    1b7c:	2ac0      	cmp	r2, #192	; 0xc0
    1b7e:	d900      	bls.n	1b82 <MSS_UART_set_rx_handler+0x26>
    1b80:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1b82:	f240 7350 	movw	r3, #1872	; 0x750
    1b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b8a:	4298      	cmp	r0, r3
    1b8c:	d005      	beq.n	1b9a <MSS_UART_set_rx_handler+0x3e>
    1b8e:	f240 7328 	movw	r3, #1832	; 0x728
    1b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b96:	4298      	cmp	r0, r3
    1b98:	d12f      	bne.n	1bfa <MSS_UART_set_rx_handler+0x9e>
    1b9a:	2ac0      	cmp	r2, #192	; 0xc0
    1b9c:	bf8c      	ite	hi
    1b9e:	2300      	movhi	r3, #0
    1ba0:	2301      	movls	r3, #1
    1ba2:	2900      	cmp	r1, #0
    1ba4:	bf0c      	ite	eq
    1ba6:	2300      	moveq	r3, #0
    1ba8:	f003 0301 	andne.w	r3, r3, #1
    1bac:	b32b      	cbz	r3, 1bfa <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    1bae:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1bb0:	6803      	ldr	r3, [r0, #0]
    1bb2:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
    1bb6:	f042 020a 	orr.w	r2, r2, #10
    1bba:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1bbc:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1bbe:	b219      	sxth	r1, r3
    1bc0:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1bc4:	f003 031f 	and.w	r3, r3, #31
    1bc8:	f04f 0201 	mov.w	r2, #1
    1bcc:	fa02 f403 	lsl.w	r4, r2, r3
    1bd0:	f24e 1300 	movw	r3, #57600	; 0xe100
    1bd4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1bd8:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1bdc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1be0:	6841      	ldr	r1, [r0, #4]
    1be2:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1be6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1be8:	b208      	sxth	r0, r1
    1bea:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1bee:	f001 011f 	and.w	r1, r1, #31
    1bf2:	fa02 f201 	lsl.w	r2, r2, r1
    1bf6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1bfa:	bc10      	pop	{r4}
    1bfc:	4770      	bx	lr
    1bfe:	bf00      	nop

00001c00 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1c00:	f240 7350 	movw	r3, #1872	; 0x750
    1c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c08:	4298      	cmp	r0, r3
    1c0a:	d007      	beq.n	1c1c <MSS_UART_set_loopback+0x1c>
    1c0c:	f240 7328 	movw	r3, #1832	; 0x728
    1c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c14:	4298      	cmp	r0, r3
    1c16:	d001      	beq.n	1c1c <MSS_UART_set_loopback+0x1c>
    1c18:	be00      	bkpt	0x0000
    1c1a:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    1c1c:	b929      	cbnz	r1, 1c2a <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    1c1e:	6843      	ldr	r3, [r0, #4]
    1c20:	f04f 0200 	mov.w	r2, #0
    1c24:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1c28:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    1c2a:	6843      	ldr	r3, [r0, #4]
    1c2c:	f04f 0201 	mov.w	r2, #1
    1c30:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1c34:	4770      	bx	lr
    1c36:	bf00      	nop

00001c38 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1c38:	4668      	mov	r0, sp
    1c3a:	f020 0107 	bic.w	r1, r0, #7
    1c3e:	468d      	mov	sp, r1
    1c40:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
    1c42:	f240 7050 	movw	r0, #1872	; 0x750
    1c46:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1c4a:	f7ff fefb 	bl	1a44 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1c4e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c52:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c56:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1c5a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
    1c5e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    1c62:	4685      	mov	sp, r0
    1c64:	4770      	bx	lr
    1c66:	bf00      	nop

00001c68 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1c68:	4668      	mov	r0, sp
    1c6a:	f020 0107 	bic.w	r1, r0, #7
    1c6e:	468d      	mov	sp, r1
    1c70:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
    1c72:	f240 7028 	movw	r0, #1832	; 0x728
    1c76:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1c7a:	f7ff fee3 	bl	1a44 <MSS_UART_isr>
    1c7e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c82:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c86:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1c8a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
    1c8e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    1c92:	4685      	mov	sp, r0
    1c94:	4770      	bx	lr
    1c96:	bf00      	nop

00001c98 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1c98:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1c9a:	f240 7350 	movw	r3, #1872	; 0x750
    1c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ca2:	4298      	cmp	r0, r3
    1ca4:	d006      	beq.n	1cb4 <MSS_UART_set_rxstatus_handler+0x1c>
    1ca6:	f240 7328 	movw	r3, #1832	; 0x728
    1caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cae:	4298      	cmp	r0, r3
    1cb0:	d000      	beq.n	1cb4 <MSS_UART_set_rxstatus_handler+0x1c>
    1cb2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1cb4:	b901      	cbnz	r1, 1cb8 <MSS_UART_set_rxstatus_handler+0x20>
    1cb6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1cb8:	f240 7350 	movw	r3, #1872	; 0x750
    1cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cc0:	4298      	cmp	r0, r3
    1cc2:	d005      	beq.n	1cd0 <MSS_UART_set_rxstatus_handler+0x38>
    1cc4:	f240 7328 	movw	r3, #1832	; 0x728
    1cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ccc:	4298      	cmp	r0, r3
    1cce:	d120      	bne.n	1d12 <MSS_UART_set_rxstatus_handler+0x7a>
    1cd0:	b1f9      	cbz	r1, 1d12 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    1cd2:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1cd4:	8903      	ldrh	r3, [r0, #8]
    1cd6:	b219      	sxth	r1, r3
    1cd8:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1cdc:	f003 031f 	and.w	r3, r3, #31
    1ce0:	f04f 0201 	mov.w	r2, #1
    1ce4:	fa02 f403 	lsl.w	r4, r2, r3
    1ce8:	f24e 1300 	movw	r3, #57600	; 0xe100
    1cec:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1cf0:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1cf4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    1cf8:	6841      	ldr	r1, [r0, #4]
    1cfa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1cfe:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1d00:	b208      	sxth	r0, r1
    1d02:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1d06:	f001 011f 	and.w	r1, r1, #31
    1d0a:	fa02 f201 	lsl.w	r2, r2, r1
    1d0e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1d12:	bc10      	pop	{r4}
    1d14:	4770      	bx	lr
    1d16:	bf00      	nop

00001d18 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1d18:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1d1a:	f240 7350 	movw	r3, #1872	; 0x750
    1d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d22:	4298      	cmp	r0, r3
    1d24:	d006      	beq.n	1d34 <MSS_UART_set_tx_handler+0x1c>
    1d26:	f240 7328 	movw	r3, #1832	; 0x728
    1d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d2e:	4298      	cmp	r0, r3
    1d30:	d000      	beq.n	1d34 <MSS_UART_set_tx_handler+0x1c>
    1d32:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1d34:	b901      	cbnz	r1, 1d38 <MSS_UART_set_tx_handler+0x20>
    1d36:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1d38:	f240 7350 	movw	r3, #1872	; 0x750
    1d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d40:	4298      	cmp	r0, r3
    1d42:	d005      	beq.n	1d50 <MSS_UART_set_tx_handler+0x38>
    1d44:	f240 7328 	movw	r3, #1832	; 0x728
    1d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d4c:	4298      	cmp	r0, r3
    1d4e:	d124      	bne.n	1d9a <MSS_UART_set_tx_handler+0x82>
    1d50:	b319      	cbz	r1, 1d9a <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    1d52:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    1d54:	f04f 0300 	mov.w	r3, #0
    1d58:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
    1d5a:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1d5c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1d5e:	b219      	sxth	r1, r3
    1d60:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1d64:	f003 031f 	and.w	r3, r3, #31
    1d68:	f04f 0201 	mov.w	r2, #1
    1d6c:	fa02 f403 	lsl.w	r4, r2, r3
    1d70:	f24e 1300 	movw	r3, #57600	; 0xe100
    1d74:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1d78:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1d7c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    1d80:	6841      	ldr	r1, [r0, #4]
    1d82:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1d86:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1d88:	b208      	sxth	r0, r1
    1d8a:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1d8e:	f001 011f 	and.w	r1, r1, #31
    1d92:	fa02 f201 	lsl.w	r2, r2, r1
    1d96:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1d9a:	bc10      	pop	{r4}
    1d9c:	4770      	bx	lr
    1d9e:	bf00      	nop

00001da0 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1da0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1da2:	f240 7350 	movw	r3, #1872	; 0x750
    1da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1daa:	4298      	cmp	r0, r3
    1dac:	d006      	beq.n	1dbc <MSS_UART_set_modemstatus_handler+0x1c>
    1dae:	f240 7328 	movw	r3, #1832	; 0x728
    1db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1db6:	4298      	cmp	r0, r3
    1db8:	d000      	beq.n	1dbc <MSS_UART_set_modemstatus_handler+0x1c>
    1dba:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1dbc:	b901      	cbnz	r1, 1dc0 <MSS_UART_set_modemstatus_handler+0x20>
    1dbe:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1dc0:	f240 7350 	movw	r3, #1872	; 0x750
    1dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dc8:	4298      	cmp	r0, r3
    1dca:	d005      	beq.n	1dd8 <MSS_UART_set_modemstatus_handler+0x38>
    1dcc:	f240 7328 	movw	r3, #1832	; 0x728
    1dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd4:	4298      	cmp	r0, r3
    1dd6:	d120      	bne.n	1e1a <MSS_UART_set_modemstatus_handler+0x7a>
    1dd8:	b1f9      	cbz	r1, 1e1a <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    1dda:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1ddc:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1dde:	b219      	sxth	r1, r3
    1de0:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1de4:	f003 031f 	and.w	r3, r3, #31
    1de8:	f04f 0201 	mov.w	r2, #1
    1dec:	fa02 f403 	lsl.w	r4, r2, r3
    1df0:	f24e 1300 	movw	r3, #57600	; 0xe100
    1df4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1df8:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1dfc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    1e00:	6841      	ldr	r1, [r0, #4]
    1e02:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1e06:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1e08:	b208      	sxth	r0, r1
    1e0a:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1e0e:	f001 011f 	and.w	r1, r1, #31
    1e12:	fa02 f201 	lsl.w	r2, r2, r1
    1e16:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1e1a:	bc10      	pop	{r4}
    1e1c:	4770      	bx	lr
    1e1e:	bf00      	nop

00001e20 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1e20:	b410      	push	{r4}
    1e22:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1e24:	f240 7050 	movw	r0, #1872	; 0x750
    1e28:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e2c:	4283      	cmp	r3, r0
    1e2e:	d006      	beq.n	1e3e <MSS_UART_fill_tx_fifo+0x1e>
    1e30:	f240 7028 	movw	r0, #1832	; 0x728
    1e34:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e38:	4283      	cmp	r3, r0
    1e3a:	d000      	beq.n	1e3e <MSS_UART_fill_tx_fifo+0x1e>
    1e3c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    1e3e:	b901      	cbnz	r1, 1e42 <MSS_UART_fill_tx_fifo+0x22>
    1e40:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    1e42:	b902      	cbnz	r2, 1e46 <MSS_UART_fill_tx_fifo+0x26>
    1e44:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1e46:	f240 7050 	movw	r0, #1872	; 0x750
    1e4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e4e:	4283      	cmp	r3, r0
    1e50:	d005      	beq.n	1e5e <MSS_UART_fill_tx_fifo+0x3e>
    1e52:	f240 7028 	movw	r0, #1832	; 0x728
    1e56:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e5a:	4283      	cmp	r3, r0
    1e5c:	d126      	bne.n	1eac <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    1e5e:	1e10      	subs	r0, r2, #0
    1e60:	bf18      	it	ne
    1e62:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1e64:	2900      	cmp	r1, #0
    1e66:	bf0c      	ite	eq
    1e68:	2400      	moveq	r4, #0
    1e6a:	f000 0401 	andne.w	r4, r0, #1
    1e6e:	b1ec      	cbz	r4, 1eac <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    1e70:	681c      	ldr	r4, [r3, #0]
    1e72:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    1e76:	7a9c      	ldrb	r4, [r3, #10]
    1e78:	ea4c 0404 	orr.w	r4, ip, r4
    1e7c:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
    1e7e:	f01c 0f20 	tst.w	ip, #32
    1e82:	d013      	beq.n	1eac <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
    1e84:	2a0f      	cmp	r2, #15
    1e86:	d904      	bls.n	1e92 <MSS_UART_fill_tx_fifo+0x72>
    1e88:	f04f 0410 	mov.w	r4, #16
    1e8c:	f04f 0000 	mov.w	r0, #0
    1e90:	e002      	b.n	1e98 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1e92:	b158      	cbz	r0, 1eac <MSS_UART_fill_tx_fifo+0x8c>
    1e94:	4614      	mov	r4, r2
    1e96:	e7f9      	b.n	1e8c <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    1e98:	681a      	ldr	r2, [r3, #0]
    1e9a:	f811 c000 	ldrb.w	ip, [r1, r0]
    1e9e:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1ea2:	f100 0001 	add.w	r0, r0, #1
    1ea6:	42a0      	cmp	r0, r4
    1ea8:	d3f6      	bcc.n	1e98 <MSS_UART_fill_tx_fifo+0x78>
    1eaa:	e001      	b.n	1eb0 <MSS_UART_fill_tx_fifo+0x90>
    1eac:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
    1eb0:	bc10      	pop	{r4}
    1eb2:	4770      	bx	lr

00001eb4 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    1eb4:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1eb6:	f240 7350 	movw	r3, #1872	; 0x750
    1eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ebe:	4298      	cmp	r0, r3
    1ec0:	d009      	beq.n	1ed6 <MSS_UART_get_rx_status+0x22>
    1ec2:	f240 7328 	movw	r3, #1832	; 0x728
    1ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eca:	4298      	cmp	r0, r3
    1ecc:	d003      	beq.n	1ed6 <MSS_UART_get_rx_status+0x22>
    1ece:	be00      	bkpt	0x0000
    1ed0:	f04f 00ff 	mov.w	r0, #255	; 0xff
    1ed4:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    1ed6:	6813      	ldr	r3, [r2, #0]
    1ed8:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
    1eda:	7a93      	ldrb	r3, [r2, #10]
    1edc:	ea40 0003 	orr.w	r0, r0, r3
    1ee0:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    1ee4:	f04f 0300 	mov.w	r3, #0
    1ee8:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
    1eea:	4770      	bx	lr

00001eec <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1eec:	f240 7350 	movw	r3, #1872	; 0x750
    1ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ef4:	4298      	cmp	r0, r3
    1ef6:	d009      	beq.n	1f0c <MSS_UART_get_modem_status+0x20>
    1ef8:	f240 7328 	movw	r3, #1832	; 0x728
    1efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f00:	4298      	cmp	r0, r3
    1f02:	d003      	beq.n	1f0c <MSS_UART_get_modem_status+0x20>
    1f04:	be00      	bkpt	0x0000
    1f06:	f04f 00ff 	mov.w	r0, #255	; 0xff
    1f0a:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    1f0c:	6803      	ldr	r3, [r0, #0]
    1f0e:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
    1f10:	4770      	bx	lr
    1f12:	bf00      	nop

00001f14 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f14:	f240 7350 	movw	r3, #1872	; 0x750
    1f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f1c:	4298      	cmp	r0, r3
    1f1e:	d009      	beq.n	1f34 <MSS_UART_get_tx_status+0x20>
    1f20:	f240 7328 	movw	r3, #1832	; 0x728
    1f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f28:	4298      	cmp	r0, r3
    1f2a:	d003      	beq.n	1f34 <MSS_UART_get_tx_status+0x20>
    1f2c:	be00      	bkpt	0x0000
    1f2e:	f04f 0000 	mov.w	r0, #0
    1f32:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1f34:	6803      	ldr	r3, [r0, #0]
    1f36:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1f38:	7a82      	ldrb	r2, [r0, #10]
    1f3a:	ea43 0202 	orr.w	r2, r3, r2
    1f3e:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    1f40:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
    1f44:	4770      	bx	lr
    1f46:	bf00      	nop

00001f48 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1f48:	b570      	push	{r4, r5, r6, lr}
    1f4a:	4604      	mov	r4, r0
    1f4c:	460d      	mov	r5, r1
    1f4e:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f50:	f240 7350 	movw	r3, #1872	; 0x750
    1f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f58:	4298      	cmp	r0, r3
    1f5a:	d006      	beq.n	1f6a <MSS_UART_init+0x22>
    1f5c:	f240 7328 	movw	r3, #1832	; 0x728
    1f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f64:	4298      	cmp	r0, r3
    1f66:	d000      	beq.n	1f6a <MSS_UART_init+0x22>
    1f68:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1f6a:	b905      	cbnz	r5, 1f6e <MSS_UART_init+0x26>
    1f6c:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1f6e:	f001 fa8f 	bl	3490 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1f72:	f240 7350 	movw	r3, #1872	; 0x750
    1f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f7a:	429c      	cmp	r4, r3
    1f7c:	d126      	bne.n	1fcc <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
    1f7e:	f240 7350 	movw	r3, #1872	; 0x750
    1f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1f8a:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1f8c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1f90:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1f92:	f04f 020a 	mov.w	r2, #10
    1f96:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1f98:	f240 0320 	movw	r3, #32
    1f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fa0:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1fa2:	f242 0300 	movw	r3, #8192	; 0x2000
    1fa6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1faa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1fac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1fb0:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1fb2:	f24e 1200 	movw	r2, #57600	; 0xe100
    1fb6:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1fba:	f44f 6180 	mov.w	r1, #1024	; 0x400
    1fbe:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1fc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1fc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1fc8:	631a      	str	r2, [r3, #48]	; 0x30
    1fca:	e025      	b.n	2018 <MAIN_STACK_SIZE+0x18>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1fcc:	f240 0300 	movw	r3, #0
    1fd0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1fd4:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1fd6:	f240 0300 	movw	r3, #0
    1fda:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1fde:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
    1fe0:	f04f 030b 	mov.w	r3, #11
    1fe4:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
    1fe6:	f240 0324 	movw	r3, #36	; 0x24
    1fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fee:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1ff0:	f242 0300 	movw	r3, #8192	; 0x2000
    1ff4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ff8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1ffa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1ffe:	631a      	str	r2, [r3, #48]	; 0x30
    2000:	f24e 1200 	movw	r2, #57600	; 0xe100
    2004:	f2ce 0200 	movt	r2, #57344	; 0xe000
    2008:	f44f 6100 	mov.w	r1, #2048	; 0x800
    200c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2010:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2012:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    2016:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    2018:	6823      	ldr	r3, [r4, #0]
    201a:	f04f 0200 	mov.w	r2, #0
    201e:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    2020:	b915      	cbnz	r5, 2028 <MAIN_STACK_SIZE+0x28>
    2022:	f04f 0501 	mov.w	r5, #1
    2026:	e00f      	b.n	2048 <MAIN_STACK_SIZE+0x48>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    2028:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
    202c:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    2030:	ea4f 1515 	mov.w	r5, r5, lsr #4
    2034:	bf18      	it	ne
    2036:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    2038:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
    203c:	bf38      	it	cc
    203e:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    2040:	d302      	bcc.n	2048 <MAIN_STACK_SIZE+0x48>
    2042:	be00      	bkpt	0x0000
    2044:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    2048:	6863      	ldr	r3, [r4, #4]
    204a:	f04f 0201 	mov.w	r2, #1
    204e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    2052:	6823      	ldr	r3, [r4, #0]
    2054:	ea4f 2215 	mov.w	r2, r5, lsr #8
    2058:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    205a:	6823      	ldr	r3, [r4, #0]
    205c:	b2ed      	uxtb	r5, r5
    205e:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    2060:	6862      	ldr	r2, [r4, #4]
    2062:	f04f 0300 	mov.w	r3, #0
    2066:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    206a:	6822      	ldr	r2, [r4, #0]
    206c:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    206e:	6822      	ldr	r2, [r4, #0]
    2070:	f04f 010e 	mov.w	r1, #14
    2074:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    2076:	6862      	ldr	r2, [r4, #4]
    2078:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    207c:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    207e:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
    2080:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    2082:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
    2084:	f641 22b5 	movw	r2, #6837	; 0x1ab5
    2088:	f2c0 0200 	movt	r2, #0
    208c:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    208e:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    2090:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    2092:	72a3      	strb	r3, [r4, #10]
}
    2094:	bd70      	pop	{r4, r5, r6, pc}
    2096:	bf00      	nop

00002098 <MSS_I2C_get_status>:
    mss_i2c_instance_t * this_i2c
)
{
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2098:	f240 7378 	movw	r3, #1912	; 0x778
    209c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20a0:	4298      	cmp	r0, r3
    20a2:	d006      	beq.n	20b2 <MSS_I2C_get_status+0x1a>
    20a4:	f240 73ec 	movw	r3, #2028	; 0x7ec
    20a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ac:	4298      	cmp	r0, r3
    20ae:	d000      	beq.n	20b2 <MSS_I2C_get_status+0x1a>
    20b0:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    20b2:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    return i2c_status;
}
    20b6:	4770      	bx	lr

000020b8 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    20b8:	4603      	mov	r3, r0
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    20ba:	f240 7278 	movw	r2, #1912	; 0x778
    20be:	f2c2 0200 	movt	r2, #8192	; 0x2000
    20c2:	4290      	cmp	r0, r2
    20c4:	d006      	beq.n	20d4 <MSS_I2C_wait_complete+0x1c>
    20c6:	f240 72ec 	movw	r2, #2028	; 0x7ec
    20ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    20ce:	4290      	cmp	r0, r2
    20d0:	d000      	beq.n	20d4 <MSS_I2C_wait_complete+0x1c>
    20d2:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    20d4:	6419      	str	r1, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    20d6:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    20da:	2801      	cmp	r0, #1
    20dc:	d0fb      	beq.n	20d6 <MSS_I2C_wait_complete+0x1e>

    return i2c_status;
}
    20de:	4770      	bx	lr

000020e0 <MSS_I2C_system_tick>:
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    20e0:	6c03      	ldr	r3, [r0, #64]	; 0x40
    20e2:	b17b      	cbz	r3, 2104 <MSS_I2C_system_tick+0x24>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    20e4:	428b      	cmp	r3, r1
    20e6:	d903      	bls.n	20f0 <MSS_I2C_system_tick+0x10>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    20e8:	ebc1 0303 	rsb	r3, r1, r3
    20ec:	6403      	str	r3, [r0, #64]	; 0x40
    20ee:	4770      	bx	lr
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    20f0:	f04f 0303 	mov.w	r3, #3
    20f4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    20f8:	f04f 0300 	mov.w	r3, #0
    20fc:	7203      	strb	r3, [r0, #8]
            this_i2c->is_transaction_pending = 0;
    20fe:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    2102:	6403      	str	r3, [r0, #64]	; 0x40
    2104:	4770      	bx	lr
    2106:	bf00      	nop

00002108 <MSS_I2C_set_slave_mem_offset_length>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2108:	f240 7378 	movw	r3, #1912	; 0x778
    210c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2110:	4298      	cmp	r0, r3
    2112:	d006      	beq.n	2122 <MSS_I2C_set_slave_mem_offset_length+0x1a>
    2114:	f240 73ec 	movw	r3, #2028	; 0x7ec
    2118:	f2c2 0300 	movt	r3, #8192	; 0x2000
    211c:	4298      	cmp	r0, r3
    211e:	d000      	beq.n	2122 <MSS_I2C_set_slave_mem_offset_length+0x1a>
    2120:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    2122:	2902      	cmp	r1, #2
    2124:	d904      	bls.n	2130 <MSS_I2C_set_slave_mem_offset_length+0x28>
    2126:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    2128:	f04f 0302 	mov.w	r3, #2
    212c:	6603      	str	r3, [r0, #96]	; 0x60
    212e:	4770      	bx	lr
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    2130:	6601      	str	r1, [r0, #96]	; 0x60
    2132:	4770      	bx	lr

00002134 <MSS_I2C_register_write_handler>:
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2134:	f240 7378 	movw	r3, #1912	; 0x778
    2138:	f2c2 0300 	movt	r3, #8192	; 0x2000
    213c:	4298      	cmp	r0, r3
    213e:	d006      	beq.n	214e <MSS_I2C_register_write_handler+0x1a>
    2140:	f240 73ec 	movw	r3, #2028	; 0x7ec
    2144:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2148:	4298      	cmp	r0, r3
    214a:	d000      	beq.n	214e <MSS_I2C_register_write_handler+0x1a>
    214c:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    214e:	6641      	str	r1, [r0, #100]	; 0x64
}
    2150:	4770      	bx	lr
    2152:	bf00      	nop

00002154 <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
    2154:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
    2158:	b11b      	cbz	r3, 2162 <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    215a:	6983      	ldr	r3, [r0, #24]
    215c:	f04f 0201 	mov.w	r2, #1
    2160:	609a      	str	r2, [r3, #8]
    2162:	4770      	bx	lr

00002164 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    2164:	b530      	push	{r4, r5, lr}
    2166:	b083      	sub	sp, #12
    2168:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    216a:	f240 7378 	movw	r3, #1912	; 0x778
    216e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2172:	4298      	cmp	r0, r3
    2174:	d006      	beq.n	2184 <mss_i2c_isr+0x20>
    2176:	f240 73ec 	movw	r3, #2028	; 0x7ec
    217a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    217e:	4298      	cmp	r0, r3
    2180:	d000      	beq.n	2184 <mss_i2c_isr+0x20>
    2182:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    2184:	6962      	ldr	r2, [r4, #20]
    2186:	7913      	ldrb	r3, [r2, #4]
    2188:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
    218c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2190:	f1a3 0308 	sub.w	r3, r3, #8
    2194:	2bd0      	cmp	r3, #208	; 0xd0
    2196:	f200 828e 	bhi.w	26b6 <mss_i2c_isr+0x552>
    219a:	e8df f013 	tbh	[pc, r3, lsl #1]
    219e:	00d1      	.short	0x00d1
    21a0:	028c028c 	.word	0x028c028c
    21a4:	028c028c 	.word	0x028c028c
    21a8:	028c028c 	.word	0x028c028c
    21ac:	00d1028c 	.word	0x00d1028c
    21b0:	028c028c 	.word	0x028c028c
    21b4:	028c028c 	.word	0x028c028c
    21b8:	028c028c 	.word	0x028c028c
    21bc:	0106028c 	.word	0x0106028c
    21c0:	028c028c 	.word	0x028c028c
    21c4:	028c028c 	.word	0x028c028c
    21c8:	028c028c 	.word	0x028c028c
    21cc:	00f7028c 	.word	0x00f7028c
    21d0:	028c028c 	.word	0x028c028c
    21d4:	028c028c 	.word	0x028c028c
    21d8:	028c028c 	.word	0x028c028c
    21dc:	0106028c 	.word	0x0106028c
    21e0:	028c028c 	.word	0x028c028c
    21e4:	028c028c 	.word	0x028c028c
    21e8:	028c028c 	.word	0x028c028c
    21ec:	0144028c 	.word	0x0144028c
    21f0:	028c028c 	.word	0x028c028c
    21f4:	028c028c 	.word	0x028c028c
    21f8:	028c028c 	.word	0x028c028c
    21fc:	00f2028c 	.word	0x00f2028c
    2200:	028c028c 	.word	0x028c028c
    2204:	028c028c 	.word	0x028c028c
    2208:	028c028c 	.word	0x028c028c
    220c:	0153028c 	.word	0x0153028c
    2210:	028c028c 	.word	0x028c028c
    2214:	028c028c 	.word	0x028c028c
    2218:	028c028c 	.word	0x028c028c
    221c:	016e028c 	.word	0x016e028c
    2220:	028c028c 	.word	0x028c028c
    2224:	028c028c 	.word	0x028c028c
    2228:	028c028c 	.word	0x028c028c
    222c:	017d028c 	.word	0x017d028c
    2230:	028c028c 	.word	0x028c028c
    2234:	028c028c 	.word	0x028c028c
    2238:	028c028c 	.word	0x028c028c
    223c:	018f028c 	.word	0x018f028c
    2240:	028c028c 	.word	0x028c028c
    2244:	028c028c 	.word	0x028c028c
    2248:	028c028c 	.word	0x028c028c
    224c:	01d0028c 	.word	0x01d0028c
    2250:	028c028c 	.word	0x028c028c
    2254:	028c028c 	.word	0x028c028c
    2258:	028c028c 	.word	0x028c028c
    225c:	01cc028c 	.word	0x01cc028c
    2260:	028c028c 	.word	0x028c028c
    2264:	028c028c 	.word	0x028c028c
    2268:	028c028c 	.word	0x028c028c
    226c:	01d0028c 	.word	0x01d0028c
    2270:	028c028c 	.word	0x028c028c
    2274:	028c028c 	.word	0x028c028c
    2278:	028c028c 	.word	0x028c028c
    227c:	01cc028c 	.word	0x01cc028c
    2280:	028c028c 	.word	0x028c028c
    2284:	028c028c 	.word	0x028c028c
    2288:	028c028c 	.word	0x028c028c
    228c:	01e6028c 	.word	0x01e6028c
    2290:	028c028c 	.word	0x028c028c
    2294:	028c028c 	.word	0x028c028c
    2298:	028c028c 	.word	0x028c028c
    229c:	01bb028c 	.word	0x01bb028c
    22a0:	028c028c 	.word	0x028c028c
    22a4:	028c028c 	.word	0x028c028c
    22a8:	028c028c 	.word	0x028c028c
    22ac:	01e6028c 	.word	0x01e6028c
    22b0:	028c028c 	.word	0x028c028c
    22b4:	028c028c 	.word	0x028c028c
    22b8:	028c028c 	.word	0x028c028c
    22bc:	01bb028c 	.word	0x01bb028c
    22c0:	028c028c 	.word	0x028c028c
    22c4:	028c028c 	.word	0x028c028c
    22c8:	028c028c 	.word	0x028c028c
    22cc:	01ff028c 	.word	0x01ff028c
    22d0:	028c028c 	.word	0x028c028c
    22d4:	028c028c 	.word	0x028c028c
    22d8:	028c028c 	.word	0x028c028c
    22dc:	0248028c 	.word	0x0248028c
    22e0:	028c028c 	.word	0x028c028c
    22e4:	028c028c 	.word	0x028c028c
    22e8:	028c028c 	.word	0x028c028c
    22ec:	0248028c 	.word	0x0248028c
    22f0:	028c028c 	.word	0x028c028c
    22f4:	028c028c 	.word	0x028c028c
    22f8:	028c028c 	.word	0x028c028c
    22fc:	0248028c 	.word	0x0248028c
    2300:	028c028c 	.word	0x028c028c
    2304:	028c028c 	.word	0x028c028c
    2308:	028c028c 	.word	0x028c028c
    230c:	027a028c 	.word	0x027a028c
    2310:	028c028c 	.word	0x028c028c
    2314:	028c028c 	.word	0x028c028c
    2318:	028c028c 	.word	0x028c028c
    231c:	027a028c 	.word	0x027a028c
    2320:	028c028c 	.word	0x028c028c
    2324:	028c028c 	.word	0x028c028c
    2328:	028c028c 	.word	0x028c028c
    232c:	028c028c 	.word	0x028c028c
    2330:	028c028c 	.word	0x028c028c
    2334:	028c028c 	.word	0x028c028c
    2338:	028c028c 	.word	0x028c028c
    233c:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    2340:	69a3      	ldr	r3, [r4, #24]
    2342:	f04f 0200 	mov.w	r2, #0
    2346:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    2348:	6963      	ldr	r3, [r4, #20]
    234a:	7922      	ldrb	r2, [r4, #4]
    234c:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    234e:	69a3      	ldr	r3, [r4, #24]
    2350:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    2352:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    2356:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2358:	b90b      	cbnz	r3, 235e <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
    235a:	62a3      	str	r3, [r4, #40]	; 0x28
    235c:	e003      	b.n	2366 <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
    235e:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
    2360:	bf04      	itt	eq
    2362:	2300      	moveq	r3, #0
    2364:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    2366:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    236a:	b11b      	cbz	r3, 2374 <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
    236c:	f04f 0300 	mov.w	r3, #0
    2370:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    2374:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
    2378:	7a22      	ldrb	r2, [r4, #8]
    237a:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    237c:	bf18      	it	ne
    237e:	7223      	strbne	r3, [r4, #8]
    2380:	e1af      	b.n	26e2 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2382:	69a3      	ldr	r3, [r4, #24]
    2384:	f04f 0201 	mov.w	r2, #1
    2388:	615a      	str	r2, [r3, #20]
            break;
    238a:	e1aa      	b.n	26e2 <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    238c:	69a3      	ldr	r3, [r4, #24]
    238e:	f04f 0201 	mov.w	r2, #1
    2392:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    2394:	f04f 0302 	mov.w	r3, #2
    2398:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    239c:	f04f 0300 	mov.w	r3, #0
    23a0:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
    23a2:	4620      	mov	r0, r4
    23a4:	f7ff fed6 	bl	2154 <enable_slave_if_required>
            break;
    23a8:	e19b      	b.n	26e2 <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    23aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    23ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
    23ae:	428b      	cmp	r3, r1
    23b0:	d206      	bcs.n	23c0 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    23b2:	6a21      	ldr	r1, [r4, #32]
    23b4:	5cc9      	ldrb	r1, [r1, r3]
    23b6:	7211      	strb	r1, [r2, #8]
    23b8:	f103 0301 	add.w	r3, r3, #1
    23bc:	62a3      	str	r3, [r4, #40]	; 0x28
    23be:	e190      	b.n	26e2 <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    23c0:	7a23      	ldrb	r3, [r4, #8]
    23c2:	2b03      	cmp	r3, #3
    23c4:	d105      	bne.n	23d2 <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    23c6:	f04f 0301 	mov.w	r3, #1
    23ca:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    23cc:	69a2      	ldr	r2, [r4, #24]
    23ce:	6153      	str	r3, [r2, #20]
    23d0:	e187      	b.n	26e2 <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    23d2:	f04f 0300 	mov.w	r3, #0
    23d6:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    23d8:	7c23      	ldrb	r3, [r4, #16]
    23da:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    23de:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
    23e2:	b93b      	cbnz	r3, 23f4 <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    23e4:	69a3      	ldr	r3, [r4, #24]
    23e6:	f04f 0501 	mov.w	r5, #1
    23ea:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
    23ec:	4620      	mov	r0, r4
    23ee:	f7ff feb1 	bl	2154 <enable_slave_if_required>
    23f2:	e013      	b.n	241c <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    23f4:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    23f6:	b21a      	sxth	r2, r3
    23f8:	ea4f 1252 	mov.w	r2, r2, lsr #5
    23fc:	f003 031f 	and.w	r3, r3, #31
    2400:	f04f 0101 	mov.w	r1, #1
    2404:	fa01 f103 	lsl.w	r1, r1, r3
    2408:	f24e 1300 	movw	r3, #57600	; 0xe100
    240c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2410:	f102 0220 	add.w	r2, r2, #32
    2414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    2418:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    241c:	f04f 0300 	mov.w	r3, #0
    2420:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    2424:	e15c      	b.n	26e0 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    2426:	69a3      	ldr	r3, [r4, #24]
    2428:	f04f 0201 	mov.w	r2, #1
    242c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    242e:	f04f 0302 	mov.w	r3, #2
    2432:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    2436:	f04f 0300 	mov.w	r3, #0
    243a:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
    243c:	4620      	mov	r0, r4
    243e:	f7ff fe89 	bl	2154 <enable_slave_if_required>

            break;
    2442:	e14e      	b.n	26e2 <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    2444:	6b63      	ldr	r3, [r4, #52]	; 0x34
    2446:	2b01      	cmp	r3, #1
    2448:	d904      	bls.n	2454 <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    244a:	69a3      	ldr	r3, [r4, #24]
    244c:	f04f 0201 	mov.w	r2, #1
    2450:	609a      	str	r2, [r3, #8]
    2452:	e146      	b.n	26e2 <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
    2454:	2b01      	cmp	r3, #1
    2456:	d104      	bne.n	2462 <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    2458:	69a3      	ldr	r3, [r4, #24]
    245a:	f04f 0200 	mov.w	r2, #0
    245e:	609a      	str	r2, [r3, #8]
    2460:	e13f      	b.n	26e2 <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    2462:	69a2      	ldr	r2, [r4, #24]
    2464:	f04f 0301 	mov.w	r3, #1
    2468:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    246a:	69a2      	ldr	r2, [r4, #24]
    246c:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    246e:	f04f 0300 	mov.w	r3, #0
    2472:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    2476:	7223      	strb	r3, [r4, #8]
    2478:	e133      	b.n	26e2 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    247a:	69a3      	ldr	r3, [r4, #24]
    247c:	f04f 0201 	mov.w	r2, #1
    2480:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    2482:	f04f 0302 	mov.w	r3, #2
    2486:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    248a:	f04f 0300 	mov.w	r3, #0
    248e:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
    2490:	4620      	mov	r0, r4
    2492:	f7ff fe5f 	bl	2154 <enable_slave_if_required>
            break;
    2496:	e124      	b.n	26e2 <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    2498:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    249a:	7a11      	ldrb	r1, [r2, #8]
    249c:	6b22      	ldr	r2, [r4, #48]	; 0x30
    249e:	54d1      	strb	r1, [r2, r3]
    24a0:	f103 0301 	add.w	r3, r3, #1
    24a4:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    24a6:	6b62      	ldr	r2, [r4, #52]	; 0x34
    24a8:	f102 32ff 	add.w	r2, r2, #4294967295
    24ac:	4293      	cmp	r3, r2
    24ae:	f0c0 8118 	bcc.w	26e2 <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    24b2:	69a3      	ldr	r3, [r4, #24]
    24b4:	f04f 0200 	mov.w	r2, #0
    24b8:	609a      	str	r2, [r3, #8]
    24ba:	e112      	b.n	26e2 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    24bc:	7a11      	ldrb	r1, [r2, #8]
    24be:	6b22      	ldr	r2, [r4, #48]	; 0x30
    24c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    24c2:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    24c4:	7c23      	ldrb	r3, [r4, #16]
    24c6:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    24ca:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
    24ce:	b93b      	cbnz	r3, 24e0 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    24d0:	69a3      	ldr	r3, [r4, #24]
    24d2:	f04f 0501 	mov.w	r5, #1
    24d6:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    24d8:	4620      	mov	r0, r4
    24da:	f7ff fe3b 	bl	2154 <enable_slave_if_required>
    24de:	e013      	b.n	2508 <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    24e0:	8a63      	ldrh	r3, [r4, #18]
    24e2:	b21a      	sxth	r2, r3
    24e4:	ea4f 1252 	mov.w	r2, r2, lsr #5
    24e8:	f003 031f 	and.w	r3, r3, #31
    24ec:	f04f 0101 	mov.w	r1, #1
    24f0:	fa01 f103 	lsl.w	r1, r1, r3
    24f4:	f24e 1300 	movw	r3, #57600	; 0xe100
    24f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24fc:	f102 0220 	add.w	r2, r2, #32
    2500:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    2504:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    2508:	f04f 0300 	mov.w	r3, #0
    250c:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    250e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
    2512:	e0e5      	b.n	26e0 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    2514:	69a3      	ldr	r3, [r4, #24]
    2516:	f04f 0201 	mov.w	r2, #1
    251a:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    251c:	f04f 0300 	mov.w	r3, #0
    2520:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    2522:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    2526:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    252a:	2b00      	cmp	r3, #0
    252c:	f000 80d9 	beq.w	26e2 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    2530:	69a3      	ldr	r3, [r4, #24]
    2532:	615a      	str	r2, [r3, #20]
    2534:	e0d5      	b.n	26e2 <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    2536:	f04f 0301 	mov.w	r3, #1
    253a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    253e:	f04f 0304 	mov.w	r3, #4
    2542:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
    2544:	f04f 0300 	mov.w	r3, #0
    2548:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    254a:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    254c:	69a3      	ldr	r3, [r4, #24]
    254e:	695a      	ldr	r2, [r3, #20]
    2550:	b132      	cbz	r2, 2560 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    2552:	f04f 0200 	mov.w	r2, #0
    2556:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    2558:	f04f 0301 	mov.w	r3, #1
    255c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    2560:	f04f 0301 	mov.w	r3, #1
    2564:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    2568:	e0bb      	b.n	26e2 <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    256a:	6d21      	ldr	r1, [r4, #80]	; 0x50
    256c:	b161      	cbz	r1, 2588 <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    256e:	6da3      	ldr	r3, [r4, #88]	; 0x58
    2570:	6d60      	ldr	r0, [r4, #84]	; 0x54
    2572:	4283      	cmp	r3, r0
    2574:	d20d      	bcs.n	2592 <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
    2576:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    2578:	54ca      	strb	r2, [r1, r3]
    257a:	f103 0301 	add.w	r3, r3, #1
    257e:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    2580:	68e3      	ldr	r3, [r4, #12]
    2582:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    2586:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    2588:	6da2      	ldr	r2, [r4, #88]	; 0x58
    258a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    258c:	429a      	cmp	r2, r3
    258e:	f0c0 80a8 	bcc.w	26e2 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    2592:	69a3      	ldr	r3, [r4, #24]
    2594:	f04f 0200 	mov.w	r2, #0
    2598:	609a      	str	r2, [r3, #8]
    259a:	e0a2      	b.n	26e2 <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    259c:	7a23      	ldrb	r3, [r4, #8]
    259e:	2b04      	cmp	r3, #4
    25a0:	d121      	bne.n	25e6 <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    25a2:	6da2      	ldr	r2, [r4, #88]	; 0x58
    25a4:	6e23      	ldr	r3, [r4, #96]	; 0x60
    25a6:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    25a8:	bf04      	itt	eq
    25aa:	68e3      	ldreq	r3, [r4, #12]
    25ac:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    25ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
    25b0:	b1a3      	cbz	r3, 25dc <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    25b2:	4620      	mov	r0, r4
    25b4:	6d21      	ldr	r1, [r4, #80]	; 0x50
    25b6:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
    25ba:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    25bc:	b938      	cbnz	r0, 25ce <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    25be:	4620      	mov	r0, r4
    25c0:	f7ff fdc8 	bl	2154 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    25c4:	69a3      	ldr	r3, [r4, #24]
    25c6:	f04f 0201 	mov.w	r2, #1
    25ca:	609a      	str	r2, [r3, #8]
    25cc:	e011      	b.n	25f2 <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    25ce:	69a2      	ldr	r2, [r4, #24]
    25d0:	f04f 0300 	mov.w	r3, #0
    25d4:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    25d6:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
    25da:	e00a      	b.n	25f2 <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    25dc:	69a3      	ldr	r3, [r4, #24]
    25de:	f04f 0201 	mov.w	r2, #1
    25e2:	609a      	str	r2, [r3, #8]
    25e4:	e005      	b.n	25f2 <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    25e6:	f04f 0300 	mov.w	r3, #0
    25ea:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    25ec:	4620      	mov	r0, r4
    25ee:	f7ff fdb1 	bl	2154 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    25f2:	f04f 0300 	mov.w	r3, #0
    25f6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    25fa:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    25fe:	b11b      	cbz	r3, 2608 <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    2600:	69a3      	ldr	r3, [r4, #24]
    2602:	f04f 0201 	mov.w	r2, #1
    2606:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    2608:	f04f 0300 	mov.w	r3, #0
    260c:	7223      	strb	r3, [r4, #8]
            break;
    260e:	e068      	b.n	26e2 <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    2610:	f04f 0300 	mov.w	r3, #0
    2614:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    2616:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2618:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    261c:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    261e:	bf04      	itt	eq
    2620:	2302      	moveq	r3, #2
    2622:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    2626:	4620      	mov	r0, r4
    2628:	f7ff fd94 	bl	2154 <enable_slave_if_required>

            break;
    262c:	e059      	b.n	26e2 <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    262e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2632:	2ba8      	cmp	r3, #168	; 0xa8
    2634:	d113      	bne.n	265e <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    2636:	f04f 0305 	mov.w	r3, #5
    263a:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
    263c:	f04f 0300 	mov.w	r3, #0
    2640:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    2642:	f04f 0301 	mov.w	r3, #1
    2646:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    264a:	69a3      	ldr	r3, [r4, #24]
    264c:	695a      	ldr	r2, [r3, #20]
    264e:	b132      	cbz	r2, 265e <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    2650:	f04f 0200 	mov.w	r2, #0
    2654:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    2656:	f04f 0301 	mov.w	r3, #1
    265a:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    265e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    2660:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    2662:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    2664:	bf23      	ittte	cs
    2666:	6963      	ldrcs	r3, [r4, #20]
    2668:	f04f 32ff 	movcs.w	r2, #4294967295
    266c:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    266e:	6962      	ldrcc	r2, [r4, #20]
    2670:	bf3f      	itttt	cc
    2672:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
    2674:	5cc9      	ldrbcc	r1, [r1, r3]
    2676:	7211      	strbcc	r1, [r2, #8]
    2678:	3301      	addcc	r3, #1
    267a:	bf38      	it	cc
    267c:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    267e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
    2680:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    2682:	429a      	cmp	r2, r3
    2684:	d32d      	bcc.n	26e2 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    2686:	69a2      	ldr	r2, [r4, #24]
    2688:	f04f 0300 	mov.w	r3, #0
    268c:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    268e:	64e3      	str	r3, [r4, #76]	; 0x4c
    2690:	e027      	b.n	26e2 <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    2692:	f04f 0300 	mov.w	r3, #0
    2696:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    2698:	69a2      	ldr	r2, [r4, #24]
    269a:	f04f 0101 	mov.w	r1, #1
    269e:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    26a0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    26a4:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    26a8:	b10b      	cbz	r3, 26ae <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    26aa:	69a3      	ldr	r3, [r4, #24]
    26ac:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    26ae:	f04f 0300 	mov.w	r3, #0
    26b2:	7223      	strb	r3, [r4, #8]
            break;
    26b4:	e015      	b.n	26e2 <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    26b6:	69a2      	ldr	r2, [r4, #24]
    26b8:	f04f 0300 	mov.w	r3, #0
    26bc:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    26be:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    26c0:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    26c2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
    26c6:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    26c8:	bf04      	itt	eq
    26ca:	2302      	moveq	r3, #2
    26cc:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    26d0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    26d4:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    26d6:	bf04      	itt	eq
    26d8:	2302      	moveq	r3, #2
    26da:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
    26de:	e000      	b.n	26e2 <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
    26e0:	b11d      	cbz	r5, 26ea <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    26e2:	69a3      	ldr	r3, [r4, #24]
    26e4:	f04f 0200 	mov.w	r2, #0
    26e8:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    26ea:	6963      	ldr	r3, [r4, #20]
    26ec:	791b      	ldrb	r3, [r3, #4]
    26ee:	f88d 3007 	strb.w	r3, [sp, #7]
}
    26f2:	b003      	add	sp, #12
    26f4:	bd30      	pop	{r4, r5, pc}
    26f6:	bf00      	nop

000026f8 <MSS_I2C_smbus_init>:
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    26f8:	6943      	ldr	r3, [r0, #20]
    26fa:	7519      	strb	r1, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    26fc:	6943      	ldr	r3, [r0, #20]
    26fe:	f04f 0254 	mov.w	r2, #84	; 0x54
    2702:	741a      	strb	r2, [r3, #16]
}
    2704:	4770      	bx	lr
    2706:	bf00      	nop

00002708 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    2708:	b430      	push	{r4, r5}
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    270a:	f240 7378 	movw	r3, #1912	; 0x778
    270e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2712:	4298      	cmp	r0, r3
    2714:	d007      	beq.n	2726 <MSS_I2C_enable_smbus_irq+0x1e>
    2716:	f240 73ec 	movw	r3, #2028	; 0x7ec
    271a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    271e:	4298      	cmp	r0, r3
    2720:	d028      	beq.n	2774 <MSS_I2C_enable_smbus_irq+0x6c>
    2722:	be00      	bkpt	0x0000
    2724:	e026      	b.n	2774 <MSS_I2C_enable_smbus_irq+0x6c>

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    2726:	f011 0f01 	tst.w	r1, #1
    272a:	d011      	beq.n	2750 <MSS_I2C_enable_smbus_irq+0x48>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    272c:	f24e 1300 	movw	r3, #57600	; 0xe100
    2730:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2734:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    2738:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    273c:	f240 7278 	movw	r2, #1912	; 0x778
    2740:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2744:	69d2      	ldr	r2, [r2, #28]
    2746:	f04f 0501 	mov.w	r5, #1
    274a:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    274e:	601c      	str	r4, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    2750:	f011 0f02 	tst.w	r1, #2
    2754:	d030      	beq.n	27b8 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2756:	f24e 1300 	movw	r3, #57600	; 0xe100
    275a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    275e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2762:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    2766:	69c1      	ldr	r1, [r0, #28]
    2768:	f04f 0001 	mov.w	r0, #1
    276c:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2770:	601a      	str	r2, [r3, #0]
    2772:	e021      	b.n	27b8 <MSS_I2C_enable_smbus_irq+0xb0>
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    2774:	f011 0f01 	tst.w	r1, #1
    2778:	d00d      	beq.n	2796 <MSS_I2C_enable_smbus_irq+0x8e>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    277a:	f24e 1300 	movw	r3, #57600	; 0xe100
    277e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2782:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    2786:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    278a:	69c4      	ldr	r4, [r0, #28]
    278c:	f04f 0501 	mov.w	r5, #1
    2790:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2794:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    2796:	f011 0f02 	tst.w	r1, #2
    279a:	d00d      	beq.n	27b8 <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    279c:	f24e 1300 	movw	r3, #57600	; 0xe100
    27a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    27a4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    27a8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    27ac:	69c1      	ldr	r1, [r0, #28]
    27ae:	f04f 0001 	mov.w	r0, #1
    27b2:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    27b6:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    27b8:	bc30      	pop	{r4, r5}
    27ba:	4770      	bx	lr

000027bc <MSS_I2C_disable_smbus_irq>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    27bc:	f240 7378 	movw	r3, #1912	; 0x778
    27c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27c4:	4298      	cmp	r0, r3
    27c6:	d007      	beq.n	27d8 <MSS_I2C_disable_smbus_irq+0x1c>
    27c8:	f240 73ec 	movw	r3, #2028	; 0x7ec
    27cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27d0:	4298      	cmp	r0, r3
    27d2:	d026      	beq.n	2822 <MSS_I2C_disable_smbus_irq+0x66>
    27d4:	be00      	bkpt	0x0000
    27d6:	e024      	b.n	2822 <MSS_I2C_disable_smbus_irq+0x66>

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    27d8:	f011 0f01 	tst.w	r1, #1
    27dc:	d010      	beq.n	2800 <MSS_I2C_disable_smbus_irq+0x44>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    27de:	f240 7378 	movw	r3, #1912	; 0x778
    27e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27e6:	69db      	ldr	r3, [r3, #28]
    27e8:	f04f 0200 	mov.w	r2, #0
    27ec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    27f0:	f24e 1300 	movw	r3, #57600	; 0xe100
    27f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    27f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    27fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    2800:	f011 0f02 	tst.w	r1, #2
    2804:	d02d      	beq.n	2862 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    2806:	69c3      	ldr	r3, [r0, #28]
    2808:	f04f 0200 	mov.w	r2, #0
    280c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    2810:	f24e 1300 	movw	r3, #57600	; 0xe100
    2814:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2818:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    281c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2820:	4770      	bx	lr
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    2822:	f011 0f01 	tst.w	r1, #1
    2826:	d00c      	beq.n	2842 <MSS_I2C_disable_smbus_irq+0x86>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    2828:	69c3      	ldr	r3, [r0, #28]
    282a:	f04f 0200 	mov.w	r2, #0
    282e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    2832:	f24e 1300 	movw	r3, #57600	; 0xe100
    2836:	f2ce 0300 	movt	r3, #57344	; 0xe000
    283a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    283e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    2842:	f011 0f02 	tst.w	r1, #2
    2846:	d00c      	beq.n	2862 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    2848:	69c3      	ldr	r3, [r0, #28]
    284a:	f04f 0200 	mov.w	r2, #0
    284e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    2852:	f24e 1300 	movw	r3, #57600	; 0xe100
    2856:	f2ce 0300 	movt	r3, #57344	; 0xe000
    285a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    285e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2862:	4770      	bx	lr

00002864 <MSS_I2C_suspend_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    2864:	69c3      	ldr	r3, [r0, #28]
    2866:	f04f 0200 	mov.w	r2, #0
    286a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    286e:	4770      	bx	lr

00002870 <MSS_I2C_resume_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    2870:	69c3      	ldr	r3, [r0, #28]
    2872:	f04f 0201 	mov.w	r2, #1
    2876:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    287a:	4770      	bx	lr

0000287c <MSS_I2C_reset_smbus>:
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    287c:	69c3      	ldr	r3, [r0, #28]
    287e:	f04f 0201 	mov.w	r2, #1
    2882:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    2886:	4770      	bx	lr

00002888 <MSS_I2C_set_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    2888:	69c3      	ldr	r3, [r0, #28]
    288a:	f04f 0200 	mov.w	r2, #0
    288e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    2892:	4770      	bx	lr

00002894 <MSS_I2C_clear_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    2894:	69c3      	ldr	r3, [r0, #28]
    2896:	f04f 0201 	mov.w	r2, #1
    289a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    289e:	4770      	bx	lr

000028a0 <MSS_I2C_set_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    28a0:	6983      	ldr	r3, [r0, #24]
    28a2:	f04f 0201 	mov.w	r2, #1
    28a6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    28aa:	4770      	bx	lr

000028ac <MSS_I2C_clear_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    28ac:	6983      	ldr	r3, [r0, #24]
    28ae:	f04f 0200 	mov.w	r2, #0
    28b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    28b6:	4770      	bx	lr

000028b8 <MSS_I2C_set_user_data>:
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    this_i2c->p_user_data = p_user_data ;
    28b8:	66c1      	str	r1, [r0, #108]	; 0x6c
}
    28ba:	4770      	bx	lr

000028bc <MSS_I2C_get_user_data>:
(
    mss_i2c_instance_t * this_i2c
)
{
    return( this_i2c->p_user_data);
}
    28bc:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
    28be:	4770      	bx	lr

000028c0 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    28c0:	4668      	mov	r0, sp
    28c2:	f020 0107 	bic.w	r1, r0, #7
    28c6:	468d      	mov	sp, r1
    28c8:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
    28ca:	f240 7078 	movw	r0, #1912	; 0x778
    28ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
    28d2:	f7ff fc47 	bl	2164 <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    28d6:	f24e 1300 	movw	r3, #57600	; 0xe100
    28da:	f2ce 0300 	movt	r3, #57344	; 0xe000
    28de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    28e2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
    28e6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    28ea:	4685      	mov	sp, r0
    28ec:	4770      	bx	lr
    28ee:	bf00      	nop

000028f0 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    28f0:	4668      	mov	r0, sp
    28f2:	f020 0107 	bic.w	r1, r0, #7
    28f6:	468d      	mov	sp, r1
    28f8:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
    28fa:	f240 70ec 	movw	r0, #2028	; 0x7ec
    28fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2902:	f7ff fc2f 	bl	2164 <mss_i2c_isr>
    2906:	f24e 1300 	movw	r3, #57600	; 0xe100
    290a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    290e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    2912:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
    2916:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    291a:	4685      	mov	sp, r0
    291c:	4770      	bx	lr
    291e:	bf00      	nop

00002920 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    2920:	b510      	push	{r4, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
    2922:	f000 fd79 	bl	3418 <__get_PRIMASK>
    2926:	4604      	mov	r4, r0
    __set_PRIMASK(1u);
    2928:	f04f 0001 	mov.w	r0, #1
    292c:	f000 fd78 	bl	3420 <__set_PRIMASK>
    return primask;
}
    2930:	4620      	mov	r0, r4
    2932:	bd10      	pop	{r4, pc}

00002934 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    2934:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
    2936:	f000 fd73 	bl	3420 <__set_PRIMASK>
}
    293a:	bd08      	pop	{r3, pc}

0000293c <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    293c:	b510      	push	{r4, lr}
    293e:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2940:	f240 7378 	movw	r3, #1912	; 0x778
    2944:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2948:	4298      	cmp	r0, r3
    294a:	d006      	beq.n	295a <MSS_I2C_disable_slave+0x1e>
    294c:	f240 73ec 	movw	r3, #2028	; 0x7ec
    2950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2954:	4298      	cmp	r0, r3
    2956:	d000      	beq.n	295a <MSS_I2C_disable_slave+0x1e>
    2958:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    295a:	f7ff ffe1 	bl	2920 <disable_interrupts>

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    295e:	69a2      	ldr	r2, [r4, #24]
    2960:	f04f 0300 	mov.w	r3, #0
    2964:	6093      	str	r3, [r2, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    2966:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    restore_interrupts( primask );
    296a:	f7ff ffe3 	bl	2934 <restore_interrupts>
}
    296e:	bd10      	pop	{r4, pc}

00002970 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    2970:	b538      	push	{r3, r4, r5, lr}
    2972:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2974:	f240 7378 	movw	r3, #1912	; 0x778
    2978:	f2c2 0300 	movt	r3, #8192	; 0x2000
    297c:	4298      	cmp	r0, r3
    297e:	d006      	beq.n	298e <MSS_I2C_enable_slave+0x1e>
    2980:	f240 73ec 	movw	r3, #2028	; 0x7ec
    2984:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2988:	4298      	cmp	r0, r3
    298a:	d000      	beq.n	298e <MSS_I2C_enable_slave+0x1e>
    298c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    298e:	f7ff ffc7 	bl	2920 <disable_interrupts>

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    2992:	69a3      	ldr	r3, [r4, #24]
    2994:	f04f 0501 	mov.w	r5, #1
    2998:	609d      	str	r5, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    299a:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

    restore_interrupts( primask );
    299e:	f7ff ffc9 	bl	2934 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    29a2:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    29a4:	b21a      	sxth	r2, r3
    29a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    29aa:	f003 031f 	and.w	r3, r3, #31
    29ae:	fa05 f503 	lsl.w	r5, r5, r3
    29b2:	f24e 1300 	movw	r3, #57600	; 0xe100
    29b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    29ba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
}
    29be:	bd38      	pop	{r3, r4, r5, pc}

000029c0 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    29c0:	b570      	push	{r4, r5, r6, lr}
    29c2:	4604      	mov	r4, r0
    29c4:	460d      	mov	r5, r1
    29c6:	4616      	mov	r6, r2
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    29c8:	f240 7378 	movw	r3, #1912	; 0x778
    29cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29d0:	4298      	cmp	r0, r3
    29d2:	d006      	beq.n	29e2 <MSS_I2C_set_slave_rx_buffer+0x22>
    29d4:	f240 73ec 	movw	r3, #2028	; 0x7ec
    29d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29dc:	4298      	cmp	r0, r3
    29de:	d000      	beq.n	29e2 <MSS_I2C_set_slave_rx_buffer+0x22>
    29e0:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    29e2:	f7ff ff9d 	bl	2920 <disable_interrupts>
    
    this_i2c->slave_rx_buffer = rx_buffer;
    29e6:	6525      	str	r5, [r4, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    29e8:	6566      	str	r6, [r4, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    29ea:	f04f 0300 	mov.w	r3, #0
    29ee:	65a3      	str	r3, [r4, #88]	; 0x58

    restore_interrupts( primask );
    29f0:	f7ff ffa0 	bl	2934 <restore_interrupts>
}
    29f4:	bd70      	pop	{r4, r5, r6, pc}
    29f6:	bf00      	nop

000029f8 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    29f8:	b570      	push	{r4, r5, r6, lr}
    29fa:	4604      	mov	r4, r0
    29fc:	460d      	mov	r5, r1
    29fe:	4616      	mov	r6, r2
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2a00:	f240 7378 	movw	r3, #1912	; 0x778
    2a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a08:	4298      	cmp	r0, r3
    2a0a:	d006      	beq.n	2a1a <MSS_I2C_set_slave_tx_buffer+0x22>
    2a0c:	f240 73ec 	movw	r3, #2028	; 0x7ec
    2a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a14:	4298      	cmp	r0, r3
    2a16:	d000      	beq.n	2a1a <MSS_I2C_set_slave_tx_buffer+0x22>
    2a18:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2a1a:	f7ff ff81 	bl	2920 <disable_interrupts>
    
    this_i2c->slave_tx_buffer = tx_buffer;
    2a1e:	6465      	str	r5, [r4, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    2a20:	64a6      	str	r6, [r4, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    2a22:	f04f 0300 	mov.w	r3, #0
    2a26:	64e3      	str	r3, [r4, #76]	; 0x4c
    
    restore_interrupts( primask );
    2a28:	f7ff ff84 	bl	2934 <restore_interrupts>
}
    2a2c:	bd70      	pop	{r4, r5, r6, pc}
    2a2e:	bf00      	nop

00002a30 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2a30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2a34:	b082      	sub	sp, #8
    2a36:	4604      	mov	r4, r0
    2a38:	4688      	mov	r8, r1
    2a3a:	4617      	mov	r7, r2
    2a3c:	461d      	mov	r5, r3
    2a3e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    2a42:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
    2a46:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2a4a:	f240 7378 	movw	r3, #1912	; 0x778
    2a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a52:	4298      	cmp	r0, r3
    2a54:	d006      	beq.n	2a64 <MSS_I2C_write_read+0x34>
    2a56:	f240 73ec 	movw	r3, #2028	; 0x7ec
    2a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a5e:	4298      	cmp	r0, r3
    2a60:	d000      	beq.n	2a64 <MSS_I2C_write_read+0x34>
    2a62:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    2a64:	b905      	cbnz	r5, 2a68 <MSS_I2C_write_read+0x38>
    2a66:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    2a68:	b907      	cbnz	r7, 2a6c <MSS_I2C_write_read+0x3c>
    2a6a:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    2a6c:	b906      	cbnz	r6, 2a70 <MSS_I2C_write_read+0x40>
    2a6e:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    2a70:	f1ba 0f00 	cmp.w	sl, #0
    2a74:	d100      	bne.n	2a78 <MSS_I2C_write_read+0x48>
    2a76:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    2a78:	1e2b      	subs	r3, r5, #0
    2a7a:	bf18      	it	ne
    2a7c:	2301      	movne	r3, #1
    2a7e:	2e00      	cmp	r6, #0
    2a80:	bf0c      	ite	eq
    2a82:	2300      	moveq	r3, #0
    2a84:	f003 0301 	andne.w	r3, r3, #1
    2a88:	2b00      	cmp	r3, #0
    2a8a:	d05a      	beq.n	2b42 <MSS_I2C_write_read+0x112>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    2a8c:	f7ff ff48 	bl	2920 <disable_interrupts>

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    2a90:	7a23      	ldrb	r3, [r4, #8]
    2a92:	b913      	cbnz	r3, 2a9a <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    2a94:	f04f 0303 	mov.w	r3, #3
    2a98:	7223      	strb	r3, [r4, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    2a9a:	f04f 0303 	mov.w	r3, #3
    2a9e:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2aa2:	ea4f 0348 	mov.w	r3, r8, lsl #1
    2aa6:	6063      	str	r3, [r4, #4]

        this_i2c->dir = WRITE_DIR;
    2aa8:	f04f 0300 	mov.w	r3, #0
    2aac:	62e3      	str	r3, [r4, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    2aae:	6227      	str	r7, [r4, #32]
        this_i2c->master_tx_size = offset_size;
    2ab0:	6265      	str	r5, [r4, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    2ab2:	62a3      	str	r3, [r4, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    2ab4:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    2ab8:	6366      	str	r6, [r4, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    2aba:	63a3      	str	r3, [r4, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2abc:	f04f 0301 	mov.w	r3, #1
    2ac0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        this_i2c->options = options;
    2ac4:	f884 9010 	strb.w	r9, [r4, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2ac8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    2acc:	2b01      	cmp	r3, #1
        {
            this_i2c->is_transaction_pending = 1u;
    2ace:	bf0f      	iteee	eq
    2ad0:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2ad4:	69a3      	ldrne	r3, [r4, #24]
    2ad6:	2201      	movne	r2, #1
    2ad8:	615a      	strne	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2ada:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
    2ade:	2b01      	cmp	r3, #1
    2ae0:	d11d      	bne.n	2b1e <MSS_I2C_write_read+0xee>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2ae2:	69a3      	ldr	r3, [r4, #24]
    2ae4:	f04f 0200 	mov.w	r2, #0
    2ae8:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    2aea:	6963      	ldr	r3, [r4, #20]
    2aec:	791b      	ldrb	r3, [r3, #4]
    2aee:	f88d 3007 	strb.w	r3, [sp, #7]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2af2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2af6:	f88d 3007 	strb.w	r3, [sp, #7]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    2afa:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2afc:	b21a      	sxth	r2, r3
    2afe:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2b02:	f003 031f 	and.w	r3, r3, #31
    2b06:	f04f 0101 	mov.w	r1, #1
    2b0a:	fa01 f103 	lsl.w	r1, r1, r3
    2b0e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2b12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2b16:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2b1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    2b1e:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2b20:	b21a      	sxth	r2, r3
    2b22:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2b26:	f003 031f 	and.w	r3, r3, #31
    2b2a:	f04f 0101 	mov.w	r1, #1
    2b2e:	fa01 f103 	lsl.w	r1, r1, r3
    2b32:	f24e 1300 	movw	r3, #57600	; 0xe100
    2b36:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2b3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        restore_interrupts( primask );
    2b3e:	f7ff fef9 	bl	2934 <restore_interrupts>
    }
}
    2b42:	b002      	add	sp, #8
    2b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00002b48 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2b4c:	b082      	sub	sp, #8
    2b4e:	4604      	mov	r4, r0
    2b50:	460d      	mov	r5, r1
    2b52:	4616      	mov	r6, r2
    2b54:	461f      	mov	r7, r3
    2b56:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2b5a:	f240 7378 	movw	r3, #1912	; 0x778
    2b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b62:	4298      	cmp	r0, r3
    2b64:	d006      	beq.n	2b74 <MSS_I2C_read+0x2c>
    2b66:	f240 73ec 	movw	r3, #2028	; 0x7ec
    2b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b6e:	4298      	cmp	r0, r3
    2b70:	d000      	beq.n	2b74 <MSS_I2C_read+0x2c>
    2b72:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2b74:	f7ff fed4 	bl	2920 <disable_interrupts>
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2b78:	7a23      	ldrb	r3, [r4, #8]
    2b7a:	b913      	cbnz	r3, 2b82 <MSS_I2C_read+0x3a>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    2b7c:	f04f 0302 	mov.w	r3, #2
    2b80:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    2b82:	f04f 0302 	mov.w	r3, #2
    2b86:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2b8a:	ea4f 0545 	mov.w	r5, r5, lsl #1
    2b8e:	6065      	str	r5, [r4, #4]

    this_i2c->dir = READ_DIR;
    2b90:	f04f 0301 	mov.w	r3, #1
    2b94:	62e3      	str	r3, [r4, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    2b96:	6326      	str	r6, [r4, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    2b98:	6367      	str	r7, [r4, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    2b9a:	f04f 0200 	mov.w	r2, #0
    2b9e:	63a2      	str	r2, [r4, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2ba0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
    2ba4:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2ba8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    2bac:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
    2bae:	bf0f      	iteee	eq
    2bb0:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2bb4:	69a3      	ldrne	r3, [r4, #24]
    2bb6:	2201      	movne	r2, #1
    2bb8:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2bba:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
    2bbe:	2b01      	cmp	r3, #1
    2bc0:	d11d      	bne.n	2bfe <MSS_I2C_read+0xb6>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2bc2:	69a3      	ldr	r3, [r4, #24]
    2bc4:	f04f 0200 	mov.w	r2, #0
    2bc8:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2bca:	6963      	ldr	r3, [r4, #20]
    2bcc:	791b      	ldrb	r3, [r3, #4]
    2bce:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2bd2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2bd6:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2bda:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2bdc:	b21a      	sxth	r2, r3
    2bde:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2be2:	f003 031f 	and.w	r3, r3, #31
    2be6:	f04f 0101 	mov.w	r1, #1
    2bea:	fa01 f103 	lsl.w	r1, r1, r3
    2bee:	f24e 1300 	movw	r3, #57600	; 0xe100
    2bf2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2bf6:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2bfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2bfe:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2c00:	b21a      	sxth	r2, r3
    2c02:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2c06:	f003 031f 	and.w	r3, r3, #31
    2c0a:	f04f 0101 	mov.w	r1, #1
    2c0e:	fa01 f103 	lsl.w	r1, r1, r3
    2c12:	f24e 1300 	movw	r3, #57600	; 0xe100
    2c16:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    restore_interrupts( primask );
    2c1e:	f7ff fe89 	bl	2934 <restore_interrupts>
}
    2c22:	b002      	add	sp, #8
    2c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00002c28 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    2c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2c2c:	b082      	sub	sp, #8
    2c2e:	4604      	mov	r4, r0
    2c30:	460d      	mov	r5, r1
    2c32:	4616      	mov	r6, r2
    2c34:	461f      	mov	r7, r3
    2c36:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2c3a:	f240 7378 	movw	r3, #1912	; 0x778
    2c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c42:	4298      	cmp	r0, r3
    2c44:	d006      	beq.n	2c54 <MSS_I2C_write+0x2c>
    2c46:	f240 73ec 	movw	r3, #2028	; 0x7ec
    2c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c4e:	4298      	cmp	r0, r3
    2c50:	d000      	beq.n	2c54 <MSS_I2C_write+0x2c>
    2c52:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2c54:	f7ff fe64 	bl	2920 <disable_interrupts>

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2c58:	7a23      	ldrb	r3, [r4, #8]
    2c5a:	b913      	cbnz	r3, 2c62 <MSS_I2C_write+0x3a>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    2c5c:	f04f 0301 	mov.w	r3, #1
    2c60:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    2c62:	f04f 0301 	mov.w	r3, #1
    2c66:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2c6a:	fa05 f503 	lsl.w	r5, r5, r3
    2c6e:	6065      	str	r5, [r4, #4]

    this_i2c->dir = WRITE_DIR;
    2c70:	f04f 0200 	mov.w	r2, #0
    2c74:	62e2      	str	r2, [r4, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    2c76:	6226      	str	r6, [r4, #32]
    this_i2c->master_tx_size = write_size;
    2c78:	6267      	str	r7, [r4, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    2c7a:	62a2      	str	r2, [r4, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2c7c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
    2c80:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2c84:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    2c88:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
    2c8a:	bf0f      	iteee	eq
    2c8c:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2c90:	69a3      	ldrne	r3, [r4, #24]
    2c92:	2201      	movne	r2, #1
    2c94:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2c96:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
    2c9a:	2b01      	cmp	r3, #1
    2c9c:	d11d      	bne.n	2cda <MSS_I2C_write+0xb2>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2c9e:	69a3      	ldr	r3, [r4, #24]
    2ca0:	f04f 0200 	mov.w	r2, #0
    2ca4:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2ca6:	6963      	ldr	r3, [r4, #20]
    2ca8:	791b      	ldrb	r3, [r3, #4]
    2caa:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2cae:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2cb2:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2cb6:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2cb8:	b21a      	sxth	r2, r3
    2cba:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2cbe:	f003 031f 	and.w	r3, r3, #31
    2cc2:	f04f 0101 	mov.w	r1, #1
    2cc6:	fa01 f103 	lsl.w	r1, r1, r3
    2cca:	f24e 1300 	movw	r3, #57600	; 0xe100
    2cce:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2cd2:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2cd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2cda:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2cdc:	b21a      	sxth	r2, r3
    2cde:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2ce2:	f003 031f 	and.w	r3, r3, #31
    2ce6:	f04f 0101 	mov.w	r1, #1
    2cea:	fa01 f103 	lsl.w	r1, r1, r3
    2cee:	f24e 1300 	movw	r3, #57600	; 0xe100
    2cf2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2cf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    restore_interrupts( primask );
    2cfa:	f7ff fe1b 	bl	2934 <restore_interrupts>
}
    2cfe:	b002      	add	sp, #8
    2d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00002d04 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    2d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2d08:	4604      	mov	r4, r0
    2d0a:	460e      	mov	r6, r1
    2d0c:	4615      	mov	r5, r2
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2d0e:	f240 7378 	movw	r3, #1912	; 0x778
    2d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d16:	4298      	cmp	r0, r3
    2d18:	d007      	beq.n	2d2a <MSS_I2C_init+0x26>
    2d1a:	f240 73ec 	movw	r3, #2028	; 0x7ec
    2d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d22:	4298      	cmp	r0, r3
    2d24:	d04f      	beq.n	2dc6 <MSS_I2C_init+0xc2>
    2d26:	be00      	bkpt	0x0000
    2d28:	e04d      	b.n	2dc6 <MSS_I2C_init+0xc2>
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2d2a:	f7ff fdf9 	bl	2920 <disable_interrupts>
    2d2e:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2d30:	f240 7878 	movw	r8, #1912	; 0x778
    2d34:	f2c2 0800 	movt	r8, #8192	; 0x2000
    2d38:	4640      	mov	r0, r8
    2d3a:	f04f 0100 	mov.w	r1, #0
    2d3e:	f04f 0274 	mov.w	r2, #116	; 0x74
    2d42:	f001 fe8d 	bl	4a60 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
    2d46:	f04f 030e 	mov.w	r3, #14
    2d4a:	f8a8 3012 	strh.w	r3, [r8, #18]
        this_i2c->hw_reg = I2C0;
    2d4e:	f242 0300 	movw	r3, #8192	; 0x2000
    2d52:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2d56:	f8c8 3014 	str.w	r3, [r8, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2d5a:	f240 0300 	movw	r3, #0
    2d5e:	f2c4 2304 	movt	r3, #16900	; 0x4204
    2d62:	f8c8 3018 	str.w	r3, [r8, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    2d66:	f242 0300 	movw	r3, #8192	; 0x2000
    2d6a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2d6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2d70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2d74:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2d76:	f24e 1200 	movw	r2, #57600	; 0xe100
    2d7a:	f2ce 0200 	movt	r2, #57344	; 0xe000
    2d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    2d82:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    2d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2d88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2d8c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    2d8e:	69a3      	ldr	r3, [r4, #24]
    2d90:	61e3      	str	r3, [r4, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    2d92:	ea4f 0646 	mov.w	r6, r6, lsl #1
    2d96:	6026      	str	r6, [r4, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    2d98:	f3c5 0280 	ubfx	r2, r5, #2, #1
    2d9c:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    2d9e:	69a3      	ldr	r3, [r4, #24]
    2da0:	f3c5 0240 	ubfx	r2, r5, #1, #1
    2da4:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    2da6:	69a3      	ldr	r3, [r4, #24]
    2da8:	f005 0501 	and.w	r5, r5, #1
    2dac:	601d      	str	r5, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    2dae:	6963      	ldr	r3, [r4, #20]
    2db0:	7822      	ldrb	r2, [r4, #0]
    2db2:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    2db4:	69a3      	ldr	r3, [r4, #24]
    2db6:	f04f 0201 	mov.w	r2, #1
    2dba:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    2dbc:	4638      	mov	r0, r7
    2dbe:	f7ff fdb9 	bl	2934 <restore_interrupts>
}
    2dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2dc6:	f7ff fdab 	bl	2920 <disable_interrupts>
    2dca:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2dcc:	4620      	mov	r0, r4
    2dce:	f04f 0100 	mov.w	r1, #0
    2dd2:	f04f 0274 	mov.w	r2, #116	; 0x74
    2dd6:	f001 fe43 	bl	4a60 <memset>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2dda:	f04f 0311 	mov.w	r3, #17
    2dde:	8263      	strh	r3, [r4, #18]
        this_i2c->hw_reg = I2C1;
    2de0:	f242 0300 	movw	r3, #8192	; 0x2000
    2de4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2de8:	6163      	str	r3, [r4, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2dea:	f240 0300 	movw	r3, #0
    2dee:	f2c4 2324 	movt	r3, #16932	; 0x4224
    2df2:	61a3      	str	r3, [r4, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    2df4:	f242 0300 	movw	r3, #8192	; 0x2000
    2df8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2dfe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2e02:	631a      	str	r2, [r3, #48]	; 0x30
    2e04:	f24e 1200 	movw	r2, #57600	; 0xe100
    2e08:	f2ce 0200 	movt	r2, #57344	; 0xe000
    2e0c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    2e10:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    2e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2e16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    2e1a:	631a      	str	r2, [r3, #48]	; 0x30
    2e1c:	e7b7      	b.n	2d8e <MSS_I2C_init+0x8a>
    2e1e:	bf00      	nop

00002e20 <ACE_start_adc>:
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    2e20:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    2e24:	f240 0300 	movw	r3, #0
    2e28:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2e2c:	6518      	str	r0, [r3, #80]	; 0x50
}
    2e2e:	4770      	bx	lr

00002e30 <ACE_get_adc_result>:
)
{
    uint16_t result = 0u;
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    2e30:	2802      	cmp	r0, #2
    2e32:	d903      	bls.n	2e3c <ACE_get_adc_result+0xc>
    2e34:	be00      	bkpt	0x0000
    2e36:	f04f 0000 	mov.w	r0, #0
    2e3a:	4770      	bx	lr
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    2e3c:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
    2e40:	f2c0 0300 	movt	r3, #0
    2e44:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    2e48:	6813      	ldr	r3, [r2, #0]
        } while ( !data_valid );
    2e4a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    2e4e:	d0fb      	beq.n	2e48 <ACE_get_adc_result+0x18>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    2e50:	6810      	ldr	r0, [r2, #0]
    2e52:	ea4f 5000 	mov.w	r0, r0, lsl #20
    2e56:	ea4f 5010 	mov.w	r0, r0, lsr #20
    }
    return result;
}
    2e5a:	4770      	bx	lr

00002e5c <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    2e5c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
    2e60:	b083      	sub	sp, #12
    ASSERT( sdd_id < NB_OF_SDD );
    2e62:	2802      	cmp	r0, #2
    2e64:	d901      	bls.n	2e6a <ACE_configure_sdd+0xe>
    2e66:	be00      	bkpt	0x0000
    2e68:	e056      	b.n	2f18 <ACE_configure_sdd+0xbc>
    if ( sdd_id < NB_OF_SDD )
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    2e6a:	f24a 65fc 	movw	r5, #42748	; 0xa6fc
    2e6e:	f2c0 0500 	movt	r5, #0
    2e72:	ac01      	add	r4, sp, #4
    2e74:	68ee      	ldr	r6, [r5, #12]
    2e76:	f824 6b02 	strh.w	r6, [r4], #2
    2e7a:	ea4f 4616 	mov.w	r6, r6, lsr #16
    2e7e:	7026      	strb	r6, [r4, #0]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    2e80:	f240 0400 	movw	r4, #0
    2e84:	f2c4 0402 	movt	r4, #16386	; 0x4002
    2e88:	f8d4 70c8 	ldr.w	r7, [r4, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    2e8c:	f04f 0600 	mov.w	r6, #0
    2e90:	f8c4 60c8 	str.w	r6, [r4, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    2e94:	f10d 0c08 	add.w	ip, sp, #8
    2e98:	eb0c 0600 	add.w	r6, ip, r0
    2e9c:	f816 6c04 	ldrb.w	r6, [r6, #-4]
    2ea0:	eb06 0646 	add.w	r6, r6, r6, lsl #1
    2ea4:	eb04 1606 	add.w	r6, r4, r6, lsl #4
    2ea8:	f506 7c06 	add.w	ip, r6, #536	; 0x218
    2eac:	f88c 2004 	strb.w	r2, [ip, #4]
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    2eb0:	f082 0801 	eor.w	r8, r2, #1
    2eb4:	f008 0801 	and.w	r8, r8, #1
    2eb8:	f3c2 0240 	ubfx	r2, r2, #1, #1
    2ebc:	f240 0c10 	movw	ip, #16
    2ec0:	f2c6 0c08 	movt	ip, #24584	; 0x6008
    2ec4:	eb08 0840 	add.w	r8, r8, r0, lsl #1
    2ec8:	eb02 0248 	add.w	r2, r2, r8, lsl #1
    2ecc:	4462      	add	r2, ip
    2ece:	f892 2084 	ldrb.w	r2, [r2, #132]	; 0x84
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    2ed2:	f506 7604 	add.w	r6, r6, #528	; 0x210
    2ed6:	7132      	strb	r2, [r6, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    2ed8:	f8c4 70c8 	str.w	r7, [r4, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    2edc:	eb05 0580 	add.w	r5, r5, r0, lsl #2
    2ee0:	692a      	ldr	r2, [r5, #16]
    2ee2:	6011      	str	r1, [r2, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    2ee4:	6811      	ldr	r1, [r2, #0]
    2ee6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    2eea:	6011      	str	r1, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    2eec:	b92b      	cbnz	r3, 2efa <ACE_configure_sdd+0x9e>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    2eee:	6921      	ldr	r1, [r4, #16]
    2ef0:	69ea      	ldr	r2, [r5, #28]
    2ef2:	ea21 0202 	bic.w	r2, r1, r2
    2ef6:	6122      	str	r2, [r4, #16]
    2ef8:	e00e      	b.n	2f18 <ACE_configure_sdd+0xbc>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    2efa:	f240 0300 	movw	r3, #0
    2efe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2f02:	6919      	ldr	r1, [r3, #16]
    2f04:	f24a 62fc 	movw	r2, #42748	; 0xa6fc
    2f08:	f2c0 0200 	movt	r2, #0
    2f0c:	eb02 0080 	add.w	r0, r2, r0, lsl #2
    2f10:	69c2      	ldr	r2, [r0, #28]
    2f12:	ea41 0202 	orr.w	r2, r1, r2
    2f16:	611a      	str	r2, [r3, #16]
        }
    }
}
    2f18:	b003      	add	sp, #12
    2f1a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
    2f1e:	4770      	bx	lr

00002f20 <ACE_enable_sdd>:
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
    2f20:	2802      	cmp	r0, #2
    2f22:	d901      	bls.n	2f28 <ACE_enable_sdd+0x8>
    2f24:	be00      	bkpt	0x0000
    2f26:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    2f28:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
    2f2c:	f2c0 0300 	movt	r3, #0
    2f30:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    2f34:	6903      	ldr	r3, [r0, #16]
    2f36:	681a      	ldr	r2, [r3, #0]
    2f38:	f042 0220 	orr.w	r2, r2, #32
    2f3c:	601a      	str	r2, [r3, #0]
    2f3e:	4770      	bx	lr

00002f40 <ACE_disable_sdd>:
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    ASSERT( sdd_id < NB_OF_SDD );
    2f40:	2802      	cmp	r0, #2
    2f42:	d901      	bls.n	2f48 <ACE_disable_sdd+0x8>
    2f44:	be00      	bkpt	0x0000
    2f46:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    2f48:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
    2f4c:	f2c0 0300 	movt	r3, #0
    2f50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    2f54:	6903      	ldr	r3, [r0, #16]
    2f56:	681a      	ldr	r2, [r3, #0]
    2f58:	f022 0220 	bic.w	r2, r2, #32
    2f5c:	601a      	str	r2, [r3, #0]
    2f5e:	4770      	bx	lr

00002f60 <ACE_set_sdd_value>:
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    ASSERT( sdd_id < NB_OF_SDD );
    2f60:	2802      	cmp	r0, #2
    2f62:	d901      	bls.n	2f68 <ACE_set_sdd_value+0x8>
    2f64:	be00      	bkpt	0x0000
    2f66:	4770      	bx	lr
    
    if ( sdd_id < NB_OF_SDD )
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    2f68:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
    2f6c:	f2c0 0300 	movt	r3, #0
    2f70:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    2f74:	6a83      	ldr	r3, [r0, #40]	; 0x28
    2f76:	ea4f 4211 	mov.w	r2, r1, lsr #16
    2f7a:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    2f7c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    2f7e:	6019      	str	r1, [r3, #0]
    2f80:	4770      	bx	lr
    2f82:	bf00      	nop

00002f84 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    2f84:	b430      	push	{r4, r5}
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    2f86:	f240 0300 	movw	r3, #0
    2f8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2f8e:	691b      	ldr	r3, [r3, #16]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    2f90:	f1b0 3fff 	cmp.w	r0, #4294967295
    2f94:	d00a      	beq.n	2fac <ACE_set_sdd_value_sync+0x28>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    2f96:	ea4f 4510 	mov.w	r5, r0, lsr #16
    2f9a:	f240 0400 	movw	r4, #0
    2f9e:	f2c4 0402 	movt	r4, #16386	; 0x4002
    2fa2:	66e5      	str	r5, [r4, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    2fa4:	f8c4 0500 	str.w	r0, [r4, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    2fa8:	f043 0301 	orr.w	r3, r3, #1
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    2fac:	f1b1 3fff 	cmp.w	r1, #4294967295
    2fb0:	d00b      	beq.n	2fca <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    2fb2:	ea4f 4411 	mov.w	r4, r1, lsr #16
    2fb6:	f240 0000 	movw	r0, #0
    2fba:	f2c4 0002 	movt	r0, #16386	; 0x4002
    2fbe:	f8c0 40ac 	str.w	r4, [r0, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    2fc2:	f8c0 1504 	str.w	r1, [r0, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    2fc6:	f043 0302 	orr.w	r3, r3, #2
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    2fca:	f1b2 3fff 	cmp.w	r2, #4294967295
    2fce:	d00f      	beq.n	2ff0 <ACE_set_sdd_value_sync+0x6c>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    2fd0:	ea4f 4012 	mov.w	r0, r2, lsr #16
    2fd4:	f240 0100 	movw	r1, #0
    2fd8:	f2c4 0102 	movt	r1, #16386	; 0x4002
    2fdc:	f8c1 00ec 	str.w	r0, [r1, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    2fe0:	ea4f 2012 	mov.w	r0, r2, lsr #8
    2fe4:	f8c1 00e8 	str.w	r0, [r1, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    2fe8:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    2fec:	f043 0304 	orr.w	r3, r3, #4
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    2ff0:	f240 0200 	movw	r2, #0
    2ff4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2ff8:	6113      	str	r3, [r2, #16]
}
    2ffa:	bc30      	pop	{r4, r5}
    2ffc:	4770      	bx	lr
    2ffe:	bf00      	nop

00003000 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    3000:	b410      	push	{r4}
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    3002:	f000 0301 	and.w	r3, r0, #1
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    3006:	2809      	cmp	r0, #9
    3008:	d900      	bls.n	300c <ACE_set_comp_reference+0xc>
    300a:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    300c:	2903      	cmp	r1, #3
    300e:	d900      	bls.n	3012 <ACE_set_comp_reference+0x12>
    3010:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    3012:	b903      	cbnz	r3, 3016 <ACE_set_comp_reference+0x16>
    3014:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    3016:	2903      	cmp	r1, #3
    3018:	bf8c      	ite	hi
    301a:	2200      	movhi	r2, #0
    301c:	2201      	movls	r2, #1
    301e:	2809      	cmp	r0, #9
    3020:	bf8c      	ite	hi
    3022:	2200      	movhi	r2, #0
    3024:	f002 0201 	andls.w	r2, r2, #1
    3028:	2a00      	cmp	r2, #0
    302a:	d035      	beq.n	3098 <ACE_set_comp_reference+0x98>
    302c:	2b00      	cmp	r3, #0
    302e:	d033      	beq.n	3098 <ACE_set_comp_reference+0x98>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    3030:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
    3034:	f2c0 0300 	movt	r3, #0
    3038:	4418      	add	r0, r3
    303a:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    303e:	f240 0300 	movw	r3, #0
    3042:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3046:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    304a:	f04f 0400 	mov.w	r4, #0
    304e:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    3052:	2903      	cmp	r1, #3
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    3054:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    3058:	ea4f 1202 	mov.w	r2, r2, lsl #4
    305c:	f240 2328 	movw	r3, #552	; 0x228
    3060:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3064:	4413      	add	r3, r2
    3066:	791a      	ldrb	r2, [r3, #4]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( ADC_IN_COMP_REF == reference )
    3068:	d107      	bne.n	307a <ACE_set_comp_reference+0x7a>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    306a:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    306e:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    3070:	7a1a      	ldrb	r2, [r3, #8]
    3072:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    3076:	721a      	strb	r2, [r3, #8]
    3078:	e008      	b.n	308c <ACE_set_comp_reference+0x8c>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    307a:	f042 0220 	orr.w	r2, r2, #32
    307e:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    3080:	7a1a      	ldrb	r2, [r3, #8]
    3082:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    3086:	4411      	add	r1, r2
    3088:	b2c9      	uxtb	r1, r1
    308a:	7219      	strb	r1, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    308c:	f240 0300 	movw	r3, #0
    3090:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3094:	f8c3 00c8 	str.w	r0, [r3, #200]	; 0xc8
    }
}
    3098:	bc10      	pop	{r4}
    309a:	4770      	bx	lr

0000309c <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    309c:	b430      	push	{r4, r5}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    309e:	2809      	cmp	r0, #9
    30a0:	d900      	bls.n	30a4 <ACE_set_comp_hysteresis+0x8>
    30a2:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    30a4:	2903      	cmp	r1, #3
    30a6:	d901      	bls.n	30ac <ACE_set_comp_hysteresis+0x10>
    30a8:	be00      	bkpt	0x0000
    30aa:	e038      	b.n	311e <ACE_set_comp_hysteresis+0x82>
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    30ac:	2809      	cmp	r0, #9
    30ae:	d836      	bhi.n	311e <ACE_set_comp_hysteresis+0x82>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    30b0:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
    30b4:	f2c0 0300 	movt	r3, #0
    30b8:	4403      	add	r3, r0
    30ba:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    30be:	f240 0300 	movw	r3, #0
    30c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    30c6:	f8d3 40c8 	ldr.w	r4, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    30ca:	f04f 0500 	mov.w	r5, #0
    30ce:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
    
        if ( odd )
    30d2:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    30d6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    30da:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
    
        if ( odd )
    30de:	d00c      	beq.n	30fa <ACE_set_comp_hysteresis+0x5e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    30e0:	f240 2328 	movw	r3, #552	; 0x228
    30e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    30e8:	4413      	add	r3, r2
    30ea:	791a      	ldrb	r2, [r3, #4]
    30ec:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    30f0:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
    30f4:	b2c9      	uxtb	r1, r1
    30f6:	7119      	strb	r1, [r3, #4]
    30f8:	e00b      	b.n	3112 <ACE_set_comp_hysteresis+0x76>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    30fa:	f240 2320 	movw	r3, #544	; 0x220
    30fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3102:	4413      	add	r3, r2
    3104:	7a1a      	ldrb	r2, [r3, #8]
    3106:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    310a:	ea42 1181 	orr.w	r1, r2, r1, lsl #6
    310e:	b2c9      	uxtb	r1, r1
    3110:	7219      	strb	r1, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    3112:	f240 0300 	movw	r3, #0
    3116:	f2c4 0302 	movt	r3, #16386	; 0x4002
    311a:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
    }
}
    311e:	bc30      	pop	{r4, r5}
    3120:	4770      	bx	lr
    3122:	bf00      	nop

00003124 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    3124:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    3126:	2809      	cmp	r0, #9
    3128:	d901      	bls.n	312e <ACE_enable_comp+0xa>
    312a:	be00      	bkpt	0x0000
    312c:	e030      	b.n	3190 <ACE_enable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    312e:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
    3132:	f2c0 0300 	movt	r3, #0
    3136:	4403      	add	r3, r0
    3138:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    313c:	f240 0300 	movw	r3, #0
    3140:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3144:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    3148:	f04f 0400 	mov.w	r4, #0
    314c:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
    3150:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    3154:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    3158:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
    315c:	d009      	beq.n	3172 <ACE_enable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    315e:	f240 2328 	movw	r3, #552	; 0x228
    3162:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3166:	4413      	add	r3, r2
    3168:	791a      	ldrb	r2, [r3, #4]
    316a:	f042 0210 	orr.w	r2, r2, #16
    316e:	711a      	strb	r2, [r3, #4]
    3170:	e008      	b.n	3184 <ACE_enable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    3172:	f240 2320 	movw	r3, #544	; 0x220
    3176:	f2c4 0302 	movt	r3, #16386	; 0x4002
    317a:	4413      	add	r3, r2
    317c:	7a1a      	ldrb	r2, [r3, #8]
    317e:	f042 0210 	orr.w	r2, r2, #16
    3182:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    3184:	f240 0300 	movw	r3, #0
    3188:	f2c4 0302 	movt	r3, #16386	; 0x4002
    318c:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
    3190:	bc10      	pop	{r4}
    3192:	4770      	bx	lr

00003194 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    3194:	b410      	push	{r4}
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    3196:	2809      	cmp	r0, #9
    3198:	d901      	bls.n	319e <ACE_disable_comp+0xa>
    319a:	be00      	bkpt	0x0000
    319c:	e030      	b.n	3200 <ACE_disable_comp+0x6c>
    if ( comp_id < NB_OF_COMPARATORS )
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    319e:	f24a 63fc 	movw	r3, #42748	; 0xa6fc
    31a2:	f2c0 0300 	movt	r3, #0
    31a6:	4403      	add	r3, r0
    31a8:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
        odd = (uint32_t)comp_id & 0x01u;
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    31ac:	f240 0300 	movw	r3, #0
    31b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    31b4:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
        ACE->PC2_CTRL = 0u;
    31b8:	f04f 0400 	mov.w	r4, #0
    31bc:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
        
        if ( odd )
    31c0:	f010 0f01 	tst.w	r0, #1
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    31c4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    31c8:	ea4f 1202 	mov.w	r2, r2, lsl #4
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
        ACE->PC2_CTRL = 0u;
        
        if ( odd )
    31cc:	d009      	beq.n	31e2 <ACE_disable_comp+0x4e>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    31ce:	f240 2328 	movw	r3, #552	; 0x228
    31d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    31d6:	4413      	add	r3, r2
    31d8:	791a      	ldrb	r2, [r3, #4]
    31da:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    31de:	711a      	strb	r2, [r3, #4]
    31e0:	e008      	b.n	31f4 <ACE_disable_comp+0x60>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    31e2:	f240 2320 	movw	r3, #544	; 0x220
    31e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    31ea:	4413      	add	r3, r2
    31ec:	7a1a      	ldrb	r2, [r3, #8]
    31ee:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    31f2:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    31f4:	f240 0300 	movw	r3, #0
    31f8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    31fc:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    }
}
    3200:	bc10      	pop	{r4}
    3202:	4770      	bx	lr

00003204 <ACE_enable_comp_rise_irq>:
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
    3204:	2809      	cmp	r0, #9
    3206:	d900      	bls.n	320a <ACE_enable_comp_rise_irq+0x6>
    3208:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    320a:	f241 2300 	movw	r3, #4608	; 0x1200
    320e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3212:	f853 2f0c 	ldr.w	r2, [r3, #12]!
    3216:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    321a:	fa01 f000 	lsl.w	r0, r1, r0
    321e:	ea40 0002 	orr.w	r0, r0, r2
    3222:	6018      	str	r0, [r3, #0]
}
    3224:	4770      	bx	lr
    3226:	bf00      	nop

00003228 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    3228:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    322a:	2809      	cmp	r0, #9
    322c:	d900      	bls.n	3230 <ACE_disable_comp_rise_irq+0x8>
    322e:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    3230:	f241 2300 	movw	r3, #4608	; 0x1200
    3234:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3238:	f853 2f0c 	ldr.w	r2, [r3, #12]!
    323c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    3240:	fa01 f000 	lsl.w	r0, r1, r0
    3244:	ea22 0000 	bic.w	r0, r2, r0
    3248:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    324a:	681b      	ldr	r3, [r3, #0]
    324c:	9301      	str	r3, [sp, #4]
    ++dummy_read;
    324e:	9b01      	ldr	r3, [sp, #4]
    3250:	f103 0301 	add.w	r3, r3, #1
    3254:	9301      	str	r3, [sp, #4]
}
    3256:	b002      	add	sp, #8
    3258:	4770      	bx	lr
    325a:	bf00      	nop

0000325c <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    325c:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    325e:	2809      	cmp	r0, #9
    3260:	d900      	bls.n	3264 <ACE_clear_comp_rise_irq+0x8>
    3262:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    3264:	f241 2300 	movw	r3, #4608	; 0x1200
    3268:	f2c4 0302 	movt	r3, #16386	; 0x4002
    326c:	f853 2f14 	ldr.w	r2, [r3, #20]!
    3270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    3274:	fa01 f000 	lsl.w	r0, r1, r0
    3278:	ea40 0002 	orr.w	r0, r0, r2
    327c:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    327e:	681b      	ldr	r3, [r3, #0]
    3280:	9301      	str	r3, [sp, #4]
    ++dummy_read;
    3282:	9b01      	ldr	r3, [sp, #4]
    3284:	f103 0301 	add.w	r3, r3, #1
    3288:	9301      	str	r3, [sp, #4]
}
    328a:	b002      	add	sp, #8
    328c:	4770      	bx	lr
    328e:	bf00      	nop

00003290 <ACE_enable_comp_fall_irq>:
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    ASSERT( comp_id < NB_OF_COMPARATORS );
    3290:	2809      	cmp	r0, #9
    3292:	d900      	bls.n	3296 <ACE_enable_comp_fall_irq+0x6>
    3294:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    3296:	f241 2300 	movw	r3, #4608	; 0x1200
    329a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    329e:	f853 2f0c 	ldr.w	r2, [r3, #12]!
    32a2:	f04f 0101 	mov.w	r1, #1
    32a6:	fa01 f000 	lsl.w	r0, r1, r0
    32aa:	ea40 0002 	orr.w	r0, r0, r2
    32ae:	6018      	str	r0, [r3, #0]
}
    32b0:	4770      	bx	lr
    32b2:	bf00      	nop

000032b4 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    32b4:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    32b6:	2809      	cmp	r0, #9
    32b8:	d900      	bls.n	32bc <ACE_disable_comp_fall_irq+0x8>
    32ba:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    32bc:	f241 2300 	movw	r3, #4608	; 0x1200
    32c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    32c4:	f853 2f0c 	ldr.w	r2, [r3, #12]!
    32c8:	f04f 0101 	mov.w	r1, #1
    32cc:	fa01 f000 	lsl.w	r0, r1, r0
    32d0:	ea22 0000 	bic.w	r0, r2, r0
    32d4:	6018      	str	r0, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    32d6:	681b      	ldr	r3, [r3, #0]
    32d8:	9301      	str	r3, [sp, #4]
    ++dummy_read;
    32da:	9b01      	ldr	r3, [sp, #4]
    32dc:	440b      	add	r3, r1
    32de:	9301      	str	r3, [sp, #4]
}
    32e0:	b002      	add	sp, #8
    32e2:	4770      	bx	lr

000032e4 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    32e4:	b082      	sub	sp, #8
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    32e6:	2809      	cmp	r0, #9
    32e8:	d900      	bls.n	32ec <ACE_clear_comp_fall_irq+0x8>
    32ea:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    32ec:	f241 2300 	movw	r3, #4608	; 0x1200
    32f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    32f4:	f853 2f14 	ldr.w	r2, [r3, #20]!
    32f8:	f04f 0101 	mov.w	r1, #1
    32fc:	fa01 f000 	lsl.w	r0, r1, r0
    3300:	ea40 0002 	orr.w	r0, r0, r2
    3304:	6018      	str	r0, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    3306:	681b      	ldr	r3, [r3, #0]
    3308:	9301      	str	r3, [sp, #4]
    ++dummy_read;
    330a:	9b01      	ldr	r3, [sp, #4]
    330c:	440b      	add	r3, r1
    330e:	9301      	str	r3, [sp, #4]
}
    3310:	b002      	add	sp, #8
    3312:	4770      	bx	lr

00003314 <ACE_get_comp_status>:
/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    return ACE->COMP_IRQ;
    3314:	f241 2310 	movw	r3, #4624	; 0x1210
    3318:	f2c4 0302 	movt	r3, #16386	; 0x4002
    331c:	6818      	ldr	r0, [r3, #0]
}
    331e:	4770      	bx	lr

00003320 <ACE_get_channel_count>:
(
    void
)
{
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
}
    3320:	f04f 0002 	mov.w	r0, #2
    3324:	4770      	bx	lr
    3326:	bf00      	nop

00003328 <ACE_get_first_channel>:
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    
    return channel_handle;
}
    3328:	f04f 0000 	mov.w	r0, #0
    332c:	4770      	bx	lr
    332e:	bf00      	nop

00003330 <ACE_get_next_channel>:
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    ++channel_handle;
    3330:	f100 0001 	add.w	r0, r0, #1
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    3334:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    {
         channel_handle = (ace_channel_handle_t)0;
    }
    
    return channel_handle;
}
    3338:	2801      	cmp	r0, #1
    333a:	bf88      	it	hi
    333c:	2000      	movhi	r0, #0
    333e:	4770      	bx	lr

00003340 <ACE_get_input_channel_handle>:
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    3340:	f240 033c 	movw	r3, #60	; 0x3c
    3344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3348:	791b      	ldrb	r3, [r3, #4]
    334a:	4283      	cmp	r3, r0
    334c:	bf08      	it	eq
    334e:	2000      	moveq	r0, #0
    3350:	d00b      	beq.n	336a <ACE_get_input_channel_handle+0x2a>
    3352:	f240 033c 	movw	r3, #60	; 0x3c
    3356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    335a:	7d1b      	ldrb	r3, [r3, #20]
    335c:	4283      	cmp	r3, r0
    335e:	d002      	beq.n	3366 <ACE_get_input_channel_handle+0x26>
    3360:	f04f 0002 	mov.w	r0, #2
    3364:	4770      	bx	lr
    3366:	f04f 0001 	mov.w	r0, #1
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    336a:	b2c0      	uxtb	r0, r0
            break;
        }
    }
    return channel_handle;
}
    336c:	4770      	bx	lr
    336e:	bf00      	nop

00003370 <ACE_get_ppe_sample>:
{
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    3370:	f240 033c 	movw	r3, #60	; 0x3c
    3374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3378:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    337c:	88da      	ldrh	r2, [r3, #6]
    337e:	f240 0300 	movw	r3, #0
    3382:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3386:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    338a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    338e:	ea4f 4313 	mov.w	r3, r3, lsr #16
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    3392:	b218      	sxth	r0, r3
        /* Normalize negative value to zero. */
        sample = 0u;
    }
    
    return sample;
}
    3394:	ea23 70e0 	bic.w	r0, r3, r0, asr #31
    3398:	4770      	bx	lr
    339a:	bf00      	nop

0000339c <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    339c:	b510      	push	{r4, lr}
    339e:	4604      	mov	r4, r0
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    33a0:	f240 033c 	movw	r3, #60	; 0x3c
    33a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33a8:	6819      	ldr	r1, [r3, #0]
    33aa:	b121      	cbz	r1, 33b6 <ACE_get_channel_handle+0x1a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    33ac:	f04f 0210 	mov.w	r2, #16
    33b0:	f001 fbf2 	bl	4b98 <strncmp>
            if ( 0 == diff )
    33b4:	b168      	cbz	r0, 33d2 <ACE_get_channel_handle+0x36>
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    33b6:	f240 033c 	movw	r3, #60	; 0x3c
    33ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33be:	6919      	ldr	r1, [r3, #16]
    33c0:	b149      	cbz	r1, 33d6 <ACE_get_channel_handle+0x3a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    33c2:	4620      	mov	r0, r4
    33c4:	f04f 0210 	mov.w	r2, #16
    33c8:	f001 fbe6 	bl	4b98 <strncmp>
            if ( 0 == diff )
    33cc:	b918      	cbnz	r0, 33d6 <ACE_get_channel_handle+0x3a>
    33ce:	f04f 0001 	mov.w	r0, #1
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    33d2:	b2c0      	uxtb	r0, r0
                break;
    33d4:	bd10      	pop	{r4, pc}
    33d6:	f04f 0002 	mov.w	r0, #2
            }
        }
    }
    return channel_handle;
}
    33da:	bd10      	pop	{r4, pc}

000033dc <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    33dc:	b508      	push	{r3, lr}
    /* Initialize driver's internal data. */
    ace_init_flags();
    33de:	f000 fbcd 	bl	3b7c <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    33e2:	f000 f8fd 	bl	35e0 <ace_init_convert>
}
    33e6:	bd08      	pop	{r3, pc}

000033e8 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
    33e8:	f3ef 8009 	mrs	r0, PSP
    33ec:	4600      	mov	r0, r0
    33ee:	4770      	bx	lr

000033f0 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
    33f0:	f380 8809 	msr	PSP, r0
    33f4:	4770      	bx	lr
    33f6:	bf00      	nop

000033f8 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
    33f8:	f3ef 8008 	mrs	r0, MSP
    33fc:	4600      	mov	r0, r0
    33fe:	4770      	bx	lr

00003400 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
    3400:	f380 8808 	msr	MSP, r0
    3404:	4770      	bx	lr
    3406:	bf00      	nop

00003408 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    3408:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
    340c:	4770      	bx	lr
    340e:	bf00      	nop

00003410 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    3410:	f380 8811 	msr	BASEPRI, r0
}
    3414:	4770      	bx	lr
    3416:	bf00      	nop

00003418 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3418:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
    341c:	4770      	bx	lr
    341e:	bf00      	nop

00003420 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    3420:	f380 8810 	msr	PRIMASK, r0
}
    3424:	4770      	bx	lr
    3426:	bf00      	nop

00003428 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    3428:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
    342c:	4770      	bx	lr
    342e:	bf00      	nop

00003430 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    3430:	f380 8813 	msr	FAULTMASK, r0
}
    3434:	4770      	bx	lr
    3436:	bf00      	nop

00003438 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    3438:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
    343c:	4770      	bx	lr
    343e:	bf00      	nop

00003440 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    3440:	f380 8814 	msr	CONTROL, r0
}
    3444:	4770      	bx	lr
    3446:	bf00      	nop

00003448 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    3448:	ba00      	rev	r0, r0
  return(result);
}
    344a:	4770      	bx	lr

0000344c <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    344c:	ba40      	rev16	r0, r0
  return(result);
}
    344e:	4770      	bx	lr

00003450 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    3450:	bac0      	revsh	r0, r0
  return(result);
}
    3452:	4770      	bx	lr

00003454 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    3454:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
    3458:	4770      	bx	lr
    345a:	bf00      	nop

0000345c <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    345c:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
    3460:	b2c0      	uxtb	r0, r0
    3462:	4770      	bx	lr

00003464 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    3464:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
    3468:	b280      	uxth	r0, r0
    346a:	4770      	bx	lr

0000346c <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    346c:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
    3470:	4770      	bx	lr
    3472:	bf00      	nop

00003474 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    3474:	e8c1 0f43 	strexb	r3, r0, [r1]
    3478:	4618      	mov	r0, r3
   return(result);
}
    347a:	4770      	bx	lr

0000347c <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    347c:	e8c1 0f53 	strexh	r3, r0, [r1]
    3480:	4618      	mov	r0, r3
   return(result);
}
    3482:	4770      	bx	lr

00003484 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    3484:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
    3488:	4770      	bx	lr
    348a:	bf00      	nop

0000348c <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    348c:	4770      	bx	lr
    348e:	bf00      	nop

00003490 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    3490:	b430      	push	{r4, r5}
    3492:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    3494:	f24a 7348 	movw	r3, #42824	; 0xa748
    3498:	f2c0 0300 	movt	r3, #0
    349c:	46ec      	mov	ip, sp
    349e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    34a0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    34a4:	f242 0300 	movw	r3, #8192	; 0x2000
    34a8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    34ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    34ae:	f002 020c 	and.w	r2, r2, #12
    34b2:	a904      	add	r1, sp, #16
    34b4:	440a      	add	r2, r1
    34b6:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    34ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    34bc:	f3c2 1201 	ubfx	r2, r2, #4, #2
    34c0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    34c4:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    34c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    34ca:	f3c2 1281 	ubfx	r2, r2, #6, #2
    34ce:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    34d2:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    34d6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    34d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
    34da:	f3c1 2104 	ubfx	r1, r1, #8, #5
    34de:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
    34e2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
    34e6:	bf18      	it	ne
    34e8:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    34ea:	f240 2330 	movw	r3, #560	; 0x230
    34ee:	f2c6 0308 	movt	r3, #24584	; 0x6008
    34f2:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
    34f4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    34f8:	f241 13cf 	movw	r3, #4559	; 0x11cf
    34fc:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    3500:	429a      	cmp	r2, r3
    3502:	d105      	bne.n	3510 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
    3504:	f64e 732c 	movw	r3, #61228	; 0xef2c
    3508:	f2c6 0301 	movt	r3, #24577	; 0x6001
    350c:	681a      	ldr	r2, [r3, #0]
    350e:	e028      	b.n	3562 <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    3510:	f640 031c 	movw	r3, #2076	; 0x81c
    3514:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3518:	681a      	ldr	r2, [r3, #0]
    351a:	f244 3341 	movw	r3, #17217	; 0x4341
    351e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    3522:	429a      	cmp	r2, r3
    3524:	d11e      	bne.n	3564 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
    3526:	f640 0340 	movw	r3, #2112	; 0x840
    352a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    352e:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    3530:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    3534:	f240 3300 	movw	r3, #768	; 0x300
    3538:	f2c0 0301 	movt	r3, #1
    353c:	429a      	cmp	r2, r3
    353e:	d911      	bls.n	3564 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    3540:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
    3544:	d205      	bcs.n	3552 <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
    3546:	f241 632c 	movw	r3, #5676	; 0x162c
    354a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    354e:	681a      	ldr	r2, [r3, #0]
    3550:	e007      	b.n	3562 <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    3552:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
    3556:	d205      	bcs.n	3564 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
    3558:	f641 63ac 	movw	r3, #7852	; 0x1eac
    355c:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3560:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
    3562:	b922      	cbnz	r2, 356e <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    3564:	be00      	bkpt	0x0000
    3566:	f647 0240 	movw	r2, #30784	; 0x7840
    356a:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    356e:	f240 031c 	movw	r3, #28
    3572:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3576:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    3578:	fbb2 f5f5 	udiv	r5, r2, r5
    357c:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    357e:	fbb2 f4f4 	udiv	r4, r2, r4
    3582:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    3584:	fbb2 f0f0 	udiv	r0, r2, r0
    3588:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    358a:	fbb2 f1f1 	udiv	r1, r2, r1
    358e:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    3590:	615a      	str	r2, [r3, #20]
}
    3592:	b004      	add	sp, #16
    3594:	bc30      	pop	{r4, r5}
    3596:	4770      	bx	lr

00003598 <ACE_get_channel_type>:
    ace_channel_handle_t    channel_handle
)
{
    channel_type_t channel_type = VOLTAGE;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3598:	2801      	cmp	r0, #1
    359a:	d903      	bls.n	35a4 <ACE_get_channel_type+0xc>
    359c:	be00      	bkpt	0x0000
    359e:	f04f 0000 	mov.w	r0, #0
    35a2:	4770      	bx	lr
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        channel_type = channel_type_lut_h[channel_handle];
    35a4:	f240 53b0 	movw	r3, #1456	; 0x5b0
    35a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ac:	5c18      	ldrb	r0, [r3, r0]
    {
        channel_type = VOLTAGE;
    }
    
    return channel_type;
}
    35ae:	4770      	bx	lr

000035b0 <ACE_convert_adc_input_to_mV>:
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    35b0:	f240 033c 	movw	r3, #60	; 0x3c
    35b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35b8:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    35bc:	791a      	ldrb	r2, [r3, #4]
    35be:	ea4f 1212 	mov.w	r2, r2, lsr #4
    35c2:	f240 0334 	movw	r3, #52	; 0x34
    35c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ca:	eb03 0082 	add.w	r0, r3, r2, lsl #2
    35ce:	8840      	ldrh	r0, [r0, #2]
    35d0:	fb00 f001 	mul.w	r0, r0, r1
    35d4:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    
    return voltage;
}
    35d8:	fbb0 f0f3 	udiv	r0, r0, r3
    35dc:	4770      	bx	lr
    35de:	bf00      	nop

000035e0 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    35e0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    35e4:	f240 0200 	movw	r2, #0
    35e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    35ec:	f8d2 50c8 	ldr.w	r5, [r2, #200]	; 0xc8
    ACE->PC2_CTRL = 0u;
    35f0:	f04f 0300 	mov.w	r3, #0
    35f4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    35f8:	4610      	mov	r0, r2
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    35fa:	4c36      	ldr	r4, [pc, #216]	; (36d4 <ace_init_convert+0xf4>)
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    35fc:	b2da      	uxtb	r2, r3
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    35fe:	ea4f 0152 	mov.w	r1, r2, lsr #1
    3602:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    3606:	eb00 1101 	add.w	r1, r0, r1, lsl #4
    360a:	f501 7108 	add.w	r1, r1, #544	; 0x220
    360e:	7909      	ldrb	r1, [r1, #4]
        channel_is_abps2 = abps_idx & 0x01u;
        if(channel_is_abps2)
    3610:	f012 0f01 	tst.w	r2, #1
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    3614:	bf14      	ite	ne
    3616:	f3c1 1141 	ubfxne	r1, r1, #5, #2
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    361a:	f3c1 0141 	ubfxeq	r1, r1, #1, #2
    361e:	54e1      	strb	r1, [r4, r3]
    3620:	f103 0301 	add.w	r3, r3, #1
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3624:	2b0a      	cmp	r3, #10
    3626:	d1e9      	bne.n	35fc <ace_init_convert+0x1c>
    3628:	f04f 0300 	mov.w	r3, #0
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
    362c:	f240 043c 	movw	r4, #60	; 0x3c
    3630:	f2c2 0400 	movt	r4, #8192	; 0x2000
    3634:	f24a 72e8 	movw	r2, #42984	; 0xa7e8
    3638:	f2c0 0200 	movt	r2, #0
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    363c:	f240 0700 	movw	r7, #0
    3640:	f2c4 0702 	movt	r7, #16386	; 0x4002
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
    3644:	4698      	mov	r8, r3
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
                if ( acb_config_byte & 0x01u )
    3646:	f04f 0a02 	mov.w	sl, #2
                ASSERT(0);
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    364a:	f240 5cb0 	movw	ip, #1456	; 0x5b0
    364e:	f2c2 0c00 	movt	ip, #8192	; 0x2000
#define PPE_SAMPLES_RESOLUTION    4095u

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
    3652:	461e      	mov	r6, r3
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
        quad_id = channel_quad_lut[channel_id];
    3654:	eb04 1103 	add.w	r1, r4, r3, lsl #4
    3658:	7909      	ldrb	r1, [r1, #4]
    365a:	5c50      	ldrb	r0, [r2, r1]
        
        switch (channel_type_lut[channel_id])
    365c:	4411      	add	r1, r2
    365e:	f891 1030 	ldrb.w	r1, [r1, #48]	; 0x30
    3662:	2901      	cmp	r1, #1
    3664:	d003      	beq.n	366e <ace_init_convert+0x8e>
    3666:	b321      	cbz	r1, 36b2 <ace_init_convert+0xd2>
    3668:	2902      	cmp	r1, #2
    366a:	d11f      	bne.n	36ac <ace_init_convert+0xcc>
    366c:	e00e      	b.n	368c <ace_init_convert+0xac>
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
                break;
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    366e:	28ff      	cmp	r0, #255	; 0xff
    3670:	d100      	bne.n	3674 <ace_init_convert+0x94>
    3672:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    3674:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    3678:	eb07 1100 	add.w	r1, r7, r0, lsl #4
    367c:	f501 7108 	add.w	r1, r1, #544	; 0x220
    3680:	7a09      	ldrb	r1, [r1, #8]
    3682:	f081 0101 	eor.w	r1, r1, #1
    3686:	f001 0101 	and.w	r1, r1, #1
    368a:	e013      	b.n	36b4 <ace_init_convert+0xd4>
                    channel_type = CURRENT;
                }
                break;
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    368c:	28ff      	cmp	r0, #255	; 0xff
    368e:	d100      	bne.n	3692 <ace_init_convert+0xb2>
    3690:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    3692:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    3696:	eb07 1100 	add.w	r1, r7, r0, lsl #4
    369a:	f501 710a 	add.w	r1, r1, #552	; 0x228
    369e:	7909      	ldrb	r1, [r1, #4]
                if ( acb_config_byte & 0x01u )
    36a0:	f011 0f01 	tst.w	r1, #1
    36a4:	bf08      	it	eq
    36a6:	4651      	moveq	r1, sl
    36a8:	d004      	beq.n	36b4 <ace_init_convert+0xd4>
    36aa:	e002      	b.n	36b2 <ace_init_convert+0xd2>
                    channel_type = TEMPERATURE;
                }
                break;
                
            default:
                ASSERT(0);
    36ac:	be00      	bkpt	0x0000
    36ae:	4641      	mov	r1, r8
    36b0:	e000      	b.n	36b4 <ace_init_convert+0xd4>
    36b2:	4641      	mov	r1, r8
                channel_type = VOLTAGE;
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    36b4:	f80c 1006 	strb.w	r1, [ip, r6]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    36b8:	f103 0301 	add.w	r3, r3, #1
    36bc:	2b02      	cmp	r3, #2
    36be:	d1c8      	bne.n	3652 <ace_init_convert+0x72>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    36c0:	f240 0300 	movw	r3, #0
    36c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    36c8:	f8c3 50c8 	str.w	r5, [r3, #200]	; 0xc8
}
    36cc:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
    36d0:	4770      	bx	lr
    36d2:	bf00      	nop
    36d4:	200005b4 	.word	0x200005b4

000036d8 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    36d8:	b410      	push	{r4}
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    36da:	f240 033c 	movw	r3, #60	; 0x3c
    36de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36e2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    36e6:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
    36e8:	ea4f 1413 	mov.w	r4, r3, lsr #4
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    36ec:	469c      	mov	ip, r3
    36ee:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
    36f2:	f2c0 0300 	movt	r3, #0
    36f6:	4463      	add	r3, ip
    36f8:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    36fc:	2bff      	cmp	r3, #255	; 0xff
    36fe:	d115      	bne.n	372c <ACE_convert_to_mV+0x54>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
        voltage = (int32_t)adc_voltage;
    3700:	f240 0334 	movw	r3, #52	; 0x34
    3704:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3708:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    370c:	8863      	ldrh	r3, [r4, #2]
    370e:	fb03 f101 	mul.w	r1, r3, r1
    3712:	f240 1301 	movw	r3, #257	; 0x101
    3716:	f2c0 0310 	movt	r3, #16
    371a:	fba3 2301 	umull	r2, r3, r3, r1
    371e:	ebc3 0101 	rsb	r1, r3, r1
    3722:	eb03 0351 	add.w	r3, r3, r1, lsr #1
    3726:	ea4f 20d3 	mov.w	r0, r3, lsr #11
    372a:	e031      	b.n	3790 <ACE_convert_to_mV+0xb8>
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        sample = (int32_t)sample_value;
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
        gain = (int32_t)apbs_gain_lut[gdec];
    372c:	f240 50b0 	movw	r0, #1456	; 0x5b0
    3730:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3734:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
    3738:	f2c0 0300 	movt	r3, #0
    373c:	eb0c 0203 	add.w	r2, ip, r3
    3740:	f892 2090 	ldrb.w	r2, [r2, #144]	; 0x90
    3744:	4410      	add	r0, r2
    3746:	f890 c004 	ldrb.w	ip, [r0, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    374a:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    374e:	f9b2 00c0 	ldrsh.w	r0, [r2, #192]	; 0xc0
    3752:	f5c1 617e 	rsb	r1, r1, #4064	; 0xfe0
    3756:	f101 011f 	add.w	r1, r1, #31
    375a:	f240 0234 	movw	r2, #52	; 0x34
    375e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3762:	eb02 0284 	add.w	r2, r2, r4, lsl #2
    3766:	8852      	ldrh	r2, [r2, #2]
    3768:	fb02 f101 	mul.w	r1, r2, r1
    376c:	4463      	add	r3, ip
    376e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
    3772:	fb03 f101 	mul.w	r1, r3, r1
    3776:	f240 0381 	movw	r3, #129	; 0x81
    377a:	f2c8 0308 	movt	r3, #32776	; 0x8008
    377e:	fb83 2301 	smull	r2, r3, r3, r1
    3782:	440b      	add	r3, r1
    3784:	ea4f 71e1 	mov.w	r1, r1, asr #31
    3788:	ebc1 21e3 	rsb	r1, r1, r3, asr #11
    378c:	ebc1 0000 	rsb	r0, r1, r0
    }
    return voltage;
}
    3790:	bc10      	pop	{r4}
    3792:	4770      	bx	lr

00003794 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3794:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3796:	2801      	cmp	r0, #1
    3798:	d903      	bls.n	37a2 <ACE_convert_to_mA+0xe>
    379a:	be00      	bkpt	0x0000
    379c:	f04f 0000 	mov.w	r0, #0
    37a0:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    37a2:	f240 033c 	movw	r3, #60	; 0x3c
    37a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37aa:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    37ae:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    37b0:	2a2f      	cmp	r2, #47	; 0x2f
    37b2:	d900      	bls.n	37b6 <ACE_convert_to_mA+0x22>
    37b4:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    37b6:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
    37ba:	f2c0 0300 	movt	r3, #0
    37be:	4413      	add	r3, r2
    37c0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    37c4:	2b01      	cmp	r3, #1
    37c6:	d116      	bne.n	37f6 <ACE_convert_to_mA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    37c8:	f002 0430 	and.w	r4, r2, #48	; 0x30
    37cc:	f3c2 0280 	ubfx	r2, r2, #2, #1
    37d0:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    37d4:	2c03      	cmp	r4, #3
    37d6:	d80e      	bhi.n	37f6 <ACE_convert_to_mA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    37d8:	f7ff ff7e 	bl	36d8 <ACE_convert_to_mV>
                current = (voltage * 20u) / resistor;
    37dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    37e0:	ea4f 0080 	mov.w	r0, r0, lsl #2
    37e4:	f24a 7358 	movw	r3, #42840	; 0xa758
    37e8:	f2c0 0300 	movt	r3, #0
    37ec:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    37f0:	fbb0 f0f3 	udiv	r0, r0, r3
    37f4:	bd10      	pop	{r4, pc}
    37f6:	f04f 0000 	mov.w	r0, #0
        }
    }
    

    return current;
}
    37fa:	bd10      	pop	{r4, pc}

000037fc <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    37fc:	b510      	push	{r4, lr}
    uint32_t current = 0u;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    37fe:	2801      	cmp	r0, #1
    3800:	d903      	bls.n	380a <ACE_convert_to_uA+0xe>
    3802:	be00      	bkpt	0x0000
    3804:	f04f 0000 	mov.w	r0, #0
    3808:	bd10      	pop	{r4, pc}
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    380a:	f240 033c 	movw	r3, #60	; 0x3c
    380e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3812:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    3816:	791a      	ldrb	r2, [r3, #4]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3818:	2a2f      	cmp	r2, #47	; 0x2f
    381a:	d900      	bls.n	381e <ACE_convert_to_uA+0x22>
    381c:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    381e:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
    3822:	f2c0 0300 	movt	r3, #0
    3826:	4413      	add	r3, r2
    3828:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    382c:	2b01      	cmp	r3, #1
    382e:	d116      	bne.n	385e <ACE_convert_to_uA+0x62>
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3830:	f002 0430 	and.w	r4, r2, #48	; 0x30
    3834:	f3c2 0280 	ubfx	r2, r2, #2, #1
    3838:	eb02 04d4 	add.w	r4, r2, r4, lsr #3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    383c:	2c03      	cmp	r4, #3
    383e:	d80e      	bhi.n	385e <ACE_convert_to_uA+0x62>
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    3840:	f7ff ff4a 	bl	36d8 <ACE_convert_to_mV>
                current = (voltage * (1000000u / 50u) ) / resistor;
    3844:	f644 6320 	movw	r3, #20000	; 0x4e20
    3848:	fb03 f000 	mul.w	r0, r3, r0
    384c:	f24a 7258 	movw	r2, #42840	; 0xa758
    3850:	f2c0 0200 	movt	r2, #0
    3854:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
    3858:	fbb0 f0f2 	udiv	r0, r0, r2
    385c:	bd10      	pop	{r4, pc}
    385e:	f04f 0000 	mov.w	r0, #0
            }
        }
    }
    
    return current;
}
    3862:	bd10      	pop	{r4, pc}

00003864 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3864:	b508      	push	{r3, lr}
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    3866:	f7ff ff37 	bl	36d8 <ACE_convert_to_mV>
    386a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    386e:	ea4f 0040 	mov.w	r0, r0, lsl #1
    3872:	f248 531f 	movw	r3, #34079	; 0x851f
    3876:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    387a:	fba3 2300 	umull	r2, r3, r3, r0
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    
    return temperature;
}
    387e:	ea4f 00d3 	mov.w	r0, r3, lsr #3
    3882:	bd08      	pop	{r3, pc}

00003884 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3884:	b508      	push	{r3, lr}
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    3886:	f7ff ff27 	bl	36d8 <ACE_convert_to_mV>
    388a:	f24f 5355 	movw	r3, #62805	; 0xf555
    388e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    
    return temperature;
}
    3892:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    3896:	bd08      	pop	{r3, pc}

00003898 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    3898:	b508      	push	{r3, lr}
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    389a:	f7ff ffe3 	bl	3864 <ACE_convert_to_Kelvin>
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    389e:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
    38a2:	f246 6367 	movw	r3, #26215	; 0x6667
    38a6:	f2c6 6366 	movt	r3, #26214	; 0x6666
    38aa:	fb83 2300 	smull	r2, r3, r3, r0
    38ae:	ea4f 70e0 	mov.w	r0, r0, asr #31
    38b2:	ebc0 0063 	rsb	r0, r0, r3, asr #1
    
    return temperature;
}
    38b6:	f5a0 70e4 	sub.w	r0, r0, #456	; 0x1c8
    38ba:	f1a0 0003 	sub.w	r0, r0, #3
    38be:	bd08      	pop	{r3, pc}

000038c0 <ACE_get_channel_name>:
    ace_channel_handle_t    channel_handle
)
{
    const uint8_t * p_channel_name = 0;
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    38c0:	2801      	cmp	r0, #1
    38c2:	bf8f      	iteee	hi
    38c4:	2000      	movhi	r0, #0
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    38c6:	f240 033c 	movwls	r3, #60	; 0x3c
    38ca:	f2c2 0300 	movtls	r3, #8192	; 0x2000
    38ce:	eb03 1000 	addls.w	r0, r3, r0, lsl #4
    38d2:	bf98      	it	ls
    38d4:	6800      	ldrls	r0, [r0, #0]
    }
    
    return p_channel_name;
}
    38d6:	4770      	bx	lr

000038d8 <ACE_convert_mV_to_adc_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    38d8:	f240 033c 	movw	r3, #60	; 0x3c
    38dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38e0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    38e4:	791a      	ldrb	r2, [r3, #4]
    38e6:	ea4f 1212 	mov.w	r2, r2, lsr #4
    38ea:	f240 0334 	movw	r3, #52	; 0x34
    38ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38f2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    38f6:	885b      	ldrh	r3, [r3, #2]
    38f8:	428b      	cmp	r3, r1
    38fa:	d209      	bcs.n	3910 <ACE_convert_mV_to_adc_value+0x38>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    38fc:	f240 0334 	movw	r3, #52	; 0x34
    3900:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3904:	f833 0022 	ldrh.w	r0, [r3, r2, lsl #2]
    3908:	f100 30ff 	add.w	r0, r0, #4294967295
    390c:	b280      	uxth	r0, r0
    390e:	4770      	bx	lr
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    3910:	f240 0034 	movw	r0, #52	; 0x34
    3914:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3918:	f830 0022 	ldrh.w	r0, [r0, r2, lsl #2]
    391c:	f100 30ff 	add.w	r0, r0, #4294967295
    3920:	fb00 f101 	mul.w	r1, r0, r1
    3924:	fbb1 f3f3 	udiv	r3, r1, r3
    3928:	b298      	uxth	r0, r3
    }
    
    return sample_value;
}
    392a:	4770      	bx	lr

0000392c <convert_mV_to_ppe_value>:
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    adc_id = (uint8_t)channel_id >> 4u;
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    392c:	f240 0334 	movw	r3, #52	; 0x34
    3930:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3934:	f240 023c 	movw	r2, #60	; 0x3c
    3938:	f2c2 0200 	movt	r2, #8192	; 0x2000
    393c:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    3940:	7912      	ldrb	r2, [r2, #4]
    3942:	ea4f 1212 	mov.w	r2, r2, lsr #4
    3946:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    394a:	885b      	ldrh	r3, [r3, #2]
    394c:	428b      	cmp	r3, r1
    394e:	bf31      	iteee	cc
    3950:	f640 70ff 	movwcc	r0, #4095	; 0xfff
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    3954:	ebc1 3101 	rsbcs	r1, r1, r1, lsl #12
    3958:	fbb1 f3f3 	udivcs	r3, r1, r3
    395c:	b298      	uxthcs	r0, r3
    }
    
    return sample_value;
}
    395e:	4770      	bx	lr

00003960 <ACE_convert_from_mV>:
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3960:	f240 033c 	movw	r3, #60	; 0x3c
    3964:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3968:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    396c:	791b      	ldrb	r3, [r3, #4]
    adc_id = (uint8_t)channel_id >> 4u;
    396e:	ea4f 1c13 	mov.w	ip, r3, lsr #4
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    3972:	4618      	mov	r0, r3
    3974:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
    3978:	f2c0 0300 	movt	r3, #0
    397c:	4403      	add	r3, r0
    397e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    3982:	2bff      	cmp	r3, #255	; 0xff
    3984:	d10e      	bne.n	39a4 <ACE_convert_from_mV+0x44>
    {
        if (voltage > 0)
    3986:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
        }
        else
        {
            adc_voltage = 0u;
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    398a:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
    398e:	f240 0334 	movw	r3, #52	; 0x34
    3992:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3996:	eb03 038c 	add.w	r3, r3, ip, lsl #2
    399a:	885b      	ldrh	r3, [r3, #2]
    399c:	fbb1 f0f3 	udiv	r0, r1, r3
    39a0:	b280      	uxth	r0, r0
    39a2:	e027      	b.n	39f4 <ACE_convert_from_mV+0x94>
        
        apbs_idx = abps_idx_lut[channel_id];
        gdec = g_gdec_lut[apbs_idx];

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
        gain = (uint32_t)apbs_gain_lut[gdec];
    39a4:	f240 52b0 	movw	r2, #1456	; 0x5b0
    39a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    39ac:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
    39b0:	f2c0 0300 	movt	r3, #0
    39b4:	4418      	add	r0, r3
    39b6:	f890 0090 	ldrb.w	r0, [r0, #144]	; 0x90
    39ba:	4402      	add	r2, r0
    39bc:	7912      	ldrb	r2, [r2, #4]
        range = (int32_t)apbs_range[gdec];
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
        
        actual_afe_voltage = range - voltage;
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    39be:	eb03 0042 	add.w	r0, r3, r2, lsl #1
    39c2:	f9b0 00c0 	ldrsh.w	r0, [r0, #192]	; 0xc0
    39c6:	ebc1 0100 	rsb	r1, r1, r0
    39ca:	ebc1 3101 	rsb	r1, r1, r1, lsl #12
    39ce:	4413      	add	r3, r2
    39d0:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
    39d4:	fbb1 f0f3 	udiv	r0, r1, r3
    39d8:	f240 0334 	movw	r3, #52	; 0x34
    39dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    39e0:	eb03 038c 	add.w	r3, r3, ip, lsl #2
    39e4:	885b      	ldrh	r3, [r3, #2]
    39e6:	fbb0 f0f3 	udiv	r0, r0, r3
    39ea:	f5c0 607e 	rsb	r0, r0, #4064	; 0xfe0
    39ee:	f100 001f 	add.w	r0, r0, #31
    39f2:	b280      	uxth	r0, r0
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    
    return sample_value;
}
    39f4:	f640 73ff 	movw	r3, #4095	; 0xfff
    39f8:	4298      	cmp	r0, r3
    39fa:	bf28      	it	cs
    39fc:	4618      	movcs	r0, r3
    39fe:	4770      	bx	lr

00003a00 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3a00:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3a02:	2801      	cmp	r0, #1
    3a04:	d900      	bls.n	3a08 <ACE_convert_from_mA+0x8>
    3a06:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3a08:	f240 033c 	movw	r3, #60	; 0x3c
    3a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a10:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    3a14:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3a16:	2a2f      	cmp	r2, #47	; 0x2f
    3a18:	d900      	bls.n	3a1c <ACE_convert_from_mA+0x1c>
    3a1a:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3a1c:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
    3a20:	f2c0 0300 	movt	r3, #0
    3a24:	4413      	add	r3, r2
    3a26:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    3a2a:	2b01      	cmp	r3, #1
    3a2c:	d120      	bne.n	3a70 <ACE_convert_from_mA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3a2e:	f002 0330 	and.w	r3, r2, #48	; 0x30
    3a32:	f3c2 0280 	ubfx	r2, r2, #2, #1
    3a36:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3a3a:	2a03      	cmp	r2, #3
    3a3c:	d818      	bhi.n	3a70 <ACE_convert_from_mA+0x70>
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3a3e:	f24a 7358 	movw	r3, #42840	; 0xa758
    3a42:	f2c0 0300 	movt	r3, #0
    3a46:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3a4a:	fb01 f103 	mul.w	r1, r1, r3
    3a4e:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3a52:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3a56:	fba3 2101 	umull	r2, r1, r3, r1
    3a5a:	ea4f 1111 	mov.w	r1, r1, lsr #4
    3a5e:	f7ff ff65 	bl	392c <convert_mV_to_ppe_value>
    3a62:	f640 73ff 	movw	r3, #4095	; 0xfff
    3a66:	4298      	cmp	r0, r3
    3a68:	bf28      	it	cs
    3a6a:	4618      	movcs	r0, r3
    3a6c:	b280      	uxth	r0, r0
    3a6e:	bd08      	pop	{r3, pc}
    3a70:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
    3a74:	bd08      	pop	{r3, pc}
    3a76:	bf00      	nop

00003a78 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3a78:	b508      	push	{r3, lr}
    uint16_t sample_value = 0u;
    uint32_t voltage;
    uint32_t resistor = 1u;
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    3a7a:	2801      	cmp	r0, #1
    3a7c:	d900      	bls.n	3a80 <ACE_convert_from_uA+0x8>
    3a7e:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3a80:	f240 033c 	movw	r3, #60	; 0x3c
    3a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a88:	eb03 1300 	add.w	r3, r3, r0, lsl #4
    3a8c:	791a      	ldrb	r2, [r3, #4]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3a8e:	2a2f      	cmp	r2, #47	; 0x2f
    3a90:	d900      	bls.n	3a94 <ACE_convert_from_uA+0x1c>
    3a92:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3a94:	f24a 73e8 	movw	r3, #42984	; 0xa7e8
    3a98:	f2c0 0300 	movt	r3, #0
    3a9c:	4413      	add	r3, r2
    3a9e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    3aa2:	2b01      	cmp	r3, #1
    3aa4:	d120      	bne.n	3ae8 <ACE_convert_from_uA+0x70>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3aa6:	f002 0330 	and.w	r3, r2, #48	; 0x30
    3aaa:	f3c2 0280 	ubfx	r2, r2, #2, #1
    3aae:	eb02 02d3 	add.w	r2, r2, r3, lsr #3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3ab2:	2a03      	cmp	r2, #3
    3ab4:	d818      	bhi.n	3ae8 <ACE_convert_from_uA+0x70>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
            voltage = (current * resistor) / 20000u;
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3ab6:	f24a 7358 	movw	r3, #42840	; 0xa758
    3aba:	f2c0 0300 	movt	r3, #0
    3abe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3ac2:	fb01 f103 	mul.w	r1, r1, r3
    3ac6:	f241 7359 	movw	r3, #5977	; 0x1759
    3aca:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    3ace:	fba3 2101 	umull	r2, r1, r3, r1
    3ad2:	ea4f 3191 	mov.w	r1, r1, lsr #14
    3ad6:	f7ff ff29 	bl	392c <convert_mV_to_ppe_value>
    3ada:	f640 73ff 	movw	r3, #4095	; 0xfff
    3ade:	4298      	cmp	r0, r3
    3ae0:	bf28      	it	cs
    3ae2:	4618      	movcs	r0, r3
    3ae4:	b280      	uxth	r0, r0
    3ae6:	bd08      	pop	{r3, pc}
    3ae8:	f04f 0000 	mov.w	r0, #0
                sample_value = MAX_PPE_SAMPLE_VALUE;
            }
        }
    }
    return sample_value;
}
    3aec:	bd08      	pop	{r3, pc}
    3aee:	bf00      	nop

00003af0 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    3af0:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3af2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    3af6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    3afa:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3afe:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    3b02:	fba3 2101 	umull	r2, r1, r3, r1
    3b06:	ea4f 01d1 	mov.w	r1, r1, lsr #3
    3b0a:	f7ff ff0f 	bl	392c <convert_mV_to_ppe_value>
    3b0e:	f640 73ff 	movw	r3, #4095	; 0xfff
    3b12:	4298      	cmp	r0, r3
    3b14:	bf28      	it	cs
    3b16:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
    3b18:	b280      	uxth	r0, r0
    3b1a:	bd08      	pop	{r3, pc}

00003b1c <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3b1c:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    voltage = (uint32_t)temperature / 4u;
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3b1e:	f501 612a 	add.w	r1, r1, #2720	; 0xaa0
    3b22:	f101 010b 	add.w	r1, r1, #11
    3b26:	ea4f 0191 	mov.w	r1, r1, lsr #2
    3b2a:	f7ff feff 	bl	392c <convert_mV_to_ppe_value>
    3b2e:	f640 73ff 	movw	r3, #4095	; 0xfff
    3b32:	4298      	cmp	r0, r3
    3b34:	bf28      	it	cs
    3b36:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
    3b38:	b280      	uxth	r0, r0
    3b3a:	bd08      	pop	{r3, pc}

00003b3c <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3b3c:	b508      	push	{r3, lr}
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    kelvin = (uint32_t)temperature;
    kelvin = (kelvin * 5u) / 9u;
    3b3e:	f501 71e4 	add.w	r1, r1, #456	; 0x1c8
    3b42:	f101 0103 	add.w	r1, r1, #3
    3b46:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    3b4a:	f648 6339 	movw	r3, #36409	; 0x8e39
    3b4e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    3b52:	fba3 2101 	umull	r2, r1, r3, r1
    3b56:	ea4f 0151 	mov.w	r1, r1, lsr #1
    3b5a:	f7ff ffc9 	bl	3af0 <ACE_convert_from_Kelvin>
    3b5e:	f640 73ff 	movw	r3, #4095	; 0xfff
    3b62:	4298      	cmp	r0, r3
    3b64:	bf28      	it	cs
    3b66:	4618      	movcs	r0, r3
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    }
    return sample_value;
}
    3b68:	b280      	uxth	r0, r0
    3b6a:	bd08      	pop	{r3, pc}

00003b6c <ACE_translate_pdma_value>:
)
{
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    if ( channel_id != 0 )
    3b6c:	b111      	cbz	r1, 3b74 <ACE_translate_pdma_value+0x8>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    3b6e:	ea4f 6210 	mov.w	r2, r0, lsr #24
    3b72:	700a      	strb	r2, [r1, #0]
    }
    
    return ppe_value;
}
    3b74:	f3c0 200f 	ubfx	r0, r0, #8, #16
    3b78:	4770      	bx	lr
    3b7a:	bf00      	nop

00003b7c <ace_init_flags>:
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    3b7c:	4770      	bx	lr
    3b7e:	bf00      	nop

00003b80 <ACE_is_hysteresis_flag>:
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
}
    3b80:	f04f 0000 	mov.w	r0, #0
    3b84:	4770      	bx	lr
    3b86:	bf00      	nop

00003b88 <ACE_is_under_flag>:
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
}
    3b88:	f04f 0000 	mov.w	r0, #0
    3b8c:	4770      	bx	lr
    3b8e:	bf00      	nop

00003b90 <ACE_set_flag_threshold>:
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    3b90:	4770      	bx	lr
    3b92:	bf00      	nop

00003b94 <ACE_set_flag_assertion>:
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3b94:	4770      	bx	lr
    3b96:	bf00      	nop

00003b98 <ACE_set_flag_deassertion>:
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3b98:	4770      	bx	lr
    3b9a:	bf00      	nop

00003b9c <ACE_set_flag_hysteresis>:
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    3b9c:	4770      	bx	lr
    3b9e:	bf00      	nop

00003ba0 <ACE_set_channel_hysteresis>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    3ba0:	4770      	bx	lr
    3ba2:	bf00      	nop

00003ba4 <ACE_get_flag_handle>:
            }
        }
    }
#endif
    return flag_handle;
}
    3ba4:	f04f 0000 	mov.w	r0, #0
    3ba8:	4770      	bx	lr
    3baa:	bf00      	nop

00003bac <ACE_get_flag_status>:
        }

    }
#endif
    return flag_state;
}
    3bac:	f04f 30ff 	mov.w	r0, #4294967295
    3bb0:	4770      	bx	lr
    3bb2:	bf00      	nop

00003bb4 <ACE_get_flag_name>:
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
}
    3bb4:	f04f 0000 	mov.w	r0, #0
    3bb8:	4770      	bx	lr
    3bba:	bf00      	nop

00003bbc <ACE_get_flag_channel>:
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
}
    3bbc:	f04f 0002 	mov.w	r0, #2
    3bc0:	4770      	bx	lr
    3bc2:	bf00      	nop

00003bc4 <ACE_get_channel_flag_count>:
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
}
    3bc4:	f04f 0000 	mov.w	r0, #0
    3bc8:	4770      	bx	lr
    3bca:	bf00      	nop

00003bcc <ACE_get_channel_first_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
}
    3bcc:	f04f 0000 	mov.w	r0, #0
    3bd0:	4770      	bx	lr
    3bd2:	bf00      	nop

00003bd4 <ACE_get_channel_next_flag>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
}
    3bd4:	f04f 0000 	mov.w	r0, #0
    3bd8:	4770      	bx	lr
    3bda:	bf00      	nop

00003bdc <ACE_enable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    3bdc:	4770      	bx	lr
    3bde:	bf00      	nop

00003be0 <ACE_disable_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    3be0:	4770      	bx	lr
    3be2:	bf00      	nop

00003be4 <ACE_clear_channel_flags_irq>:
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    3be4:	4770      	bx	lr
    3be6:	bf00      	nop

00003be8 <ACE_enable_flag_irq>:
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    3be8:	4770      	bx	lr
    3bea:	bf00      	nop

00003bec <ACE_disable_flag_irq>:
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3bec:	4770      	bx	lr
    3bee:	bf00      	nop

00003bf0 <ACE_clear_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3bf0:	4770      	bx	lr
    3bf2:	bf00      	nop

00003bf4 <ACE_register_flag_isr>:
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    3bf4:	4770      	bx	lr
    3bf6:	bf00      	nop

00003bf8 <ACE_register_channel_flags_isr>:
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    3bf8:	4770      	bx	lr
    3bfa:	bf00      	nop

00003bfc <ACE_register_global_flags_isr>:
)
{
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    3bfc:	4770      	bx	lr
    3bfe:	bf00      	nop

00003c00 <process_flag_irq>:
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3c00:	4770      	bx	lr
    3c02:	bf00      	nop

00003c04 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3c04:	4668      	mov	r0, sp
    3c06:	f020 0107 	bic.w	r1, r0, #7
    3c0a:	468d      	mov	sp, r1
    3c0c:	b401      	push	{r0}
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3c0e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3c12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3c16:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    3c1a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG0 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
}
    3c1e:	bc01      	pop	{r0}
    3c20:	4685      	mov	sp, r0
    3c22:	4770      	bx	lr

00003c24 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3c24:	4668      	mov	r0, sp
    3c26:	f020 0107 	bic.w	r1, r0, #7
    3c2a:	468d      	mov	sp, r1
    3c2c:	b401      	push	{r0}
    3c2e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3c32:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3c36:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    3c3a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG1 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
}
    3c3e:	bc01      	pop	{r0}
    3c40:	4685      	mov	sp, r0
    3c42:	4770      	bx	lr

00003c44 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    3c44:	4668      	mov	r0, sp
    3c46:	f020 0107 	bic.w	r1, r0, #7
    3c4a:	468d      	mov	sp, r1
    3c4c:	b401      	push	{r0}
    3c4e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3c52:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3c56:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    3c5a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG2 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
}
    3c5e:	bc01      	pop	{r0}
    3c60:	4685      	mov	sp, r0
    3c62:	4770      	bx	lr

00003c64 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    3c64:	4668      	mov	r0, sp
    3c66:	f020 0107 	bic.w	r1, r0, #7
    3c6a:	468d      	mov	sp, r1
    3c6c:	b401      	push	{r0}
    3c6e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3c72:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3c76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    3c7a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG3 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
}
    3c7e:	bc01      	pop	{r0}
    3c80:	4685      	mov	sp, r0
    3c82:	4770      	bx	lr

00003c84 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    3c84:	4668      	mov	r0, sp
    3c86:	f020 0107 	bic.w	r1, r0, #7
    3c8a:	468d      	mov	sp, r1
    3c8c:	b401      	push	{r0}
    3c8e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3c92:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3c96:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    3c9a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG4 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
}
    3c9e:	bc01      	pop	{r0}
    3ca0:	4685      	mov	sp, r0
    3ca2:	4770      	bx	lr

00003ca4 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    3ca4:	4668      	mov	r0, sp
    3ca6:	f020 0107 	bic.w	r1, r0, #7
    3caa:	468d      	mov	sp, r1
    3cac:	b401      	push	{r0}
    3cae:	f24e 1300 	movw	r3, #57600	; 0xe100
    3cb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3cb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    3cba:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG5 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
}
    3cbe:	bc01      	pop	{r0}
    3cc0:	4685      	mov	sp, r0
    3cc2:	4770      	bx	lr

00003cc4 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    3cc4:	4668      	mov	r0, sp
    3cc6:	f020 0107 	bic.w	r1, r0, #7
    3cca:	468d      	mov	sp, r1
    3ccc:	b401      	push	{r0}
    3cce:	f24e 1300 	movw	r3, #57600	; 0xe100
    3cd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3cd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3cda:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG6 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
}
    3cde:	bc01      	pop	{r0}
    3ce0:	4685      	mov	sp, r0
    3ce2:	4770      	bx	lr

00003ce4 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    3ce4:	4668      	mov	r0, sp
    3ce6:	f020 0107 	bic.w	r1, r0, #7
    3cea:	468d      	mov	sp, r1
    3cec:	b401      	push	{r0}
    3cee:	f24e 1300 	movw	r3, #57600	; 0xe100
    3cf2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3cf6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
    3cfa:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG7 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
}
    3cfe:	bc01      	pop	{r0}
    3d00:	4685      	mov	sp, r0
    3d02:	4770      	bx	lr

00003d04 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    3d04:	4668      	mov	r0, sp
    3d06:	f020 0107 	bic.w	r1, r0, #7
    3d0a:	468d      	mov	sp, r1
    3d0c:	b401      	push	{r0}
    3d0e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3d1a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG8 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
}
    3d1e:	bc01      	pop	{r0}
    3d20:	4685      	mov	sp, r0
    3d22:	4770      	bx	lr

00003d24 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    3d24:	4668      	mov	r0, sp
    3d26:	f020 0107 	bic.w	r1, r0, #7
    3d2a:	468d      	mov	sp, r1
    3d2c:	b401      	push	{r0}
    3d2e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d32:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3d3a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    process_flag_irq( THRESHOLD_FLAG9 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
}
    3d3e:	bc01      	pop	{r0}
    3d40:	4685      	mov	sp, r0
    3d42:	4770      	bx	lr

00003d44 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    3d44:	4668      	mov	r0, sp
    3d46:	f020 0107 	bic.w	r1, r0, #7
    3d4a:	468d      	mov	sp, r1
    3d4c:	b401      	push	{r0}
    3d4e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d52:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d56:	f04f 0201 	mov.w	r2, #1
    3d5a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG10 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
}
    3d5e:	bc01      	pop	{r0}
    3d60:	4685      	mov	sp, r0
    3d62:	4770      	bx	lr

00003d64 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    3d64:	4668      	mov	r0, sp
    3d66:	f020 0107 	bic.w	r1, r0, #7
    3d6a:	468d      	mov	sp, r1
    3d6c:	b401      	push	{r0}
    3d6e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d72:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d76:	f04f 0202 	mov.w	r2, #2
    3d7a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG11 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
}
    3d7e:	bc01      	pop	{r0}
    3d80:	4685      	mov	sp, r0
    3d82:	4770      	bx	lr

00003d84 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    3d84:	4668      	mov	r0, sp
    3d86:	f020 0107 	bic.w	r1, r0, #7
    3d8a:	468d      	mov	sp, r1
    3d8c:	b401      	push	{r0}
    3d8e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d92:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d96:	f04f 0204 	mov.w	r2, #4
    3d9a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG12 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
}
    3d9e:	bc01      	pop	{r0}
    3da0:	4685      	mov	sp, r0
    3da2:	4770      	bx	lr

00003da4 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    3da4:	4668      	mov	r0, sp
    3da6:	f020 0107 	bic.w	r1, r0, #7
    3daa:	468d      	mov	sp, r1
    3dac:	b401      	push	{r0}
    3dae:	f24e 1300 	movw	r3, #57600	; 0xe100
    3db2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3db6:	f04f 0208 	mov.w	r2, #8
    3dba:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG13 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
}
    3dbe:	bc01      	pop	{r0}
    3dc0:	4685      	mov	sp, r0
    3dc2:	4770      	bx	lr

00003dc4 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    3dc4:	4668      	mov	r0, sp
    3dc6:	f020 0107 	bic.w	r1, r0, #7
    3dca:	468d      	mov	sp, r1
    3dcc:	b401      	push	{r0}
    3dce:	f24e 1300 	movw	r3, #57600	; 0xe100
    3dd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3dd6:	f04f 0210 	mov.w	r2, #16
    3dda:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG14 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
}
    3dde:	bc01      	pop	{r0}
    3de0:	4685      	mov	sp, r0
    3de2:	4770      	bx	lr

00003de4 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    3de4:	4668      	mov	r0, sp
    3de6:	f020 0107 	bic.w	r1, r0, #7
    3dea:	468d      	mov	sp, r1
    3dec:	b401      	push	{r0}
    3dee:	f24e 1300 	movw	r3, #57600	; 0xe100
    3df2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3df6:	f04f 0220 	mov.w	r2, #32
    3dfa:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG15 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
}
    3dfe:	bc01      	pop	{r0}
    3e00:	4685      	mov	sp, r0
    3e02:	4770      	bx	lr

00003e04 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    3e04:	4668      	mov	r0, sp
    3e06:	f020 0107 	bic.w	r1, r0, #7
    3e0a:	468d      	mov	sp, r1
    3e0c:	b401      	push	{r0}
    3e0e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3e12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3e16:	f04f 0240 	mov.w	r2, #64	; 0x40
    3e1a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG16 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
}
    3e1e:	bc01      	pop	{r0}
    3e20:	4685      	mov	sp, r0
    3e22:	4770      	bx	lr

00003e24 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    3e24:	4668      	mov	r0, sp
    3e26:	f020 0107 	bic.w	r1, r0, #7
    3e2a:	468d      	mov	sp, r1
    3e2c:	b401      	push	{r0}
    3e2e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3e32:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3e36:	f04f 0280 	mov.w	r2, #128	; 0x80
    3e3a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG17 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
}
    3e3e:	bc01      	pop	{r0}
    3e40:	4685      	mov	sp, r0
    3e42:	4770      	bx	lr

00003e44 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    3e44:	4668      	mov	r0, sp
    3e46:	f020 0107 	bic.w	r1, r0, #7
    3e4a:	468d      	mov	sp, r1
    3e4c:	b401      	push	{r0}
    3e4e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3e52:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3e56:	f44f 7280 	mov.w	r2, #256	; 0x100
    3e5a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG18 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
}
    3e5e:	bc01      	pop	{r0}
    3e60:	4685      	mov	sp, r0
    3e62:	4770      	bx	lr

00003e64 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    3e64:	4668      	mov	r0, sp
    3e66:	f020 0107 	bic.w	r1, r0, #7
    3e6a:	468d      	mov	sp, r1
    3e6c:	b401      	push	{r0}
    3e6e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3e72:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3e76:	f44f 7200 	mov.w	r2, #512	; 0x200
    3e7a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG19 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
}
    3e7e:	bc01      	pop	{r0}
    3e80:	4685      	mov	sp, r0
    3e82:	4770      	bx	lr

00003e84 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    3e84:	4668      	mov	r0, sp
    3e86:	f020 0107 	bic.w	r1, r0, #7
    3e8a:	468d      	mov	sp, r1
    3e8c:	b401      	push	{r0}
    3e8e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3e92:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3e96:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3e9a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG20 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
}
    3e9e:	bc01      	pop	{r0}
    3ea0:	4685      	mov	sp, r0
    3ea2:	4770      	bx	lr

00003ea4 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    3ea4:	4668      	mov	r0, sp
    3ea6:	f020 0107 	bic.w	r1, r0, #7
    3eaa:	468d      	mov	sp, r1
    3eac:	b401      	push	{r0}
    3eae:	f24e 1300 	movw	r3, #57600	; 0xe100
    3eb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3eb6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3eba:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG21 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
}
    3ebe:	bc01      	pop	{r0}
    3ec0:	4685      	mov	sp, r0
    3ec2:	4770      	bx	lr

00003ec4 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    3ec4:	4668      	mov	r0, sp
    3ec6:	f020 0107 	bic.w	r1, r0, #7
    3eca:	468d      	mov	sp, r1
    3ecc:	b401      	push	{r0}
    3ece:	f24e 1300 	movw	r3, #57600	; 0xe100
    3ed2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3ed6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    3eda:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG22 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
}
    3ede:	bc01      	pop	{r0}
    3ee0:	4685      	mov	sp, r0
    3ee2:	4770      	bx	lr

00003ee4 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    3ee4:	4668      	mov	r0, sp
    3ee6:	f020 0107 	bic.w	r1, r0, #7
    3eea:	468d      	mov	sp, r1
    3eec:	b401      	push	{r0}
    3eee:	f24e 1300 	movw	r3, #57600	; 0xe100
    3ef2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3ef6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    3efa:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG23 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
}
    3efe:	bc01      	pop	{r0}
    3f00:	4685      	mov	sp, r0
    3f02:	4770      	bx	lr

00003f04 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    3f04:	4668      	mov	r0, sp
    3f06:	f020 0107 	bic.w	r1, r0, #7
    3f0a:	468d      	mov	sp, r1
    3f0c:	b401      	push	{r0}
    3f0e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    3f1a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG24 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
}
    3f1e:	bc01      	pop	{r0}
    3f20:	4685      	mov	sp, r0
    3f22:	4770      	bx	lr

00003f24 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    3f24:	4668      	mov	r0, sp
    3f26:	f020 0107 	bic.w	r1, r0, #7
    3f2a:	468d      	mov	sp, r1
    3f2c:	b401      	push	{r0}
    3f2e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f32:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    3f3a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG25 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
}
    3f3e:	bc01      	pop	{r0}
    3f40:	4685      	mov	sp, r0
    3f42:	4770      	bx	lr

00003f44 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    3f44:	4668      	mov	r0, sp
    3f46:	f020 0107 	bic.w	r1, r0, #7
    3f4a:	468d      	mov	sp, r1
    3f4c:	b401      	push	{r0}
    3f4e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f52:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f56:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3f5a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG26 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
}
    3f5e:	bc01      	pop	{r0}
    3f60:	4685      	mov	sp, r0
    3f62:	4770      	bx	lr

00003f64 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    3f64:	4668      	mov	r0, sp
    3f66:	f020 0107 	bic.w	r1, r0, #7
    3f6a:	468d      	mov	sp, r1
    3f6c:	b401      	push	{r0}
    3f6e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f72:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f76:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    3f7a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG27 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
}
    3f7e:	bc01      	pop	{r0}
    3f80:	4685      	mov	sp, r0
    3f82:	4770      	bx	lr

00003f84 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    3f84:	4668      	mov	r0, sp
    3f86:	f020 0107 	bic.w	r1, r0, #7
    3f8a:	468d      	mov	sp, r1
    3f8c:	b401      	push	{r0}
    3f8e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f92:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f96:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    3f9a:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG28 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
}
    3f9e:	bc01      	pop	{r0}
    3fa0:	4685      	mov	sp, r0
    3fa2:	4770      	bx	lr

00003fa4 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    3fa4:	4668      	mov	r0, sp
    3fa6:	f020 0107 	bic.w	r1, r0, #7
    3faa:	468d      	mov	sp, r1
    3fac:	b401      	push	{r0}
    3fae:	f24e 1300 	movw	r3, #57600	; 0xe100
    3fb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3fb6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    3fba:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG29 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
}
    3fbe:	bc01      	pop	{r0}
    3fc0:	4685      	mov	sp, r0
    3fc2:	4770      	bx	lr

00003fc4 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    3fc4:	4668      	mov	r0, sp
    3fc6:	f020 0107 	bic.w	r1, r0, #7
    3fca:	468d      	mov	sp, r1
    3fcc:	b401      	push	{r0}
    3fce:	f24e 1300 	movw	r3, #57600	; 0xe100
    3fd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3fd6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    3fda:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG30 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
}
    3fde:	bc01      	pop	{r0}
    3fe0:	4685      	mov	sp, r0
    3fe2:	4770      	bx	lr

00003fe4 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    3fe4:	4668      	mov	r0, sp
    3fe6:	f020 0107 	bic.w	r1, r0, #7
    3fea:	468d      	mov	sp, r1
    3fec:	b401      	push	{r0}
    3fee:	f24e 1300 	movw	r3, #57600	; 0xe100
    3ff2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3ff6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    3ffa:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    process_flag_irq( THRESHOLD_FLAG31 );
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
}
    3ffe:	bc01      	pop	{r0}
    4000:	4685      	mov	sp, r0
    4002:	4770      	bx	lr

00004004 <__aeabi_drsub>:
    4004:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    4008:	e002      	b.n	4010 <__adddf3>
    400a:	bf00      	nop

0000400c <__aeabi_dsub>:
    400c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00004010 <__adddf3>:
    4010:	b530      	push	{r4, r5, lr}
    4012:	ea4f 0441 	mov.w	r4, r1, lsl #1
    4016:	ea4f 0543 	mov.w	r5, r3, lsl #1
    401a:	ea94 0f05 	teq	r4, r5
    401e:	bf08      	it	eq
    4020:	ea90 0f02 	teqeq	r0, r2
    4024:	bf1f      	itttt	ne
    4026:	ea54 0c00 	orrsne.w	ip, r4, r0
    402a:	ea55 0c02 	orrsne.w	ip, r5, r2
    402e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    4032:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    4036:	f000 80e2 	beq.w	41fe <__adddf3+0x1ee>
    403a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    403e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    4042:	bfb8      	it	lt
    4044:	426d      	neglt	r5, r5
    4046:	dd0c      	ble.n	4062 <__adddf3+0x52>
    4048:	442c      	add	r4, r5
    404a:	ea80 0202 	eor.w	r2, r0, r2
    404e:	ea81 0303 	eor.w	r3, r1, r3
    4052:	ea82 0000 	eor.w	r0, r2, r0
    4056:	ea83 0101 	eor.w	r1, r3, r1
    405a:	ea80 0202 	eor.w	r2, r0, r2
    405e:	ea81 0303 	eor.w	r3, r1, r3
    4062:	2d36      	cmp	r5, #54	; 0x36
    4064:	bf88      	it	hi
    4066:	bd30      	pophi	{r4, r5, pc}
    4068:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    406c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4070:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    4074:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    4078:	d002      	beq.n	4080 <__adddf3+0x70>
    407a:	4240      	negs	r0, r0
    407c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    4080:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    4084:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4088:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    408c:	d002      	beq.n	4094 <__adddf3+0x84>
    408e:	4252      	negs	r2, r2
    4090:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    4094:	ea94 0f05 	teq	r4, r5
    4098:	f000 80a7 	beq.w	41ea <__adddf3+0x1da>
    409c:	f1a4 0401 	sub.w	r4, r4, #1
    40a0:	f1d5 0e20 	rsbs	lr, r5, #32
    40a4:	db0d      	blt.n	40c2 <__adddf3+0xb2>
    40a6:	fa02 fc0e 	lsl.w	ip, r2, lr
    40aa:	fa22 f205 	lsr.w	r2, r2, r5
    40ae:	1880      	adds	r0, r0, r2
    40b0:	f141 0100 	adc.w	r1, r1, #0
    40b4:	fa03 f20e 	lsl.w	r2, r3, lr
    40b8:	1880      	adds	r0, r0, r2
    40ba:	fa43 f305 	asr.w	r3, r3, r5
    40be:	4159      	adcs	r1, r3
    40c0:	e00e      	b.n	40e0 <__adddf3+0xd0>
    40c2:	f1a5 0520 	sub.w	r5, r5, #32
    40c6:	f10e 0e20 	add.w	lr, lr, #32
    40ca:	2a01      	cmp	r2, #1
    40cc:	fa03 fc0e 	lsl.w	ip, r3, lr
    40d0:	bf28      	it	cs
    40d2:	f04c 0c02 	orrcs.w	ip, ip, #2
    40d6:	fa43 f305 	asr.w	r3, r3, r5
    40da:	18c0      	adds	r0, r0, r3
    40dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    40e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    40e4:	d507      	bpl.n	40f6 <__adddf3+0xe6>
    40e6:	f04f 0e00 	mov.w	lr, #0
    40ea:	f1dc 0c00 	rsbs	ip, ip, #0
    40ee:	eb7e 0000 	sbcs.w	r0, lr, r0
    40f2:	eb6e 0101 	sbc.w	r1, lr, r1
    40f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    40fa:	d31b      	bcc.n	4134 <__adddf3+0x124>
    40fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    4100:	d30c      	bcc.n	411c <__adddf3+0x10c>
    4102:	0849      	lsrs	r1, r1, #1
    4104:	ea5f 0030 	movs.w	r0, r0, rrx
    4108:	ea4f 0c3c 	mov.w	ip, ip, rrx
    410c:	f104 0401 	add.w	r4, r4, #1
    4110:	ea4f 5244 	mov.w	r2, r4, lsl #21
    4114:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    4118:	f080 809a 	bcs.w	4250 <__adddf3+0x240>
    411c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    4120:	bf08      	it	eq
    4122:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    4126:	f150 0000 	adcs.w	r0, r0, #0
    412a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    412e:	ea41 0105 	orr.w	r1, r1, r5
    4132:	bd30      	pop	{r4, r5, pc}
    4134:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    4138:	4140      	adcs	r0, r0
    413a:	eb41 0101 	adc.w	r1, r1, r1
    413e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4142:	f1a4 0401 	sub.w	r4, r4, #1
    4146:	d1e9      	bne.n	411c <__adddf3+0x10c>
    4148:	f091 0f00 	teq	r1, #0
    414c:	bf04      	itt	eq
    414e:	4601      	moveq	r1, r0
    4150:	2000      	moveq	r0, #0
    4152:	fab1 f381 	clz	r3, r1
    4156:	bf08      	it	eq
    4158:	3320      	addeq	r3, #32
    415a:	f1a3 030b 	sub.w	r3, r3, #11
    415e:	f1b3 0220 	subs.w	r2, r3, #32
    4162:	da0c      	bge.n	417e <__adddf3+0x16e>
    4164:	320c      	adds	r2, #12
    4166:	dd08      	ble.n	417a <__adddf3+0x16a>
    4168:	f102 0c14 	add.w	ip, r2, #20
    416c:	f1c2 020c 	rsb	r2, r2, #12
    4170:	fa01 f00c 	lsl.w	r0, r1, ip
    4174:	fa21 f102 	lsr.w	r1, r1, r2
    4178:	e00c      	b.n	4194 <__adddf3+0x184>
    417a:	f102 0214 	add.w	r2, r2, #20
    417e:	bfd8      	it	le
    4180:	f1c2 0c20 	rsble	ip, r2, #32
    4184:	fa01 f102 	lsl.w	r1, r1, r2
    4188:	fa20 fc0c 	lsr.w	ip, r0, ip
    418c:	bfdc      	itt	le
    418e:	ea41 010c 	orrle.w	r1, r1, ip
    4192:	4090      	lslle	r0, r2
    4194:	1ae4      	subs	r4, r4, r3
    4196:	bfa2      	ittt	ge
    4198:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    419c:	4329      	orrge	r1, r5
    419e:	bd30      	popge	{r4, r5, pc}
    41a0:	ea6f 0404 	mvn.w	r4, r4
    41a4:	3c1f      	subs	r4, #31
    41a6:	da1c      	bge.n	41e2 <__adddf3+0x1d2>
    41a8:	340c      	adds	r4, #12
    41aa:	dc0e      	bgt.n	41ca <__adddf3+0x1ba>
    41ac:	f104 0414 	add.w	r4, r4, #20
    41b0:	f1c4 0220 	rsb	r2, r4, #32
    41b4:	fa20 f004 	lsr.w	r0, r0, r4
    41b8:	fa01 f302 	lsl.w	r3, r1, r2
    41bc:	ea40 0003 	orr.w	r0, r0, r3
    41c0:	fa21 f304 	lsr.w	r3, r1, r4
    41c4:	ea45 0103 	orr.w	r1, r5, r3
    41c8:	bd30      	pop	{r4, r5, pc}
    41ca:	f1c4 040c 	rsb	r4, r4, #12
    41ce:	f1c4 0220 	rsb	r2, r4, #32
    41d2:	fa20 f002 	lsr.w	r0, r0, r2
    41d6:	fa01 f304 	lsl.w	r3, r1, r4
    41da:	ea40 0003 	orr.w	r0, r0, r3
    41de:	4629      	mov	r1, r5
    41e0:	bd30      	pop	{r4, r5, pc}
    41e2:	fa21 f004 	lsr.w	r0, r1, r4
    41e6:	4629      	mov	r1, r5
    41e8:	bd30      	pop	{r4, r5, pc}
    41ea:	f094 0f00 	teq	r4, #0
    41ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    41f2:	bf06      	itte	eq
    41f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    41f8:	3401      	addeq	r4, #1
    41fa:	3d01      	subne	r5, #1
    41fc:	e74e      	b.n	409c <__adddf3+0x8c>
    41fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    4202:	bf18      	it	ne
    4204:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    4208:	d029      	beq.n	425e <__adddf3+0x24e>
    420a:	ea94 0f05 	teq	r4, r5
    420e:	bf08      	it	eq
    4210:	ea90 0f02 	teqeq	r0, r2
    4214:	d005      	beq.n	4222 <__adddf3+0x212>
    4216:	ea54 0c00 	orrs.w	ip, r4, r0
    421a:	bf04      	itt	eq
    421c:	4619      	moveq	r1, r3
    421e:	4610      	moveq	r0, r2
    4220:	bd30      	pop	{r4, r5, pc}
    4222:	ea91 0f03 	teq	r1, r3
    4226:	bf1e      	ittt	ne
    4228:	2100      	movne	r1, #0
    422a:	2000      	movne	r0, #0
    422c:	bd30      	popne	{r4, r5, pc}
    422e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    4232:	d105      	bne.n	4240 <__adddf3+0x230>
    4234:	0040      	lsls	r0, r0, #1
    4236:	4149      	adcs	r1, r1
    4238:	bf28      	it	cs
    423a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    423e:	bd30      	pop	{r4, r5, pc}
    4240:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    4244:	bf3c      	itt	cc
    4246:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    424a:	bd30      	popcc	{r4, r5, pc}
    424c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    4250:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    4254:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    4258:	f04f 0000 	mov.w	r0, #0
    425c:	bd30      	pop	{r4, r5, pc}
    425e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    4262:	bf1a      	itte	ne
    4264:	4619      	movne	r1, r3
    4266:	4610      	movne	r0, r2
    4268:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    426c:	bf1c      	itt	ne
    426e:	460b      	movne	r3, r1
    4270:	4602      	movne	r2, r0
    4272:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    4276:	bf06      	itte	eq
    4278:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    427c:	ea91 0f03 	teqeq	r1, r3
    4280:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    4284:	bd30      	pop	{r4, r5, pc}
    4286:	bf00      	nop

00004288 <__aeabi_ui2d>:
    4288:	f090 0f00 	teq	r0, #0
    428c:	bf04      	itt	eq
    428e:	2100      	moveq	r1, #0
    4290:	4770      	bxeq	lr
    4292:	b530      	push	{r4, r5, lr}
    4294:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4298:	f104 0432 	add.w	r4, r4, #50	; 0x32
    429c:	f04f 0500 	mov.w	r5, #0
    42a0:	f04f 0100 	mov.w	r1, #0
    42a4:	e750      	b.n	4148 <__adddf3+0x138>
    42a6:	bf00      	nop

000042a8 <__aeabi_i2d>:
    42a8:	f090 0f00 	teq	r0, #0
    42ac:	bf04      	itt	eq
    42ae:	2100      	moveq	r1, #0
    42b0:	4770      	bxeq	lr
    42b2:	b530      	push	{r4, r5, lr}
    42b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    42b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    42bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    42c0:	bf48      	it	mi
    42c2:	4240      	negmi	r0, r0
    42c4:	f04f 0100 	mov.w	r1, #0
    42c8:	e73e      	b.n	4148 <__adddf3+0x138>
    42ca:	bf00      	nop

000042cc <__aeabi_f2d>:
    42cc:	0042      	lsls	r2, r0, #1
    42ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
    42d2:	ea4f 0131 	mov.w	r1, r1, rrx
    42d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
    42da:	bf1f      	itttt	ne
    42dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    42e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    42e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    42e8:	4770      	bxne	lr
    42ea:	f092 0f00 	teq	r2, #0
    42ee:	bf14      	ite	ne
    42f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    42f4:	4770      	bxeq	lr
    42f6:	b530      	push	{r4, r5, lr}
    42f8:	f44f 7460 	mov.w	r4, #896	; 0x380
    42fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    4300:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4304:	e720      	b.n	4148 <__adddf3+0x138>
    4306:	bf00      	nop

00004308 <__aeabi_ul2d>:
    4308:	ea50 0201 	orrs.w	r2, r0, r1
    430c:	bf08      	it	eq
    430e:	4770      	bxeq	lr
    4310:	b530      	push	{r4, r5, lr}
    4312:	f04f 0500 	mov.w	r5, #0
    4316:	e00a      	b.n	432e <__aeabi_l2d+0x16>

00004318 <__aeabi_l2d>:
    4318:	ea50 0201 	orrs.w	r2, r0, r1
    431c:	bf08      	it	eq
    431e:	4770      	bxeq	lr
    4320:	b530      	push	{r4, r5, lr}
    4322:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    4326:	d502      	bpl.n	432e <__aeabi_l2d+0x16>
    4328:	4240      	negs	r0, r0
    432a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    432e:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4332:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4336:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    433a:	f43f aedc 	beq.w	40f6 <__adddf3+0xe6>
    433e:	f04f 0203 	mov.w	r2, #3
    4342:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    4346:	bf18      	it	ne
    4348:	3203      	addne	r2, #3
    434a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    434e:	bf18      	it	ne
    4350:	3203      	addne	r2, #3
    4352:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    4356:	f1c2 0320 	rsb	r3, r2, #32
    435a:	fa00 fc03 	lsl.w	ip, r0, r3
    435e:	fa20 f002 	lsr.w	r0, r0, r2
    4362:	fa01 fe03 	lsl.w	lr, r1, r3
    4366:	ea40 000e 	orr.w	r0, r0, lr
    436a:	fa21 f102 	lsr.w	r1, r1, r2
    436e:	4414      	add	r4, r2
    4370:	e6c1      	b.n	40f6 <__adddf3+0xe6>
    4372:	bf00      	nop

00004374 <__aeabi_dmul>:
    4374:	b570      	push	{r4, r5, r6, lr}
    4376:	f04f 0cff 	mov.w	ip, #255	; 0xff
    437a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    437e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    4382:	bf1d      	ittte	ne
    4384:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    4388:	ea94 0f0c 	teqne	r4, ip
    438c:	ea95 0f0c 	teqne	r5, ip
    4390:	f000 f8de 	bleq	4550 <__aeabi_dmul+0x1dc>
    4394:	442c      	add	r4, r5
    4396:	ea81 0603 	eor.w	r6, r1, r3
    439a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    439e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    43a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    43a6:	bf18      	it	ne
    43a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    43ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    43b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    43b4:	d038      	beq.n	4428 <__aeabi_dmul+0xb4>
    43b6:	fba0 ce02 	umull	ip, lr, r0, r2
    43ba:	f04f 0500 	mov.w	r5, #0
    43be:	fbe1 e502 	umlal	lr, r5, r1, r2
    43c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    43c6:	fbe0 e503 	umlal	lr, r5, r0, r3
    43ca:	f04f 0600 	mov.w	r6, #0
    43ce:	fbe1 5603 	umlal	r5, r6, r1, r3
    43d2:	f09c 0f00 	teq	ip, #0
    43d6:	bf18      	it	ne
    43d8:	f04e 0e01 	orrne.w	lr, lr, #1
    43dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    43e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    43e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    43e8:	d204      	bcs.n	43f4 <__aeabi_dmul+0x80>
    43ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    43ee:	416d      	adcs	r5, r5
    43f0:	eb46 0606 	adc.w	r6, r6, r6
    43f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    43f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    43fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    4400:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    4404:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    4408:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    440c:	bf88      	it	hi
    440e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4412:	d81e      	bhi.n	4452 <__aeabi_dmul+0xde>
    4414:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    4418:	bf08      	it	eq
    441a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    441e:	f150 0000 	adcs.w	r0, r0, #0
    4422:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4426:	bd70      	pop	{r4, r5, r6, pc}
    4428:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    442c:	ea46 0101 	orr.w	r1, r6, r1
    4430:	ea40 0002 	orr.w	r0, r0, r2
    4434:	ea81 0103 	eor.w	r1, r1, r3
    4438:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    443c:	bfc2      	ittt	gt
    443e:	ebd4 050c 	rsbsgt	r5, r4, ip
    4442:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4446:	bd70      	popgt	{r4, r5, r6, pc}
    4448:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    444c:	f04f 0e00 	mov.w	lr, #0
    4450:	3c01      	subs	r4, #1
    4452:	f300 80ab 	bgt.w	45ac <__aeabi_dmul+0x238>
    4456:	f114 0f36 	cmn.w	r4, #54	; 0x36
    445a:	bfde      	ittt	le
    445c:	2000      	movle	r0, #0
    445e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    4462:	bd70      	pople	{r4, r5, r6, pc}
    4464:	f1c4 0400 	rsb	r4, r4, #0
    4468:	3c20      	subs	r4, #32
    446a:	da35      	bge.n	44d8 <__aeabi_dmul+0x164>
    446c:	340c      	adds	r4, #12
    446e:	dc1b      	bgt.n	44a8 <__aeabi_dmul+0x134>
    4470:	f104 0414 	add.w	r4, r4, #20
    4474:	f1c4 0520 	rsb	r5, r4, #32
    4478:	fa00 f305 	lsl.w	r3, r0, r5
    447c:	fa20 f004 	lsr.w	r0, r0, r4
    4480:	fa01 f205 	lsl.w	r2, r1, r5
    4484:	ea40 0002 	orr.w	r0, r0, r2
    4488:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    448c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4490:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    4494:	fa21 f604 	lsr.w	r6, r1, r4
    4498:	eb42 0106 	adc.w	r1, r2, r6
    449c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    44a0:	bf08      	it	eq
    44a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    44a6:	bd70      	pop	{r4, r5, r6, pc}
    44a8:	f1c4 040c 	rsb	r4, r4, #12
    44ac:	f1c4 0520 	rsb	r5, r4, #32
    44b0:	fa00 f304 	lsl.w	r3, r0, r4
    44b4:	fa20 f005 	lsr.w	r0, r0, r5
    44b8:	fa01 f204 	lsl.w	r2, r1, r4
    44bc:	ea40 0002 	orr.w	r0, r0, r2
    44c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    44c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    44c8:	f141 0100 	adc.w	r1, r1, #0
    44cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    44d0:	bf08      	it	eq
    44d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    44d6:	bd70      	pop	{r4, r5, r6, pc}
    44d8:	f1c4 0520 	rsb	r5, r4, #32
    44dc:	fa00 f205 	lsl.w	r2, r0, r5
    44e0:	ea4e 0e02 	orr.w	lr, lr, r2
    44e4:	fa20 f304 	lsr.w	r3, r0, r4
    44e8:	fa01 f205 	lsl.w	r2, r1, r5
    44ec:	ea43 0302 	orr.w	r3, r3, r2
    44f0:	fa21 f004 	lsr.w	r0, r1, r4
    44f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    44f8:	fa21 f204 	lsr.w	r2, r1, r4
    44fc:	ea20 0002 	bic.w	r0, r0, r2
    4500:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    4504:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4508:	bf08      	it	eq
    450a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    450e:	bd70      	pop	{r4, r5, r6, pc}
    4510:	f094 0f00 	teq	r4, #0
    4514:	d10f      	bne.n	4536 <__aeabi_dmul+0x1c2>
    4516:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    451a:	0040      	lsls	r0, r0, #1
    451c:	eb41 0101 	adc.w	r1, r1, r1
    4520:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4524:	bf08      	it	eq
    4526:	3c01      	subeq	r4, #1
    4528:	d0f7      	beq.n	451a <__aeabi_dmul+0x1a6>
    452a:	ea41 0106 	orr.w	r1, r1, r6
    452e:	f095 0f00 	teq	r5, #0
    4532:	bf18      	it	ne
    4534:	4770      	bxne	lr
    4536:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    453a:	0052      	lsls	r2, r2, #1
    453c:	eb43 0303 	adc.w	r3, r3, r3
    4540:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    4544:	bf08      	it	eq
    4546:	3d01      	subeq	r5, #1
    4548:	d0f7      	beq.n	453a <__aeabi_dmul+0x1c6>
    454a:	ea43 0306 	orr.w	r3, r3, r6
    454e:	4770      	bx	lr
    4550:	ea94 0f0c 	teq	r4, ip
    4554:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    4558:	bf18      	it	ne
    455a:	ea95 0f0c 	teqne	r5, ip
    455e:	d00c      	beq.n	457a <__aeabi_dmul+0x206>
    4560:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4564:	bf18      	it	ne
    4566:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    456a:	d1d1      	bne.n	4510 <__aeabi_dmul+0x19c>
    456c:	ea81 0103 	eor.w	r1, r1, r3
    4570:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4574:	f04f 0000 	mov.w	r0, #0
    4578:	bd70      	pop	{r4, r5, r6, pc}
    457a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    457e:	bf06      	itte	eq
    4580:	4610      	moveq	r0, r2
    4582:	4619      	moveq	r1, r3
    4584:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4588:	d019      	beq.n	45be <__aeabi_dmul+0x24a>
    458a:	ea94 0f0c 	teq	r4, ip
    458e:	d102      	bne.n	4596 <__aeabi_dmul+0x222>
    4590:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    4594:	d113      	bne.n	45be <__aeabi_dmul+0x24a>
    4596:	ea95 0f0c 	teq	r5, ip
    459a:	d105      	bne.n	45a8 <__aeabi_dmul+0x234>
    459c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    45a0:	bf1c      	itt	ne
    45a2:	4610      	movne	r0, r2
    45a4:	4619      	movne	r1, r3
    45a6:	d10a      	bne.n	45be <__aeabi_dmul+0x24a>
    45a8:	ea81 0103 	eor.w	r1, r1, r3
    45ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    45b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    45b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    45b8:	f04f 0000 	mov.w	r0, #0
    45bc:	bd70      	pop	{r4, r5, r6, pc}
    45be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    45c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    45c6:	bd70      	pop	{r4, r5, r6, pc}

000045c8 <__aeabi_ddiv>:
    45c8:	b570      	push	{r4, r5, r6, lr}
    45ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
    45ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    45d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    45d6:	bf1d      	ittte	ne
    45d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    45dc:	ea94 0f0c 	teqne	r4, ip
    45e0:	ea95 0f0c 	teqne	r5, ip
    45e4:	f000 f8a7 	bleq	4736 <__aeabi_ddiv+0x16e>
    45e8:	eba4 0405 	sub.w	r4, r4, r5
    45ec:	ea81 0e03 	eor.w	lr, r1, r3
    45f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    45f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
    45f8:	f000 8088 	beq.w	470c <__aeabi_ddiv+0x144>
    45fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4600:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    4604:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    4608:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    460c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    4610:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    4614:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    4618:	ea4f 2600 	mov.w	r6, r0, lsl #8
    461c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    4620:	429d      	cmp	r5, r3
    4622:	bf08      	it	eq
    4624:	4296      	cmpeq	r6, r2
    4626:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    462a:	f504 7440 	add.w	r4, r4, #768	; 0x300
    462e:	d202      	bcs.n	4636 <__aeabi_ddiv+0x6e>
    4630:	085b      	lsrs	r3, r3, #1
    4632:	ea4f 0232 	mov.w	r2, r2, rrx
    4636:	1ab6      	subs	r6, r6, r2
    4638:	eb65 0503 	sbc.w	r5, r5, r3
    463c:	085b      	lsrs	r3, r3, #1
    463e:	ea4f 0232 	mov.w	r2, r2, rrx
    4642:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    4646:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    464a:	ebb6 0e02 	subs.w	lr, r6, r2
    464e:	eb75 0e03 	sbcs.w	lr, r5, r3
    4652:	bf22      	ittt	cs
    4654:	1ab6      	subcs	r6, r6, r2
    4656:	4675      	movcs	r5, lr
    4658:	ea40 000c 	orrcs.w	r0, r0, ip
    465c:	085b      	lsrs	r3, r3, #1
    465e:	ea4f 0232 	mov.w	r2, r2, rrx
    4662:	ebb6 0e02 	subs.w	lr, r6, r2
    4666:	eb75 0e03 	sbcs.w	lr, r5, r3
    466a:	bf22      	ittt	cs
    466c:	1ab6      	subcs	r6, r6, r2
    466e:	4675      	movcs	r5, lr
    4670:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    4674:	085b      	lsrs	r3, r3, #1
    4676:	ea4f 0232 	mov.w	r2, r2, rrx
    467a:	ebb6 0e02 	subs.w	lr, r6, r2
    467e:	eb75 0e03 	sbcs.w	lr, r5, r3
    4682:	bf22      	ittt	cs
    4684:	1ab6      	subcs	r6, r6, r2
    4686:	4675      	movcs	r5, lr
    4688:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    468c:	085b      	lsrs	r3, r3, #1
    468e:	ea4f 0232 	mov.w	r2, r2, rrx
    4692:	ebb6 0e02 	subs.w	lr, r6, r2
    4696:	eb75 0e03 	sbcs.w	lr, r5, r3
    469a:	bf22      	ittt	cs
    469c:	1ab6      	subcs	r6, r6, r2
    469e:	4675      	movcs	r5, lr
    46a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    46a4:	ea55 0e06 	orrs.w	lr, r5, r6
    46a8:	d018      	beq.n	46dc <__aeabi_ddiv+0x114>
    46aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
    46ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    46b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
    46b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    46ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    46be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    46c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    46c6:	d1c0      	bne.n	464a <__aeabi_ddiv+0x82>
    46c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    46cc:	d10b      	bne.n	46e6 <__aeabi_ddiv+0x11e>
    46ce:	ea41 0100 	orr.w	r1, r1, r0
    46d2:	f04f 0000 	mov.w	r0, #0
    46d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    46da:	e7b6      	b.n	464a <__aeabi_ddiv+0x82>
    46dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    46e0:	bf04      	itt	eq
    46e2:	4301      	orreq	r1, r0
    46e4:	2000      	moveq	r0, #0
    46e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    46ea:	bf88      	it	hi
    46ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    46f0:	f63f aeaf 	bhi.w	4452 <__aeabi_dmul+0xde>
    46f4:	ebb5 0c03 	subs.w	ip, r5, r3
    46f8:	bf04      	itt	eq
    46fa:	ebb6 0c02 	subseq.w	ip, r6, r2
    46fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    4702:	f150 0000 	adcs.w	r0, r0, #0
    4706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    470a:	bd70      	pop	{r4, r5, r6, pc}
    470c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    4710:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    4714:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    4718:	bfc2      	ittt	gt
    471a:	ebd4 050c 	rsbsgt	r5, r4, ip
    471e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4722:	bd70      	popgt	{r4, r5, r6, pc}
    4724:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4728:	f04f 0e00 	mov.w	lr, #0
    472c:	3c01      	subs	r4, #1
    472e:	e690      	b.n	4452 <__aeabi_dmul+0xde>
    4730:	ea45 0e06 	orr.w	lr, r5, r6
    4734:	e68d      	b.n	4452 <__aeabi_dmul+0xde>
    4736:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    473a:	ea94 0f0c 	teq	r4, ip
    473e:	bf08      	it	eq
    4740:	ea95 0f0c 	teqeq	r5, ip
    4744:	f43f af3b 	beq.w	45be <__aeabi_dmul+0x24a>
    4748:	ea94 0f0c 	teq	r4, ip
    474c:	d10a      	bne.n	4764 <__aeabi_ddiv+0x19c>
    474e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    4752:	f47f af34 	bne.w	45be <__aeabi_dmul+0x24a>
    4756:	ea95 0f0c 	teq	r5, ip
    475a:	f47f af25 	bne.w	45a8 <__aeabi_dmul+0x234>
    475e:	4610      	mov	r0, r2
    4760:	4619      	mov	r1, r3
    4762:	e72c      	b.n	45be <__aeabi_dmul+0x24a>
    4764:	ea95 0f0c 	teq	r5, ip
    4768:	d106      	bne.n	4778 <__aeabi_ddiv+0x1b0>
    476a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    476e:	f43f aefd 	beq.w	456c <__aeabi_dmul+0x1f8>
    4772:	4610      	mov	r0, r2
    4774:	4619      	mov	r1, r3
    4776:	e722      	b.n	45be <__aeabi_dmul+0x24a>
    4778:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    477c:	bf18      	it	ne
    477e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4782:	f47f aec5 	bne.w	4510 <__aeabi_dmul+0x19c>
    4786:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    478a:	f47f af0d 	bne.w	45a8 <__aeabi_dmul+0x234>
    478e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    4792:	f47f aeeb 	bne.w	456c <__aeabi_dmul+0x1f8>
    4796:	e712      	b.n	45be <__aeabi_dmul+0x24a>

00004798 <__aeabi_d2iz>:
    4798:	ea4f 0241 	mov.w	r2, r1, lsl #1
    479c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    47a0:	d215      	bcs.n	47ce <__aeabi_d2iz+0x36>
    47a2:	d511      	bpl.n	47c8 <__aeabi_d2iz+0x30>
    47a4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    47a8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    47ac:	d912      	bls.n	47d4 <__aeabi_d2iz+0x3c>
    47ae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    47b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    47b6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    47ba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    47be:	fa23 f002 	lsr.w	r0, r3, r2
    47c2:	bf18      	it	ne
    47c4:	4240      	negne	r0, r0
    47c6:	4770      	bx	lr
    47c8:	f04f 0000 	mov.w	r0, #0
    47cc:	4770      	bx	lr
    47ce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    47d2:	d105      	bne.n	47e0 <__aeabi_d2iz+0x48>
    47d4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    47d8:	bf08      	it	eq
    47da:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    47de:	4770      	bx	lr
    47e0:	f04f 0000 	mov.w	r0, #0
    47e4:	4770      	bx	lr
    47e6:	bf00      	nop

000047e8 <__aeabi_frsub>:
    47e8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    47ec:	e002      	b.n	47f4 <__addsf3>
    47ee:	bf00      	nop

000047f0 <__aeabi_fsub>:
    47f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000047f4 <__addsf3>:
    47f4:	0042      	lsls	r2, r0, #1
    47f6:	bf1f      	itttt	ne
    47f8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    47fc:	ea92 0f03 	teqne	r2, r3
    4800:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    4804:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    4808:	d06a      	beq.n	48e0 <__addsf3+0xec>
    480a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    480e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    4812:	bfc1      	itttt	gt
    4814:	18d2      	addgt	r2, r2, r3
    4816:	4041      	eorgt	r1, r0
    4818:	4048      	eorgt	r0, r1
    481a:	4041      	eorgt	r1, r0
    481c:	bfb8      	it	lt
    481e:	425b      	neglt	r3, r3
    4820:	2b19      	cmp	r3, #25
    4822:	bf88      	it	hi
    4824:	4770      	bxhi	lr
    4826:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    482a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    482e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    4832:	bf18      	it	ne
    4834:	4240      	negne	r0, r0
    4836:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    483a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    483e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    4842:	bf18      	it	ne
    4844:	4249      	negne	r1, r1
    4846:	ea92 0f03 	teq	r2, r3
    484a:	d03f      	beq.n	48cc <__addsf3+0xd8>
    484c:	f1a2 0201 	sub.w	r2, r2, #1
    4850:	fa41 fc03 	asr.w	ip, r1, r3
    4854:	eb10 000c 	adds.w	r0, r0, ip
    4858:	f1c3 0320 	rsb	r3, r3, #32
    485c:	fa01 f103 	lsl.w	r1, r1, r3
    4860:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    4864:	d502      	bpl.n	486c <__addsf3+0x78>
    4866:	4249      	negs	r1, r1
    4868:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    486c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4870:	d313      	bcc.n	489a <__addsf3+0xa6>
    4872:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    4876:	d306      	bcc.n	4886 <__addsf3+0x92>
    4878:	0840      	lsrs	r0, r0, #1
    487a:	ea4f 0131 	mov.w	r1, r1, rrx
    487e:	f102 0201 	add.w	r2, r2, #1
    4882:	2afe      	cmp	r2, #254	; 0xfe
    4884:	d251      	bcs.n	492a <__addsf3+0x136>
    4886:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    488a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    488e:	bf08      	it	eq
    4890:	f020 0001 	biceq.w	r0, r0, #1
    4894:	ea40 0003 	orr.w	r0, r0, r3
    4898:	4770      	bx	lr
    489a:	0049      	lsls	r1, r1, #1
    489c:	eb40 0000 	adc.w	r0, r0, r0
    48a0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    48a4:	f1a2 0201 	sub.w	r2, r2, #1
    48a8:	d1ed      	bne.n	4886 <__addsf3+0x92>
    48aa:	fab0 fc80 	clz	ip, r0
    48ae:	f1ac 0c08 	sub.w	ip, ip, #8
    48b2:	ebb2 020c 	subs.w	r2, r2, ip
    48b6:	fa00 f00c 	lsl.w	r0, r0, ip
    48ba:	bfaa      	itet	ge
    48bc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    48c0:	4252      	neglt	r2, r2
    48c2:	4318      	orrge	r0, r3
    48c4:	bfbc      	itt	lt
    48c6:	40d0      	lsrlt	r0, r2
    48c8:	4318      	orrlt	r0, r3
    48ca:	4770      	bx	lr
    48cc:	f092 0f00 	teq	r2, #0
    48d0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    48d4:	bf06      	itte	eq
    48d6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    48da:	3201      	addeq	r2, #1
    48dc:	3b01      	subne	r3, #1
    48de:	e7b5      	b.n	484c <__addsf3+0x58>
    48e0:	ea4f 0341 	mov.w	r3, r1, lsl #1
    48e4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    48e8:	bf18      	it	ne
    48ea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    48ee:	d021      	beq.n	4934 <__addsf3+0x140>
    48f0:	ea92 0f03 	teq	r2, r3
    48f4:	d004      	beq.n	4900 <__addsf3+0x10c>
    48f6:	f092 0f00 	teq	r2, #0
    48fa:	bf08      	it	eq
    48fc:	4608      	moveq	r0, r1
    48fe:	4770      	bx	lr
    4900:	ea90 0f01 	teq	r0, r1
    4904:	bf1c      	itt	ne
    4906:	2000      	movne	r0, #0
    4908:	4770      	bxne	lr
    490a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    490e:	d104      	bne.n	491a <__addsf3+0x126>
    4910:	0040      	lsls	r0, r0, #1
    4912:	bf28      	it	cs
    4914:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    4918:	4770      	bx	lr
    491a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    491e:	bf3c      	itt	cc
    4920:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    4924:	4770      	bxcc	lr
    4926:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    492a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    492e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4932:	4770      	bx	lr
    4934:	ea7f 6222 	mvns.w	r2, r2, asr #24
    4938:	bf16      	itet	ne
    493a:	4608      	movne	r0, r1
    493c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    4940:	4601      	movne	r1, r0
    4942:	0242      	lsls	r2, r0, #9
    4944:	bf06      	itte	eq
    4946:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    494a:	ea90 0f01 	teqeq	r0, r1
    494e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    4952:	4770      	bx	lr

00004954 <__aeabi_ui2f>:
    4954:	f04f 0300 	mov.w	r3, #0
    4958:	e004      	b.n	4964 <__aeabi_i2f+0x8>
    495a:	bf00      	nop

0000495c <__aeabi_i2f>:
    495c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    4960:	bf48      	it	mi
    4962:	4240      	negmi	r0, r0
    4964:	ea5f 0c00 	movs.w	ip, r0
    4968:	bf08      	it	eq
    496a:	4770      	bxeq	lr
    496c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    4970:	4601      	mov	r1, r0
    4972:	f04f 0000 	mov.w	r0, #0
    4976:	e01c      	b.n	49b2 <__aeabi_l2f+0x2a>

00004978 <__aeabi_ul2f>:
    4978:	ea50 0201 	orrs.w	r2, r0, r1
    497c:	bf08      	it	eq
    497e:	4770      	bxeq	lr
    4980:	f04f 0300 	mov.w	r3, #0
    4984:	e00a      	b.n	499c <__aeabi_l2f+0x14>
    4986:	bf00      	nop

00004988 <__aeabi_l2f>:
    4988:	ea50 0201 	orrs.w	r2, r0, r1
    498c:	bf08      	it	eq
    498e:	4770      	bxeq	lr
    4990:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    4994:	d502      	bpl.n	499c <__aeabi_l2f+0x14>
    4996:	4240      	negs	r0, r0
    4998:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    499c:	ea5f 0c01 	movs.w	ip, r1
    49a0:	bf02      	ittt	eq
    49a2:	4684      	moveq	ip, r0
    49a4:	4601      	moveq	r1, r0
    49a6:	2000      	moveq	r0, #0
    49a8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    49ac:	bf08      	it	eq
    49ae:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    49b2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    49b6:	fabc f28c 	clz	r2, ip
    49ba:	3a08      	subs	r2, #8
    49bc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    49c0:	db10      	blt.n	49e4 <__aeabi_l2f+0x5c>
    49c2:	fa01 fc02 	lsl.w	ip, r1, r2
    49c6:	4463      	add	r3, ip
    49c8:	fa00 fc02 	lsl.w	ip, r0, r2
    49cc:	f1c2 0220 	rsb	r2, r2, #32
    49d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    49d4:	fa20 f202 	lsr.w	r2, r0, r2
    49d8:	eb43 0002 	adc.w	r0, r3, r2
    49dc:	bf08      	it	eq
    49de:	f020 0001 	biceq.w	r0, r0, #1
    49e2:	4770      	bx	lr
    49e4:	f102 0220 	add.w	r2, r2, #32
    49e8:	fa01 fc02 	lsl.w	ip, r1, r2
    49ec:	f1c2 0220 	rsb	r2, r2, #32
    49f0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    49f4:	fa21 f202 	lsr.w	r2, r1, r2
    49f8:	eb43 0002 	adc.w	r0, r3, r2
    49fc:	bf08      	it	eq
    49fe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    4a02:	4770      	bx	lr

00004a04 <__errno>:
    4a04:	f240 0384 	movw	r3, #132	; 0x84
    4a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a0c:	6818      	ldr	r0, [r3, #0]
    4a0e:	4770      	bx	lr

00004a10 <__libc_init_array>:
    4a10:	b570      	push	{r4, r5, r6, lr}
    4a12:	f64a 3618 	movw	r6, #43800	; 0xab18
    4a16:	f64a 3518 	movw	r5, #43800	; 0xab18
    4a1a:	f2c0 0600 	movt	r6, #0
    4a1e:	f2c0 0500 	movt	r5, #0
    4a22:	1b76      	subs	r6, r6, r5
    4a24:	10b6      	asrs	r6, r6, #2
    4a26:	d006      	beq.n	4a36 <__libc_init_array+0x26>
    4a28:	2400      	movs	r4, #0
    4a2a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    4a2e:	3401      	adds	r4, #1
    4a30:	4798      	blx	r3
    4a32:	42a6      	cmp	r6, r4
    4a34:	d8f9      	bhi.n	4a2a <__libc_init_array+0x1a>
    4a36:	f64a 3518 	movw	r5, #43800	; 0xab18
    4a3a:	f64a 361c 	movw	r6, #43804	; 0xab1c
    4a3e:	f2c0 0500 	movt	r5, #0
    4a42:	f2c0 0600 	movt	r6, #0
    4a46:	1b76      	subs	r6, r6, r5
    4a48:	f006 f85a 	bl	ab00 <_init>
    4a4c:	10b6      	asrs	r6, r6, #2
    4a4e:	d006      	beq.n	4a5e <__libc_init_array+0x4e>
    4a50:	2400      	movs	r4, #0
    4a52:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    4a56:	3401      	adds	r4, #1
    4a58:	4798      	blx	r3
    4a5a:	42a6      	cmp	r6, r4
    4a5c:	d8f9      	bhi.n	4a52 <__libc_init_array+0x42>
    4a5e:	bd70      	pop	{r4, r5, r6, pc}

00004a60 <memset>:
    4a60:	2a03      	cmp	r2, #3
    4a62:	b2c9      	uxtb	r1, r1
    4a64:	b430      	push	{r4, r5}
    4a66:	d807      	bhi.n	4a78 <memset+0x18>
    4a68:	b122      	cbz	r2, 4a74 <memset+0x14>
    4a6a:	2300      	movs	r3, #0
    4a6c:	54c1      	strb	r1, [r0, r3]
    4a6e:	3301      	adds	r3, #1
    4a70:	4293      	cmp	r3, r2
    4a72:	d1fb      	bne.n	4a6c <memset+0xc>
    4a74:	bc30      	pop	{r4, r5}
    4a76:	4770      	bx	lr
    4a78:	eb00 0c02 	add.w	ip, r0, r2
    4a7c:	4603      	mov	r3, r0
    4a7e:	e001      	b.n	4a84 <memset+0x24>
    4a80:	f803 1c01 	strb.w	r1, [r3, #-1]
    4a84:	f003 0403 	and.w	r4, r3, #3
    4a88:	461a      	mov	r2, r3
    4a8a:	3301      	adds	r3, #1
    4a8c:	2c00      	cmp	r4, #0
    4a8e:	d1f7      	bne.n	4a80 <memset+0x20>
    4a90:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    4a94:	ebc2 040c 	rsb	r4, r2, ip
    4a98:	fb03 f301 	mul.w	r3, r3, r1
    4a9c:	e01f      	b.n	4ade <memset+0x7e>
    4a9e:	f842 3c40 	str.w	r3, [r2, #-64]
    4aa2:	f842 3c3c 	str.w	r3, [r2, #-60]
    4aa6:	f842 3c38 	str.w	r3, [r2, #-56]
    4aaa:	f842 3c34 	str.w	r3, [r2, #-52]
    4aae:	f842 3c30 	str.w	r3, [r2, #-48]
    4ab2:	f842 3c2c 	str.w	r3, [r2, #-44]
    4ab6:	f842 3c28 	str.w	r3, [r2, #-40]
    4aba:	f842 3c24 	str.w	r3, [r2, #-36]
    4abe:	f842 3c20 	str.w	r3, [r2, #-32]
    4ac2:	f842 3c1c 	str.w	r3, [r2, #-28]
    4ac6:	f842 3c18 	str.w	r3, [r2, #-24]
    4aca:	f842 3c14 	str.w	r3, [r2, #-20]
    4ace:	f842 3c10 	str.w	r3, [r2, #-16]
    4ad2:	f842 3c0c 	str.w	r3, [r2, #-12]
    4ad6:	f842 3c08 	str.w	r3, [r2, #-8]
    4ada:	f842 3c04 	str.w	r3, [r2, #-4]
    4ade:	4615      	mov	r5, r2
    4ae0:	3240      	adds	r2, #64	; 0x40
    4ae2:	2c3f      	cmp	r4, #63	; 0x3f
    4ae4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    4ae8:	dcd9      	bgt.n	4a9e <memset+0x3e>
    4aea:	462a      	mov	r2, r5
    4aec:	ebc5 040c 	rsb	r4, r5, ip
    4af0:	e007      	b.n	4b02 <memset+0xa2>
    4af2:	f842 3c10 	str.w	r3, [r2, #-16]
    4af6:	f842 3c0c 	str.w	r3, [r2, #-12]
    4afa:	f842 3c08 	str.w	r3, [r2, #-8]
    4afe:	f842 3c04 	str.w	r3, [r2, #-4]
    4b02:	4615      	mov	r5, r2
    4b04:	3210      	adds	r2, #16
    4b06:	2c0f      	cmp	r4, #15
    4b08:	f1a4 0410 	sub.w	r4, r4, #16
    4b0c:	dcf1      	bgt.n	4af2 <memset+0x92>
    4b0e:	462a      	mov	r2, r5
    4b10:	ebc5 050c 	rsb	r5, r5, ip
    4b14:	e001      	b.n	4b1a <memset+0xba>
    4b16:	f842 3c04 	str.w	r3, [r2, #-4]
    4b1a:	4614      	mov	r4, r2
    4b1c:	3204      	adds	r2, #4
    4b1e:	2d03      	cmp	r5, #3
    4b20:	f1a5 0504 	sub.w	r5, r5, #4
    4b24:	dcf7      	bgt.n	4b16 <memset+0xb6>
    4b26:	e001      	b.n	4b2c <memset+0xcc>
    4b28:	f804 1b01 	strb.w	r1, [r4], #1
    4b2c:	4564      	cmp	r4, ip
    4b2e:	d3fb      	bcc.n	4b28 <memset+0xc8>
    4b30:	e7a0      	b.n	4a74 <memset+0x14>
    4b32:	bf00      	nop

00004b34 <printf>:
    4b34:	b40f      	push	{r0, r1, r2, r3}
    4b36:	f240 0384 	movw	r3, #132	; 0x84
    4b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b3e:	b510      	push	{r4, lr}
    4b40:	681c      	ldr	r4, [r3, #0]
    4b42:	b082      	sub	sp, #8
    4b44:	b124      	cbz	r4, 4b50 <printf+0x1c>
    4b46:	69a3      	ldr	r3, [r4, #24]
    4b48:	b913      	cbnz	r3, 4b50 <printf+0x1c>
    4b4a:	4620      	mov	r0, r4
    4b4c:	f002 fee8 	bl	7920 <__sinit>
    4b50:	4620      	mov	r0, r4
    4b52:	ac05      	add	r4, sp, #20
    4b54:	9a04      	ldr	r2, [sp, #16]
    4b56:	4623      	mov	r3, r4
    4b58:	6881      	ldr	r1, [r0, #8]
    4b5a:	9401      	str	r4, [sp, #4]
    4b5c:	f000 f87e 	bl	4c5c <_vfprintf_r>
    4b60:	b002      	add	sp, #8
    4b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4b66:	b004      	add	sp, #16
    4b68:	4770      	bx	lr
    4b6a:	bf00      	nop

00004b6c <_printf_r>:
    4b6c:	b40e      	push	{r1, r2, r3}
    4b6e:	b510      	push	{r4, lr}
    4b70:	4604      	mov	r4, r0
    4b72:	b083      	sub	sp, #12
    4b74:	b118      	cbz	r0, 4b7e <_printf_r+0x12>
    4b76:	6983      	ldr	r3, [r0, #24]
    4b78:	b90b      	cbnz	r3, 4b7e <_printf_r+0x12>
    4b7a:	f002 fed1 	bl	7920 <__sinit>
    4b7e:	4620      	mov	r0, r4
    4b80:	ac06      	add	r4, sp, #24
    4b82:	9a05      	ldr	r2, [sp, #20]
    4b84:	4623      	mov	r3, r4
    4b86:	6881      	ldr	r1, [r0, #8]
    4b88:	9401      	str	r4, [sp, #4]
    4b8a:	f000 f867 	bl	4c5c <_vfprintf_r>
    4b8e:	b003      	add	sp, #12
    4b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4b94:	b003      	add	sp, #12
    4b96:	4770      	bx	lr

00004b98 <strncmp>:
    4b98:	b430      	push	{r4, r5}
    4b9a:	4613      	mov	r3, r2
    4b9c:	2a00      	cmp	r2, #0
    4b9e:	d043      	beq.n	4c28 <strncmp+0x90>
    4ba0:	ea41 0200 	orr.w	r2, r1, r0
    4ba4:	f012 0f03 	tst.w	r2, #3
    4ba8:	d125      	bne.n	4bf6 <strncmp+0x5e>
    4baa:	2b03      	cmp	r3, #3
    4bac:	4604      	mov	r4, r0
    4bae:	460d      	mov	r5, r1
    4bb0:	d93d      	bls.n	4c2e <strncmp+0x96>
    4bb2:	6802      	ldr	r2, [r0, #0]
    4bb4:	6809      	ldr	r1, [r1, #0]
    4bb6:	428a      	cmp	r2, r1
    4bb8:	d139      	bne.n	4c2e <strncmp+0x96>
    4bba:	3b04      	subs	r3, #4
    4bbc:	d034      	beq.n	4c28 <strncmp+0x90>
    4bbe:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    4bc2:	ea21 0202 	bic.w	r2, r1, r2
    4bc6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    4bca:	d00d      	beq.n	4be8 <strncmp+0x50>
    4bcc:	e02c      	b.n	4c28 <strncmp+0x90>
    4bce:	6822      	ldr	r2, [r4, #0]
    4bd0:	6829      	ldr	r1, [r5, #0]
    4bd2:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    4bd6:	428a      	cmp	r2, r1
    4bd8:	ea20 0002 	bic.w	r0, r0, r2
    4bdc:	d127      	bne.n	4c2e <strncmp+0x96>
    4bde:	3b04      	subs	r3, #4
    4be0:	d022      	beq.n	4c28 <strncmp+0x90>
    4be2:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    4be6:	d11f      	bne.n	4c28 <strncmp+0x90>
    4be8:	3404      	adds	r4, #4
    4bea:	3504      	adds	r5, #4
    4bec:	2b03      	cmp	r3, #3
    4bee:	d8ee      	bhi.n	4bce <strncmp+0x36>
    4bf0:	4620      	mov	r0, r4
    4bf2:	4629      	mov	r1, r5
    4bf4:	b1f3      	cbz	r3, 4c34 <strncmp+0x9c>
    4bf6:	7804      	ldrb	r4, [r0, #0]
    4bf8:	3b01      	subs	r3, #1
    4bfa:	f891 c000 	ldrb.w	ip, [r1]
    4bfe:	4564      	cmp	r4, ip
    4c00:	d10f      	bne.n	4c22 <strncmp+0x8a>
    4c02:	b18b      	cbz	r3, 4c28 <strncmp+0x90>
    4c04:	b184      	cbz	r4, 4c28 <strncmp+0x90>
    4c06:	3b01      	subs	r3, #1
    4c08:	2200      	movs	r2, #0
    4c0a:	e002      	b.n	4c12 <strncmp+0x7a>
    4c0c:	b163      	cbz	r3, 4c28 <strncmp+0x90>
    4c0e:	b15c      	cbz	r4, 4c28 <strncmp+0x90>
    4c10:	3b01      	subs	r3, #1
    4c12:	1884      	adds	r4, r0, r2
    4c14:	188d      	adds	r5, r1, r2
    4c16:	3201      	adds	r2, #1
    4c18:	7864      	ldrb	r4, [r4, #1]
    4c1a:	f895 c001 	ldrb.w	ip, [r5, #1]
    4c1e:	4564      	cmp	r4, ip
    4c20:	d0f4      	beq.n	4c0c <strncmp+0x74>
    4c22:	ebcc 0004 	rsb	r0, ip, r4
    4c26:	e000      	b.n	4c2a <strncmp+0x92>
    4c28:	2000      	movs	r0, #0
    4c2a:	bc30      	pop	{r4, r5}
    4c2c:	4770      	bx	lr
    4c2e:	4620      	mov	r0, r4
    4c30:	4629      	mov	r1, r5
    4c32:	e7e0      	b.n	4bf6 <strncmp+0x5e>
    4c34:	7824      	ldrb	r4, [r4, #0]
    4c36:	f895 c000 	ldrb.w	ip, [r5]
    4c3a:	ebcc 0004 	rsb	r0, ip, r4
    4c3e:	e7f4      	b.n	4c2a <strncmp+0x92>

00004c40 <__sprint_r>:
    4c40:	6893      	ldr	r3, [r2, #8]
    4c42:	b510      	push	{r4, lr}
    4c44:	4614      	mov	r4, r2
    4c46:	b913      	cbnz	r3, 4c4e <__sprint_r+0xe>
    4c48:	6053      	str	r3, [r2, #4]
    4c4a:	4618      	mov	r0, r3
    4c4c:	bd10      	pop	{r4, pc}
    4c4e:	f002 ffcb 	bl	7be8 <__sfvwrite_r>
    4c52:	2300      	movs	r3, #0
    4c54:	6063      	str	r3, [r4, #4]
    4c56:	60a3      	str	r3, [r4, #8]
    4c58:	bd10      	pop	{r4, pc}
    4c5a:	bf00      	nop

00004c5c <_vfprintf_r>:
    4c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4c60:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    4c64:	b083      	sub	sp, #12
    4c66:	460e      	mov	r6, r1
    4c68:	4615      	mov	r5, r2
    4c6a:	469a      	mov	sl, r3
    4c6c:	4681      	mov	r9, r0
    4c6e:	f003 f9ab 	bl	7fc8 <_localeconv_r>
    4c72:	6800      	ldr	r0, [r0, #0]
    4c74:	901d      	str	r0, [sp, #116]	; 0x74
    4c76:	f1b9 0f00 	cmp.w	r9, #0
    4c7a:	d004      	beq.n	4c86 <_vfprintf_r+0x2a>
    4c7c:	f8d9 3018 	ldr.w	r3, [r9, #24]
    4c80:	2b00      	cmp	r3, #0
    4c82:	f000 815a 	beq.w	4f3a <_vfprintf_r+0x2de>
    4c86:	f64a 1330 	movw	r3, #43312	; 0xa930
    4c8a:	f2c0 0300 	movt	r3, #0
    4c8e:	429e      	cmp	r6, r3
    4c90:	bf08      	it	eq
    4c92:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    4c96:	d010      	beq.n	4cba <_vfprintf_r+0x5e>
    4c98:	f64a 1350 	movw	r3, #43344	; 0xa950
    4c9c:	f2c0 0300 	movt	r3, #0
    4ca0:	429e      	cmp	r6, r3
    4ca2:	bf08      	it	eq
    4ca4:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    4ca8:	d007      	beq.n	4cba <_vfprintf_r+0x5e>
    4caa:	f64a 1370 	movw	r3, #43376	; 0xa970
    4cae:	f2c0 0300 	movt	r3, #0
    4cb2:	429e      	cmp	r6, r3
    4cb4:	bf08      	it	eq
    4cb6:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    4cba:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    4cbe:	fa1f f38c 	uxth.w	r3, ip
    4cc2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    4cc6:	d109      	bne.n	4cdc <_vfprintf_r+0x80>
    4cc8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    4ccc:	6e72      	ldr	r2, [r6, #100]	; 0x64
    4cce:	f8a6 c00c 	strh.w	ip, [r6, #12]
    4cd2:	fa1f f38c 	uxth.w	r3, ip
    4cd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    4cda:	6672      	str	r2, [r6, #100]	; 0x64
    4cdc:	f013 0f08 	tst.w	r3, #8
    4ce0:	f001 8301 	beq.w	62e6 <_vfprintf_r+0x168a>
    4ce4:	6932      	ldr	r2, [r6, #16]
    4ce6:	2a00      	cmp	r2, #0
    4ce8:	f001 82fd 	beq.w	62e6 <_vfprintf_r+0x168a>
    4cec:	f003 031a 	and.w	r3, r3, #26
    4cf0:	2b0a      	cmp	r3, #10
    4cf2:	f000 80e0 	beq.w	4eb6 <_vfprintf_r+0x25a>
    4cf6:	2200      	movs	r2, #0
    4cf8:	9212      	str	r2, [sp, #72]	; 0x48
    4cfa:	921a      	str	r2, [sp, #104]	; 0x68
    4cfc:	2300      	movs	r3, #0
    4cfe:	921c      	str	r2, [sp, #112]	; 0x70
    4d00:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4d04:	9211      	str	r2, [sp, #68]	; 0x44
    4d06:	3404      	adds	r4, #4
    4d08:	9219      	str	r2, [sp, #100]	; 0x64
    4d0a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    4d0e:	931b      	str	r3, [sp, #108]	; 0x6c
    4d10:	3204      	adds	r2, #4
    4d12:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    4d16:	3228      	adds	r2, #40	; 0x28
    4d18:	3303      	adds	r3, #3
    4d1a:	9218      	str	r2, [sp, #96]	; 0x60
    4d1c:	9307      	str	r3, [sp, #28]
    4d1e:	2300      	movs	r3, #0
    4d20:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    4d24:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4d28:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4d2c:	782b      	ldrb	r3, [r5, #0]
    4d2e:	1e1a      	subs	r2, r3, #0
    4d30:	bf18      	it	ne
    4d32:	2201      	movne	r2, #1
    4d34:	2b25      	cmp	r3, #37	; 0x25
    4d36:	bf0c      	ite	eq
    4d38:	2200      	moveq	r2, #0
    4d3a:	f002 0201 	andne.w	r2, r2, #1
    4d3e:	b332      	cbz	r2, 4d8e <_vfprintf_r+0x132>
    4d40:	462f      	mov	r7, r5
    4d42:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    4d46:	1e1a      	subs	r2, r3, #0
    4d48:	bf18      	it	ne
    4d4a:	2201      	movne	r2, #1
    4d4c:	2b25      	cmp	r3, #37	; 0x25
    4d4e:	bf0c      	ite	eq
    4d50:	2200      	moveq	r2, #0
    4d52:	f002 0201 	andne.w	r2, r2, #1
    4d56:	2a00      	cmp	r2, #0
    4d58:	d1f3      	bne.n	4d42 <_vfprintf_r+0xe6>
    4d5a:	ebb7 0805 	subs.w	r8, r7, r5
    4d5e:	bf08      	it	eq
    4d60:	463d      	moveq	r5, r7
    4d62:	d014      	beq.n	4d8e <_vfprintf_r+0x132>
    4d64:	f8c4 8004 	str.w	r8, [r4, #4]
    4d68:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4d6c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4d70:	3301      	adds	r3, #1
    4d72:	6025      	str	r5, [r4, #0]
    4d74:	2b07      	cmp	r3, #7
    4d76:	4442      	add	r2, r8
    4d78:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4d7c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4d80:	dc78      	bgt.n	4e74 <_vfprintf_r+0x218>
    4d82:	3408      	adds	r4, #8
    4d84:	9811      	ldr	r0, [sp, #68]	; 0x44
    4d86:	463d      	mov	r5, r7
    4d88:	4440      	add	r0, r8
    4d8a:	9011      	str	r0, [sp, #68]	; 0x44
    4d8c:	783b      	ldrb	r3, [r7, #0]
    4d8e:	2b00      	cmp	r3, #0
    4d90:	d07c      	beq.n	4e8c <_vfprintf_r+0x230>
    4d92:	1c6b      	adds	r3, r5, #1
    4d94:	f04f 37ff 	mov.w	r7, #4294967295
    4d98:	202b      	movs	r0, #43	; 0x2b
    4d9a:	f04f 0c20 	mov.w	ip, #32
    4d9e:	2100      	movs	r1, #0
    4da0:	f04f 0200 	mov.w	r2, #0
    4da4:	910f      	str	r1, [sp, #60]	; 0x3c
    4da6:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    4daa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    4dae:	786a      	ldrb	r2, [r5, #1]
    4db0:	910a      	str	r1, [sp, #40]	; 0x28
    4db2:	1c5d      	adds	r5, r3, #1
    4db4:	f1a2 0320 	sub.w	r3, r2, #32
    4db8:	2b58      	cmp	r3, #88	; 0x58
    4dba:	f200 8286 	bhi.w	52ca <_vfprintf_r+0x66e>
    4dbe:	e8df f013 	tbh	[pc, r3, lsl #1]
    4dc2:	0298      	.short	0x0298
    4dc4:	02840284 	.word	0x02840284
    4dc8:	028402a4 	.word	0x028402a4
    4dcc:	02840284 	.word	0x02840284
    4dd0:	02840284 	.word	0x02840284
    4dd4:	02ad0284 	.word	0x02ad0284
    4dd8:	028402ba 	.word	0x028402ba
    4ddc:	02ca02c1 	.word	0x02ca02c1
    4de0:	02e70284 	.word	0x02e70284
    4de4:	02f002f0 	.word	0x02f002f0
    4de8:	02f002f0 	.word	0x02f002f0
    4dec:	02f002f0 	.word	0x02f002f0
    4df0:	02f002f0 	.word	0x02f002f0
    4df4:	028402f0 	.word	0x028402f0
    4df8:	02840284 	.word	0x02840284
    4dfc:	02840284 	.word	0x02840284
    4e00:	02840284 	.word	0x02840284
    4e04:	02840284 	.word	0x02840284
    4e08:	03040284 	.word	0x03040284
    4e0c:	02840326 	.word	0x02840326
    4e10:	02840326 	.word	0x02840326
    4e14:	02840284 	.word	0x02840284
    4e18:	036a0284 	.word	0x036a0284
    4e1c:	02840284 	.word	0x02840284
    4e20:	02840481 	.word	0x02840481
    4e24:	02840284 	.word	0x02840284
    4e28:	02840284 	.word	0x02840284
    4e2c:	02840414 	.word	0x02840414
    4e30:	042f0284 	.word	0x042f0284
    4e34:	02840284 	.word	0x02840284
    4e38:	02840284 	.word	0x02840284
    4e3c:	02840284 	.word	0x02840284
    4e40:	02840284 	.word	0x02840284
    4e44:	02840284 	.word	0x02840284
    4e48:	0465044f 	.word	0x0465044f
    4e4c:	03260326 	.word	0x03260326
    4e50:	03730326 	.word	0x03730326
    4e54:	02840465 	.word	0x02840465
    4e58:	03790284 	.word	0x03790284
    4e5c:	03850284 	.word	0x03850284
    4e60:	03ad0396 	.word	0x03ad0396
    4e64:	0284040a 	.word	0x0284040a
    4e68:	028403cc 	.word	0x028403cc
    4e6c:	028403f4 	.word	0x028403f4
    4e70:	00c00284 	.word	0x00c00284
    4e74:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4e78:	4648      	mov	r0, r9
    4e7a:	4631      	mov	r1, r6
    4e7c:	320c      	adds	r2, #12
    4e7e:	f7ff fedf 	bl	4c40 <__sprint_r>
    4e82:	b958      	cbnz	r0, 4e9c <_vfprintf_r+0x240>
    4e84:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4e88:	3404      	adds	r4, #4
    4e8a:	e77b      	b.n	4d84 <_vfprintf_r+0x128>
    4e8c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4e90:	2b00      	cmp	r3, #0
    4e92:	f041 8192 	bne.w	61ba <_vfprintf_r+0x155e>
    4e96:	2300      	movs	r3, #0
    4e98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4e9c:	89b3      	ldrh	r3, [r6, #12]
    4e9e:	f013 0f40 	tst.w	r3, #64	; 0x40
    4ea2:	d002      	beq.n	4eaa <_vfprintf_r+0x24e>
    4ea4:	f04f 30ff 	mov.w	r0, #4294967295
    4ea8:	9011      	str	r0, [sp, #68]	; 0x44
    4eaa:	9811      	ldr	r0, [sp, #68]	; 0x44
    4eac:	b05f      	add	sp, #380	; 0x17c
    4eae:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    4eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4eb6:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    4eba:	2b00      	cmp	r3, #0
    4ebc:	f6ff af1b 	blt.w	4cf6 <_vfprintf_r+0x9a>
    4ec0:	6a37      	ldr	r7, [r6, #32]
    4ec2:	f02c 0c02 	bic.w	ip, ip, #2
    4ec6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    4eca:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    4ece:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    4ed2:	340c      	adds	r4, #12
    4ed4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    4ed8:	462a      	mov	r2, r5
    4eda:	4653      	mov	r3, sl
    4edc:	4648      	mov	r0, r9
    4ede:	4621      	mov	r1, r4
    4ee0:	ad1f      	add	r5, sp, #124	; 0x7c
    4ee2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    4ee6:	2700      	movs	r7, #0
    4ee8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    4eec:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    4ef0:	f44f 6580 	mov.w	r5, #1024	; 0x400
    4ef4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    4ef8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    4efc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    4f00:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    4f04:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    4f08:	f7ff fea8 	bl	4c5c <_vfprintf_r>
    4f0c:	2800      	cmp	r0, #0
    4f0e:	9011      	str	r0, [sp, #68]	; 0x44
    4f10:	db09      	blt.n	4f26 <_vfprintf_r+0x2ca>
    4f12:	4621      	mov	r1, r4
    4f14:	4648      	mov	r0, r9
    4f16:	f002 fb93 	bl	7640 <_fflush_r>
    4f1a:	9911      	ldr	r1, [sp, #68]	; 0x44
    4f1c:	42b8      	cmp	r0, r7
    4f1e:	bf18      	it	ne
    4f20:	f04f 31ff 	movne.w	r1, #4294967295
    4f24:	9111      	str	r1, [sp, #68]	; 0x44
    4f26:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    4f2a:	f013 0f40 	tst.w	r3, #64	; 0x40
    4f2e:	d0bc      	beq.n	4eaa <_vfprintf_r+0x24e>
    4f30:	89b3      	ldrh	r3, [r6, #12]
    4f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4f36:	81b3      	strh	r3, [r6, #12]
    4f38:	e7b7      	b.n	4eaa <_vfprintf_r+0x24e>
    4f3a:	4648      	mov	r0, r9
    4f3c:	f002 fcf0 	bl	7920 <__sinit>
    4f40:	e6a1      	b.n	4c86 <_vfprintf_r+0x2a>
    4f42:	980a      	ldr	r0, [sp, #40]	; 0x28
    4f44:	f64a 1c00 	movw	ip, #43264	; 0xa900
    4f48:	f2c0 0c00 	movt	ip, #0
    4f4c:	9216      	str	r2, [sp, #88]	; 0x58
    4f4e:	f010 0f20 	tst.w	r0, #32
    4f52:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    4f56:	f000 836e 	beq.w	5636 <_vfprintf_r+0x9da>
    4f5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4f5c:	1dcb      	adds	r3, r1, #7
    4f5e:	f023 0307 	bic.w	r3, r3, #7
    4f62:	f103 0208 	add.w	r2, r3, #8
    4f66:	920b      	str	r2, [sp, #44]	; 0x2c
    4f68:	e9d3 ab00 	ldrd	sl, fp, [r3]
    4f6c:	ea5a 020b 	orrs.w	r2, sl, fp
    4f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4f72:	bf0c      	ite	eq
    4f74:	2200      	moveq	r2, #0
    4f76:	2201      	movne	r2, #1
    4f78:	4213      	tst	r3, r2
    4f7a:	f040 866b 	bne.w	5c54 <_vfprintf_r+0xff8>
    4f7e:	2302      	movs	r3, #2
    4f80:	f04f 0100 	mov.w	r1, #0
    4f84:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    4f88:	2f00      	cmp	r7, #0
    4f8a:	bfa2      	ittt	ge
    4f8c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    4f90:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    4f94:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    4f98:	2f00      	cmp	r7, #0
    4f9a:	bf18      	it	ne
    4f9c:	f042 0201 	orrne.w	r2, r2, #1
    4fa0:	2a00      	cmp	r2, #0
    4fa2:	f000 841e 	beq.w	57e2 <_vfprintf_r+0xb86>
    4fa6:	2b01      	cmp	r3, #1
    4fa8:	f000 85de 	beq.w	5b68 <_vfprintf_r+0xf0c>
    4fac:	2b02      	cmp	r3, #2
    4fae:	f000 85c1 	beq.w	5b34 <_vfprintf_r+0xed8>
    4fb2:	9918      	ldr	r1, [sp, #96]	; 0x60
    4fb4:	9113      	str	r1, [sp, #76]	; 0x4c
    4fb6:	ea4f 08da 	mov.w	r8, sl, lsr #3
    4fba:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    4fbe:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    4fc2:	f00a 0007 	and.w	r0, sl, #7
    4fc6:	46e3      	mov	fp, ip
    4fc8:	46c2      	mov	sl, r8
    4fca:	3030      	adds	r0, #48	; 0x30
    4fcc:	ea5a 020b 	orrs.w	r2, sl, fp
    4fd0:	f801 0d01 	strb.w	r0, [r1, #-1]!
    4fd4:	d1ef      	bne.n	4fb6 <_vfprintf_r+0x35a>
    4fd6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4fda:	9113      	str	r1, [sp, #76]	; 0x4c
    4fdc:	f01c 0f01 	tst.w	ip, #1
    4fe0:	f040 868c 	bne.w	5cfc <_vfprintf_r+0x10a0>
    4fe4:	9818      	ldr	r0, [sp, #96]	; 0x60
    4fe6:	1a40      	subs	r0, r0, r1
    4fe8:	9010      	str	r0, [sp, #64]	; 0x40
    4fea:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4fee:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4ff0:	9717      	str	r7, [sp, #92]	; 0x5c
    4ff2:	42ba      	cmp	r2, r7
    4ff4:	bfb8      	it	lt
    4ff6:	463a      	movlt	r2, r7
    4ff8:	920c      	str	r2, [sp, #48]	; 0x30
    4ffa:	b113      	cbz	r3, 5002 <_vfprintf_r+0x3a6>
    4ffc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4ffe:	3201      	adds	r2, #1
    5000:	920c      	str	r2, [sp, #48]	; 0x30
    5002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5004:	980a      	ldr	r0, [sp, #40]	; 0x28
    5006:	f013 0302 	ands.w	r3, r3, #2
    500a:	9315      	str	r3, [sp, #84]	; 0x54
    500c:	bf1e      	ittt	ne
    500e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    5012:	f10c 0c02 	addne.w	ip, ip, #2
    5016:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    501a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    501e:	9014      	str	r0, [sp, #80]	; 0x50
    5020:	d14d      	bne.n	50be <_vfprintf_r+0x462>
    5022:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5024:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5026:	1a8f      	subs	r7, r1, r2
    5028:	2f00      	cmp	r7, #0
    502a:	dd48      	ble.n	50be <_vfprintf_r+0x462>
    502c:	2f10      	cmp	r7, #16
    502e:	f64a 08bc 	movw	r8, #43196	; 0xa8bc
    5032:	bfd8      	it	le
    5034:	f2c0 0800 	movtle	r8, #0
    5038:	dd30      	ble.n	509c <_vfprintf_r+0x440>
    503a:	f2c0 0800 	movt	r8, #0
    503e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5042:	4643      	mov	r3, r8
    5044:	f04f 0a10 	mov.w	sl, #16
    5048:	46a8      	mov	r8, r5
    504a:	f10b 0b0c 	add.w	fp, fp, #12
    504e:	461d      	mov	r5, r3
    5050:	e002      	b.n	5058 <_vfprintf_r+0x3fc>
    5052:	3f10      	subs	r7, #16
    5054:	2f10      	cmp	r7, #16
    5056:	dd1e      	ble.n	5096 <_vfprintf_r+0x43a>
    5058:	f8c4 a004 	str.w	sl, [r4, #4]
    505c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5060:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5064:	3301      	adds	r3, #1
    5066:	6025      	str	r5, [r4, #0]
    5068:	3210      	adds	r2, #16
    506a:	2b07      	cmp	r3, #7
    506c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5070:	f104 0408 	add.w	r4, r4, #8
    5074:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5078:	ddeb      	ble.n	5052 <_vfprintf_r+0x3f6>
    507a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    507e:	4648      	mov	r0, r9
    5080:	4631      	mov	r1, r6
    5082:	465a      	mov	r2, fp
    5084:	3404      	adds	r4, #4
    5086:	f7ff fddb 	bl	4c40 <__sprint_r>
    508a:	2800      	cmp	r0, #0
    508c:	f47f af06 	bne.w	4e9c <_vfprintf_r+0x240>
    5090:	3f10      	subs	r7, #16
    5092:	2f10      	cmp	r7, #16
    5094:	dce0      	bgt.n	5058 <_vfprintf_r+0x3fc>
    5096:	462b      	mov	r3, r5
    5098:	4645      	mov	r5, r8
    509a:	4698      	mov	r8, r3
    509c:	6067      	str	r7, [r4, #4]
    509e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    50a2:	f8c4 8000 	str.w	r8, [r4]
    50a6:	1c5a      	adds	r2, r3, #1
    50a8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    50ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    50b0:	19db      	adds	r3, r3, r7
    50b2:	2a07      	cmp	r2, #7
    50b4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    50b8:	f300 858a 	bgt.w	5bd0 <_vfprintf_r+0xf74>
    50bc:	3408      	adds	r4, #8
    50be:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    50c2:	b19b      	cbz	r3, 50ec <_vfprintf_r+0x490>
    50c4:	2301      	movs	r3, #1
    50c6:	6063      	str	r3, [r4, #4]
    50c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    50cc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    50d0:	3207      	adds	r2, #7
    50d2:	6022      	str	r2, [r4, #0]
    50d4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    50d8:	3301      	adds	r3, #1
    50da:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    50de:	3201      	adds	r2, #1
    50e0:	2b07      	cmp	r3, #7
    50e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    50e6:	f300 84b6 	bgt.w	5a56 <_vfprintf_r+0xdfa>
    50ea:	3408      	adds	r4, #8
    50ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
    50ee:	b19b      	cbz	r3, 5118 <_vfprintf_r+0x4bc>
    50f0:	2302      	movs	r3, #2
    50f2:	6063      	str	r3, [r4, #4]
    50f4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    50f8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    50fc:	3204      	adds	r2, #4
    50fe:	6022      	str	r2, [r4, #0]
    5100:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5104:	3301      	adds	r3, #1
    5106:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    510a:	3202      	adds	r2, #2
    510c:	2b07      	cmp	r3, #7
    510e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5112:	f300 84af 	bgt.w	5a74 <_vfprintf_r+0xe18>
    5116:	3408      	adds	r4, #8
    5118:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    511c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    5120:	f000 8376 	beq.w	5810 <_vfprintf_r+0xbb4>
    5124:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    5126:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5128:	1a9f      	subs	r7, r3, r2
    512a:	2f00      	cmp	r7, #0
    512c:	dd43      	ble.n	51b6 <_vfprintf_r+0x55a>
    512e:	2f10      	cmp	r7, #16
    5130:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 5cc0 <_vfprintf_r+0x1064>
    5134:	dd2e      	ble.n	5194 <_vfprintf_r+0x538>
    5136:	4643      	mov	r3, r8
    5138:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    513c:	46a8      	mov	r8, r5
    513e:	f04f 0a10 	mov.w	sl, #16
    5142:	f10b 0b0c 	add.w	fp, fp, #12
    5146:	461d      	mov	r5, r3
    5148:	e002      	b.n	5150 <_vfprintf_r+0x4f4>
    514a:	3f10      	subs	r7, #16
    514c:	2f10      	cmp	r7, #16
    514e:	dd1e      	ble.n	518e <_vfprintf_r+0x532>
    5150:	f8c4 a004 	str.w	sl, [r4, #4]
    5154:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5158:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    515c:	3301      	adds	r3, #1
    515e:	6025      	str	r5, [r4, #0]
    5160:	3210      	adds	r2, #16
    5162:	2b07      	cmp	r3, #7
    5164:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5168:	f104 0408 	add.w	r4, r4, #8
    516c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5170:	ddeb      	ble.n	514a <_vfprintf_r+0x4ee>
    5172:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5176:	4648      	mov	r0, r9
    5178:	4631      	mov	r1, r6
    517a:	465a      	mov	r2, fp
    517c:	3404      	adds	r4, #4
    517e:	f7ff fd5f 	bl	4c40 <__sprint_r>
    5182:	2800      	cmp	r0, #0
    5184:	f47f ae8a 	bne.w	4e9c <_vfprintf_r+0x240>
    5188:	3f10      	subs	r7, #16
    518a:	2f10      	cmp	r7, #16
    518c:	dce0      	bgt.n	5150 <_vfprintf_r+0x4f4>
    518e:	462b      	mov	r3, r5
    5190:	4645      	mov	r5, r8
    5192:	4698      	mov	r8, r3
    5194:	6067      	str	r7, [r4, #4]
    5196:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    519a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    519e:	3301      	adds	r3, #1
    51a0:	f8c4 8000 	str.w	r8, [r4]
    51a4:	19d2      	adds	r2, r2, r7
    51a6:	2b07      	cmp	r3, #7
    51a8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    51ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    51b0:	f300 8442 	bgt.w	5a38 <_vfprintf_r+0xddc>
    51b4:	3408      	adds	r4, #8
    51b6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    51ba:	f41c 7f80 	tst.w	ip, #256	; 0x100
    51be:	f040 829d 	bne.w	56fc <_vfprintf_r+0xaa0>
    51c2:	9810      	ldr	r0, [sp, #64]	; 0x40
    51c4:	9913      	ldr	r1, [sp, #76]	; 0x4c
    51c6:	6060      	str	r0, [r4, #4]
    51c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    51cc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    51d0:	3301      	adds	r3, #1
    51d2:	6021      	str	r1, [r4, #0]
    51d4:	1812      	adds	r2, r2, r0
    51d6:	2b07      	cmp	r3, #7
    51d8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    51dc:	bfd8      	it	le
    51de:	f104 0308 	addle.w	r3, r4, #8
    51e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    51e6:	f300 839b 	bgt.w	5920 <_vfprintf_r+0xcc4>
    51ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    51ec:	f011 0f04 	tst.w	r1, #4
    51f0:	d055      	beq.n	529e <_vfprintf_r+0x642>
    51f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    51f4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    51f8:	ebcc 0702 	rsb	r7, ip, r2
    51fc:	2f00      	cmp	r7, #0
    51fe:	dd4e      	ble.n	529e <_vfprintf_r+0x642>
    5200:	2f10      	cmp	r7, #16
    5202:	f64a 08bc 	movw	r8, #43196	; 0xa8bc
    5206:	bfd8      	it	le
    5208:	f2c0 0800 	movtle	r8, #0
    520c:	dd2e      	ble.n	526c <_vfprintf_r+0x610>
    520e:	f2c0 0800 	movt	r8, #0
    5212:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5216:	4642      	mov	r2, r8
    5218:	2410      	movs	r4, #16
    521a:	46a8      	mov	r8, r5
    521c:	f10a 0a0c 	add.w	sl, sl, #12
    5220:	4615      	mov	r5, r2
    5222:	e002      	b.n	522a <_vfprintf_r+0x5ce>
    5224:	3f10      	subs	r7, #16
    5226:	2f10      	cmp	r7, #16
    5228:	dd1d      	ble.n	5266 <_vfprintf_r+0x60a>
    522a:	605c      	str	r4, [r3, #4]
    522c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5230:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5234:	3201      	adds	r2, #1
    5236:	601d      	str	r5, [r3, #0]
    5238:	3110      	adds	r1, #16
    523a:	2a07      	cmp	r2, #7
    523c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5240:	f103 0308 	add.w	r3, r3, #8
    5244:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5248:	ddec      	ble.n	5224 <_vfprintf_r+0x5c8>
    524a:	4648      	mov	r0, r9
    524c:	4631      	mov	r1, r6
    524e:	4652      	mov	r2, sl
    5250:	f7ff fcf6 	bl	4c40 <__sprint_r>
    5254:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5258:	3304      	adds	r3, #4
    525a:	2800      	cmp	r0, #0
    525c:	f47f ae1e 	bne.w	4e9c <_vfprintf_r+0x240>
    5260:	3f10      	subs	r7, #16
    5262:	2f10      	cmp	r7, #16
    5264:	dce1      	bgt.n	522a <_vfprintf_r+0x5ce>
    5266:	462a      	mov	r2, r5
    5268:	4645      	mov	r5, r8
    526a:	4690      	mov	r8, r2
    526c:	605f      	str	r7, [r3, #4]
    526e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5272:	f8c3 8000 	str.w	r8, [r3]
    5276:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    527a:	3201      	adds	r2, #1
    527c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5280:	18fb      	adds	r3, r7, r3
    5282:	2a07      	cmp	r2, #7
    5284:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5288:	dd0b      	ble.n	52a2 <_vfprintf_r+0x646>
    528a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    528e:	4648      	mov	r0, r9
    5290:	4631      	mov	r1, r6
    5292:	320c      	adds	r2, #12
    5294:	f7ff fcd4 	bl	4c40 <__sprint_r>
    5298:	2800      	cmp	r0, #0
    529a:	f47f adff 	bne.w	4e9c <_vfprintf_r+0x240>
    529e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    52a2:	9811      	ldr	r0, [sp, #68]	; 0x44
    52a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    52a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    52a8:	428a      	cmp	r2, r1
    52aa:	bfac      	ite	ge
    52ac:	1880      	addge	r0, r0, r2
    52ae:	1840      	addlt	r0, r0, r1
    52b0:	9011      	str	r0, [sp, #68]	; 0x44
    52b2:	2b00      	cmp	r3, #0
    52b4:	f040 8342 	bne.w	593c <_vfprintf_r+0xce0>
    52b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    52bc:	2300      	movs	r3, #0
    52be:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    52c2:	3404      	adds	r4, #4
    52c4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    52c8:	e530      	b.n	4d2c <_vfprintf_r+0xd0>
    52ca:	9216      	str	r2, [sp, #88]	; 0x58
    52cc:	2a00      	cmp	r2, #0
    52ce:	f43f addd 	beq.w	4e8c <_vfprintf_r+0x230>
    52d2:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    52d6:	2301      	movs	r3, #1
    52d8:	f04f 0c00 	mov.w	ip, #0
    52dc:	3004      	adds	r0, #4
    52de:	930c      	str	r3, [sp, #48]	; 0x30
    52e0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    52e4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    52e8:	9013      	str	r0, [sp, #76]	; 0x4c
    52ea:	9310      	str	r3, [sp, #64]	; 0x40
    52ec:	2100      	movs	r1, #0
    52ee:	9117      	str	r1, [sp, #92]	; 0x5c
    52f0:	e687      	b.n	5002 <_vfprintf_r+0x3a6>
    52f2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    52f6:	2b00      	cmp	r3, #0
    52f8:	f040 852b 	bne.w	5d52 <_vfprintf_r+0x10f6>
    52fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    52fe:	462b      	mov	r3, r5
    5300:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    5304:	782a      	ldrb	r2, [r5, #0]
    5306:	910b      	str	r1, [sp, #44]	; 0x2c
    5308:	e553      	b.n	4db2 <_vfprintf_r+0x156>
    530a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    530c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    530e:	f043 0301 	orr.w	r3, r3, #1
    5312:	930a      	str	r3, [sp, #40]	; 0x28
    5314:	462b      	mov	r3, r5
    5316:	782a      	ldrb	r2, [r5, #0]
    5318:	910b      	str	r1, [sp, #44]	; 0x2c
    531a:	e54a      	b.n	4db2 <_vfprintf_r+0x156>
    531c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    531e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5320:	6809      	ldr	r1, [r1, #0]
    5322:	910f      	str	r1, [sp, #60]	; 0x3c
    5324:	1d11      	adds	r1, r2, #4
    5326:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5328:	2b00      	cmp	r3, #0
    532a:	f2c0 8780 	blt.w	622e <_vfprintf_r+0x15d2>
    532e:	782a      	ldrb	r2, [r5, #0]
    5330:	462b      	mov	r3, r5
    5332:	910b      	str	r1, [sp, #44]	; 0x2c
    5334:	e53d      	b.n	4db2 <_vfprintf_r+0x156>
    5336:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5338:	462b      	mov	r3, r5
    533a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    533e:	782a      	ldrb	r2, [r5, #0]
    5340:	910b      	str	r1, [sp, #44]	; 0x2c
    5342:	e536      	b.n	4db2 <_vfprintf_r+0x156>
    5344:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5348:	f043 0304 	orr.w	r3, r3, #4
    534c:	930a      	str	r3, [sp, #40]	; 0x28
    534e:	462b      	mov	r3, r5
    5350:	782a      	ldrb	r2, [r5, #0]
    5352:	910b      	str	r1, [sp, #44]	; 0x2c
    5354:	e52d      	b.n	4db2 <_vfprintf_r+0x156>
    5356:	462b      	mov	r3, r5
    5358:	f813 2b01 	ldrb.w	r2, [r3], #1
    535c:	2a2a      	cmp	r2, #42	; 0x2a
    535e:	f001 80cd 	beq.w	64fc <_vfprintf_r+0x18a0>
    5362:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5366:	2909      	cmp	r1, #9
    5368:	f201 8037 	bhi.w	63da <_vfprintf_r+0x177e>
    536c:	3502      	adds	r5, #2
    536e:	2700      	movs	r7, #0
    5370:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5374:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    5378:	462b      	mov	r3, r5
    537a:	3501      	adds	r5, #1
    537c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    5380:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5384:	2909      	cmp	r1, #9
    5386:	d9f3      	bls.n	5370 <_vfprintf_r+0x714>
    5388:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    538c:	461d      	mov	r5, r3
    538e:	e511      	b.n	4db4 <_vfprintf_r+0x158>
    5390:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5392:	462b      	mov	r3, r5
    5394:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5396:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    539a:	920a      	str	r2, [sp, #40]	; 0x28
    539c:	782a      	ldrb	r2, [r5, #0]
    539e:	910b      	str	r1, [sp, #44]	; 0x2c
    53a0:	e507      	b.n	4db2 <_vfprintf_r+0x156>
    53a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    53a6:	f04f 0800 	mov.w	r8, #0
    53aa:	462b      	mov	r3, r5
    53ac:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    53b0:	f813 2b01 	ldrb.w	r2, [r3], #1
    53b4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    53b8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    53bc:	461d      	mov	r5, r3
    53be:	2909      	cmp	r1, #9
    53c0:	d9f3      	bls.n	53aa <_vfprintf_r+0x74e>
    53c2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    53c6:	461d      	mov	r5, r3
    53c8:	e4f4      	b.n	4db4 <_vfprintf_r+0x158>
    53ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    53cc:	9216      	str	r2, [sp, #88]	; 0x58
    53ce:	f043 0310 	orr.w	r3, r3, #16
    53d2:	930a      	str	r3, [sp, #40]	; 0x28
    53d4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    53d8:	f01c 0f20 	tst.w	ip, #32
    53dc:	f000 815d 	beq.w	569a <_vfprintf_r+0xa3e>
    53e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    53e2:	1dc3      	adds	r3, r0, #7
    53e4:	f023 0307 	bic.w	r3, r3, #7
    53e8:	f103 0108 	add.w	r1, r3, #8
    53ec:	910b      	str	r1, [sp, #44]	; 0x2c
    53ee:	e9d3 ab00 	ldrd	sl, fp, [r3]
    53f2:	f1ba 0f00 	cmp.w	sl, #0
    53f6:	f17b 0200 	sbcs.w	r2, fp, #0
    53fa:	f2c0 849b 	blt.w	5d34 <_vfprintf_r+0x10d8>
    53fe:	ea5a 030b 	orrs.w	r3, sl, fp
    5402:	f04f 0301 	mov.w	r3, #1
    5406:	bf0c      	ite	eq
    5408:	2200      	moveq	r2, #0
    540a:	2201      	movne	r2, #1
    540c:	e5bc      	b.n	4f88 <_vfprintf_r+0x32c>
    540e:	980a      	ldr	r0, [sp, #40]	; 0x28
    5410:	9216      	str	r2, [sp, #88]	; 0x58
    5412:	f010 0f08 	tst.w	r0, #8
    5416:	f000 84ed 	beq.w	5df4 <_vfprintf_r+0x1198>
    541a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    541c:	1dcb      	adds	r3, r1, #7
    541e:	f023 0307 	bic.w	r3, r3, #7
    5422:	f103 0208 	add.w	r2, r3, #8
    5426:	920b      	str	r2, [sp, #44]	; 0x2c
    5428:	f8d3 8004 	ldr.w	r8, [r3, #4]
    542c:	f8d3 a000 	ldr.w	sl, [r3]
    5430:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    5434:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    5438:	4650      	mov	r0, sl
    543a:	4641      	mov	r1, r8
    543c:	f004 f930 	bl	96a0 <__isinfd>
    5440:	4683      	mov	fp, r0
    5442:	2800      	cmp	r0, #0
    5444:	f000 8599 	beq.w	5f7a <_vfprintf_r+0x131e>
    5448:	4650      	mov	r0, sl
    544a:	2200      	movs	r2, #0
    544c:	2300      	movs	r3, #0
    544e:	4641      	mov	r1, r8
    5450:	f004 fd5c 	bl	9f0c <__aeabi_dcmplt>
    5454:	2800      	cmp	r0, #0
    5456:	f040 850b 	bne.w	5e70 <_vfprintf_r+0x1214>
    545a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    545e:	f64a 01f4 	movw	r1, #43252	; 0xa8f4
    5462:	f64a 02f0 	movw	r2, #43248	; 0xa8f0
    5466:	9816      	ldr	r0, [sp, #88]	; 0x58
    5468:	f2c0 0100 	movt	r1, #0
    546c:	f2c0 0200 	movt	r2, #0
    5470:	f04f 0c03 	mov.w	ip, #3
    5474:	2847      	cmp	r0, #71	; 0x47
    5476:	bfd8      	it	le
    5478:	4611      	movle	r1, r2
    547a:	9113      	str	r1, [sp, #76]	; 0x4c
    547c:	990a      	ldr	r1, [sp, #40]	; 0x28
    547e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    5482:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    5486:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    548a:	910a      	str	r1, [sp, #40]	; 0x28
    548c:	f04f 0c00 	mov.w	ip, #0
    5490:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    5494:	e5b1      	b.n	4ffa <_vfprintf_r+0x39e>
    5496:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    549a:	f043 0308 	orr.w	r3, r3, #8
    549e:	930a      	str	r3, [sp, #40]	; 0x28
    54a0:	462b      	mov	r3, r5
    54a2:	782a      	ldrb	r2, [r5, #0]
    54a4:	910b      	str	r1, [sp, #44]	; 0x2c
    54a6:	e484      	b.n	4db2 <_vfprintf_r+0x156>
    54a8:	990a      	ldr	r1, [sp, #40]	; 0x28
    54aa:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    54ae:	910a      	str	r1, [sp, #40]	; 0x28
    54b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    54b2:	e73c      	b.n	532e <_vfprintf_r+0x6d2>
    54b4:	782a      	ldrb	r2, [r5, #0]
    54b6:	2a6c      	cmp	r2, #108	; 0x6c
    54b8:	f000 8555 	beq.w	5f66 <_vfprintf_r+0x130a>
    54bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    54be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    54c0:	910b      	str	r1, [sp, #44]	; 0x2c
    54c2:	f043 0310 	orr.w	r3, r3, #16
    54c6:	930a      	str	r3, [sp, #40]	; 0x28
    54c8:	462b      	mov	r3, r5
    54ca:	e472      	b.n	4db2 <_vfprintf_r+0x156>
    54cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    54ce:	f012 0f20 	tst.w	r2, #32
    54d2:	f000 8482 	beq.w	5dda <_vfprintf_r+0x117e>
    54d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    54d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    54da:	6803      	ldr	r3, [r0, #0]
    54dc:	4610      	mov	r0, r2
    54de:	ea4f 71e0 	mov.w	r1, r0, asr #31
    54e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    54e4:	e9c3 0100 	strd	r0, r1, [r3]
    54e8:	f102 0a04 	add.w	sl, r2, #4
    54ec:	e41e      	b.n	4d2c <_vfprintf_r+0xd0>
    54ee:	9216      	str	r2, [sp, #88]	; 0x58
    54f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    54f2:	f012 0320 	ands.w	r3, r2, #32
    54f6:	f000 80ef 	beq.w	56d8 <_vfprintf_r+0xa7c>
    54fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    54fc:	1dda      	adds	r2, r3, #7
    54fe:	2300      	movs	r3, #0
    5500:	f022 0207 	bic.w	r2, r2, #7
    5504:	f102 0c08 	add.w	ip, r2, #8
    5508:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    550c:	e9d2 ab00 	ldrd	sl, fp, [r2]
    5510:	ea5a 000b 	orrs.w	r0, sl, fp
    5514:	bf0c      	ite	eq
    5516:	2200      	moveq	r2, #0
    5518:	2201      	movne	r2, #1
    551a:	e531      	b.n	4f80 <_vfprintf_r+0x324>
    551c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    551e:	2178      	movs	r1, #120	; 0x78
    5520:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5524:	9116      	str	r1, [sp, #88]	; 0x58
    5526:	6803      	ldr	r3, [r0, #0]
    5528:	f64a 1000 	movw	r0, #43264	; 0xa900
    552c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    5530:	2130      	movs	r1, #48	; 0x30
    5532:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    5536:	f04c 0c02 	orr.w	ip, ip, #2
    553a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    553c:	1e1a      	subs	r2, r3, #0
    553e:	bf18      	it	ne
    5540:	2201      	movne	r2, #1
    5542:	f2c0 0000 	movt	r0, #0
    5546:	469a      	mov	sl, r3
    5548:	f04f 0b00 	mov.w	fp, #0
    554c:	3104      	adds	r1, #4
    554e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    5552:	9019      	str	r0, [sp, #100]	; 0x64
    5554:	2302      	movs	r3, #2
    5556:	910b      	str	r1, [sp, #44]	; 0x2c
    5558:	e512      	b.n	4f80 <_vfprintf_r+0x324>
    555a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    555c:	9216      	str	r2, [sp, #88]	; 0x58
    555e:	f04f 0200 	mov.w	r2, #0
    5562:	1d18      	adds	r0, r3, #4
    5564:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    5568:	681b      	ldr	r3, [r3, #0]
    556a:	900b      	str	r0, [sp, #44]	; 0x2c
    556c:	9313      	str	r3, [sp, #76]	; 0x4c
    556e:	2b00      	cmp	r3, #0
    5570:	f000 86c6 	beq.w	6300 <_vfprintf_r+0x16a4>
    5574:	2f00      	cmp	r7, #0
    5576:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5578:	f2c0 868f 	blt.w	629a <_vfprintf_r+0x163e>
    557c:	2100      	movs	r1, #0
    557e:	463a      	mov	r2, r7
    5580:	f003 f8a6 	bl	86d0 <memchr>
    5584:	4603      	mov	r3, r0
    5586:	2800      	cmp	r0, #0
    5588:	f000 86f5 	beq.w	6376 <_vfprintf_r+0x171a>
    558c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    558e:	1a1b      	subs	r3, r3, r0
    5590:	9310      	str	r3, [sp, #64]	; 0x40
    5592:	42bb      	cmp	r3, r7
    5594:	f340 85be 	ble.w	6114 <_vfprintf_r+0x14b8>
    5598:	9710      	str	r7, [sp, #64]	; 0x40
    559a:	2100      	movs	r1, #0
    559c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    55a0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    55a4:	970c      	str	r7, [sp, #48]	; 0x30
    55a6:	9117      	str	r1, [sp, #92]	; 0x5c
    55a8:	e527      	b.n	4ffa <_vfprintf_r+0x39e>
    55aa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    55ae:	9216      	str	r2, [sp, #88]	; 0x58
    55b0:	f01c 0f20 	tst.w	ip, #32
    55b4:	d023      	beq.n	55fe <_vfprintf_r+0x9a2>
    55b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    55b8:	2301      	movs	r3, #1
    55ba:	1dc2      	adds	r2, r0, #7
    55bc:	f022 0207 	bic.w	r2, r2, #7
    55c0:	f102 0108 	add.w	r1, r2, #8
    55c4:	910b      	str	r1, [sp, #44]	; 0x2c
    55c6:	e9d2 ab00 	ldrd	sl, fp, [r2]
    55ca:	ea5a 020b 	orrs.w	r2, sl, fp
    55ce:	bf0c      	ite	eq
    55d0:	2200      	moveq	r2, #0
    55d2:	2201      	movne	r2, #1
    55d4:	e4d4      	b.n	4f80 <_vfprintf_r+0x324>
    55d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    55d8:	462b      	mov	r3, r5
    55da:	f041 0120 	orr.w	r1, r1, #32
    55de:	910a      	str	r1, [sp, #40]	; 0x28
    55e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    55e2:	782a      	ldrb	r2, [r5, #0]
    55e4:	910b      	str	r1, [sp, #44]	; 0x2c
    55e6:	f7ff bbe4 	b.w	4db2 <_vfprintf_r+0x156>
    55ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    55ec:	9216      	str	r2, [sp, #88]	; 0x58
    55ee:	f043 0310 	orr.w	r3, r3, #16
    55f2:	930a      	str	r3, [sp, #40]	; 0x28
    55f4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    55f8:	f01c 0f20 	tst.w	ip, #32
    55fc:	d1db      	bne.n	55b6 <_vfprintf_r+0x95a>
    55fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5600:	f013 0f10 	tst.w	r3, #16
    5604:	f000 83d5 	beq.w	5db2 <_vfprintf_r+0x1156>
    5608:	980b      	ldr	r0, [sp, #44]	; 0x2c
    560a:	2301      	movs	r3, #1
    560c:	1d02      	adds	r2, r0, #4
    560e:	920b      	str	r2, [sp, #44]	; 0x2c
    5610:	6801      	ldr	r1, [r0, #0]
    5612:	1e0a      	subs	r2, r1, #0
    5614:	bf18      	it	ne
    5616:	2201      	movne	r2, #1
    5618:	468a      	mov	sl, r1
    561a:	f04f 0b00 	mov.w	fp, #0
    561e:	e4af      	b.n	4f80 <_vfprintf_r+0x324>
    5620:	980a      	ldr	r0, [sp, #40]	; 0x28
    5622:	9216      	str	r2, [sp, #88]	; 0x58
    5624:	f64a 02dc 	movw	r2, #43228	; 0xa8dc
    5628:	f010 0f20 	tst.w	r0, #32
    562c:	f2c0 0200 	movt	r2, #0
    5630:	9219      	str	r2, [sp, #100]	; 0x64
    5632:	f47f ac92 	bne.w	4f5a <_vfprintf_r+0x2fe>
    5636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5638:	f013 0f10 	tst.w	r3, #16
    563c:	f040 831a 	bne.w	5c74 <_vfprintf_r+0x1018>
    5640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5642:	f012 0f40 	tst.w	r2, #64	; 0x40
    5646:	f000 8315 	beq.w	5c74 <_vfprintf_r+0x1018>
    564a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    564c:	f103 0c04 	add.w	ip, r3, #4
    5650:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5654:	f8b3 a000 	ldrh.w	sl, [r3]
    5658:	46d2      	mov	sl, sl
    565a:	f04f 0b00 	mov.w	fp, #0
    565e:	e485      	b.n	4f6c <_vfprintf_r+0x310>
    5660:	9216      	str	r2, [sp, #88]	; 0x58
    5662:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    5666:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5668:	f04f 0c01 	mov.w	ip, #1
    566c:	f04f 0000 	mov.w	r0, #0
    5670:	3104      	adds	r1, #4
    5672:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    5676:	6813      	ldr	r3, [r2, #0]
    5678:	3204      	adds	r2, #4
    567a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    567e:	920b      	str	r2, [sp, #44]	; 0x2c
    5680:	9113      	str	r1, [sp, #76]	; 0x4c
    5682:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    5686:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    568a:	e62f      	b.n	52ec <_vfprintf_r+0x690>
    568c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5690:	9216      	str	r2, [sp, #88]	; 0x58
    5692:	f01c 0f20 	tst.w	ip, #32
    5696:	f47f aea3 	bne.w	53e0 <_vfprintf_r+0x784>
    569a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    569c:	f012 0f10 	tst.w	r2, #16
    56a0:	f040 82f1 	bne.w	5c86 <_vfprintf_r+0x102a>
    56a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    56a6:	f012 0f40 	tst.w	r2, #64	; 0x40
    56aa:	f000 82ec 	beq.w	5c86 <_vfprintf_r+0x102a>
    56ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    56b0:	f103 0c04 	add.w	ip, r3, #4
    56b4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    56b8:	f9b3 a000 	ldrsh.w	sl, [r3]
    56bc:	46d2      	mov	sl, sl
    56be:	ea4f 7bea 	mov.w	fp, sl, asr #31
    56c2:	e696      	b.n	53f2 <_vfprintf_r+0x796>
    56c4:	990a      	ldr	r1, [sp, #40]	; 0x28
    56c6:	9216      	str	r2, [sp, #88]	; 0x58
    56c8:	f041 0110 	orr.w	r1, r1, #16
    56cc:	910a      	str	r1, [sp, #40]	; 0x28
    56ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    56d0:	f012 0320 	ands.w	r3, r2, #32
    56d4:	f47f af11 	bne.w	54fa <_vfprintf_r+0x89e>
    56d8:	990a      	ldr	r1, [sp, #40]	; 0x28
    56da:	f011 0210 	ands.w	r2, r1, #16
    56de:	f000 8354 	beq.w	5d8a <_vfprintf_r+0x112e>
    56e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    56e4:	f102 0c04 	add.w	ip, r2, #4
    56e8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    56ec:	6811      	ldr	r1, [r2, #0]
    56ee:	1e0a      	subs	r2, r1, #0
    56f0:	bf18      	it	ne
    56f2:	2201      	movne	r2, #1
    56f4:	468a      	mov	sl, r1
    56f6:	f04f 0b00 	mov.w	fp, #0
    56fa:	e441      	b.n	4f80 <_vfprintf_r+0x324>
    56fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
    56fe:	2a65      	cmp	r2, #101	; 0x65
    5700:	f340 8128 	ble.w	5954 <_vfprintf_r+0xcf8>
    5704:	9812      	ldr	r0, [sp, #72]	; 0x48
    5706:	2200      	movs	r2, #0
    5708:	2300      	movs	r3, #0
    570a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    570c:	f004 fbf4 	bl	9ef8 <__aeabi_dcmpeq>
    5710:	2800      	cmp	r0, #0
    5712:	f000 81be 	beq.w	5a92 <_vfprintf_r+0xe36>
    5716:	2301      	movs	r3, #1
    5718:	6063      	str	r3, [r4, #4]
    571a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    571e:	f64a 131c 	movw	r3, #43292	; 0xa91c
    5722:	f2c0 0300 	movt	r3, #0
    5726:	6023      	str	r3, [r4, #0]
    5728:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    572c:	3201      	adds	r2, #1
    572e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5732:	3301      	adds	r3, #1
    5734:	2a07      	cmp	r2, #7
    5736:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    573a:	bfd8      	it	le
    573c:	f104 0308 	addle.w	r3, r4, #8
    5740:	f300 839b 	bgt.w	5e7a <_vfprintf_r+0x121e>
    5744:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    5748:	981a      	ldr	r0, [sp, #104]	; 0x68
    574a:	4282      	cmp	r2, r0
    574c:	db04      	blt.n	5758 <_vfprintf_r+0xafc>
    574e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5750:	f011 0f01 	tst.w	r1, #1
    5754:	f43f ad49 	beq.w	51ea <_vfprintf_r+0x58e>
    5758:	2201      	movs	r2, #1
    575a:	605a      	str	r2, [r3, #4]
    575c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5760:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5764:	3201      	adds	r2, #1
    5766:	981d      	ldr	r0, [sp, #116]	; 0x74
    5768:	3101      	adds	r1, #1
    576a:	2a07      	cmp	r2, #7
    576c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5770:	6018      	str	r0, [r3, #0]
    5772:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5776:	f300 855f 	bgt.w	6238 <_vfprintf_r+0x15dc>
    577a:	3308      	adds	r3, #8
    577c:	991a      	ldr	r1, [sp, #104]	; 0x68
    577e:	1e4f      	subs	r7, r1, #1
    5780:	2f00      	cmp	r7, #0
    5782:	f77f ad32 	ble.w	51ea <_vfprintf_r+0x58e>
    5786:	2f10      	cmp	r7, #16
    5788:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 5cc0 <_vfprintf_r+0x1064>
    578c:	f340 82ea 	ble.w	5d64 <_vfprintf_r+0x1108>
    5790:	4642      	mov	r2, r8
    5792:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5796:	46a8      	mov	r8, r5
    5798:	2410      	movs	r4, #16
    579a:	f10a 0a0c 	add.w	sl, sl, #12
    579e:	4615      	mov	r5, r2
    57a0:	e003      	b.n	57aa <_vfprintf_r+0xb4e>
    57a2:	3f10      	subs	r7, #16
    57a4:	2f10      	cmp	r7, #16
    57a6:	f340 82da 	ble.w	5d5e <_vfprintf_r+0x1102>
    57aa:	605c      	str	r4, [r3, #4]
    57ac:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    57b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    57b4:	3201      	adds	r2, #1
    57b6:	601d      	str	r5, [r3, #0]
    57b8:	3110      	adds	r1, #16
    57ba:	2a07      	cmp	r2, #7
    57bc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    57c0:	f103 0308 	add.w	r3, r3, #8
    57c4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    57c8:	ddeb      	ble.n	57a2 <_vfprintf_r+0xb46>
    57ca:	4648      	mov	r0, r9
    57cc:	4631      	mov	r1, r6
    57ce:	4652      	mov	r2, sl
    57d0:	f7ff fa36 	bl	4c40 <__sprint_r>
    57d4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    57d8:	3304      	adds	r3, #4
    57da:	2800      	cmp	r0, #0
    57dc:	d0e1      	beq.n	57a2 <_vfprintf_r+0xb46>
    57de:	f7ff bb5d 	b.w	4e9c <_vfprintf_r+0x240>
    57e2:	b97b      	cbnz	r3, 5804 <_vfprintf_r+0xba8>
    57e4:	990a      	ldr	r1, [sp, #40]	; 0x28
    57e6:	f011 0f01 	tst.w	r1, #1
    57ea:	d00b      	beq.n	5804 <_vfprintf_r+0xba8>
    57ec:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    57f0:	2330      	movs	r3, #48	; 0x30
    57f2:	3204      	adds	r2, #4
    57f4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    57f8:	3227      	adds	r2, #39	; 0x27
    57fa:	2301      	movs	r3, #1
    57fc:	9213      	str	r2, [sp, #76]	; 0x4c
    57fe:	9310      	str	r3, [sp, #64]	; 0x40
    5800:	f7ff bbf3 	b.w	4fea <_vfprintf_r+0x38e>
    5804:	9818      	ldr	r0, [sp, #96]	; 0x60
    5806:	2100      	movs	r1, #0
    5808:	9110      	str	r1, [sp, #64]	; 0x40
    580a:	9013      	str	r0, [sp, #76]	; 0x4c
    580c:	f7ff bbed 	b.w	4fea <_vfprintf_r+0x38e>
    5810:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5812:	990c      	ldr	r1, [sp, #48]	; 0x30
    5814:	1a47      	subs	r7, r0, r1
    5816:	2f00      	cmp	r7, #0
    5818:	f77f ac84 	ble.w	5124 <_vfprintf_r+0x4c8>
    581c:	2f10      	cmp	r7, #16
    581e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 5cc0 <_vfprintf_r+0x1064>
    5822:	dd2e      	ble.n	5882 <_vfprintf_r+0xc26>
    5824:	4643      	mov	r3, r8
    5826:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    582a:	46a8      	mov	r8, r5
    582c:	f04f 0a10 	mov.w	sl, #16
    5830:	f10b 0b0c 	add.w	fp, fp, #12
    5834:	461d      	mov	r5, r3
    5836:	e002      	b.n	583e <_vfprintf_r+0xbe2>
    5838:	3f10      	subs	r7, #16
    583a:	2f10      	cmp	r7, #16
    583c:	dd1e      	ble.n	587c <_vfprintf_r+0xc20>
    583e:	f8c4 a004 	str.w	sl, [r4, #4]
    5842:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5846:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    584a:	3301      	adds	r3, #1
    584c:	6025      	str	r5, [r4, #0]
    584e:	3210      	adds	r2, #16
    5850:	2b07      	cmp	r3, #7
    5852:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5856:	f104 0408 	add.w	r4, r4, #8
    585a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    585e:	ddeb      	ble.n	5838 <_vfprintf_r+0xbdc>
    5860:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5864:	4648      	mov	r0, r9
    5866:	4631      	mov	r1, r6
    5868:	465a      	mov	r2, fp
    586a:	3404      	adds	r4, #4
    586c:	f7ff f9e8 	bl	4c40 <__sprint_r>
    5870:	2800      	cmp	r0, #0
    5872:	f47f ab13 	bne.w	4e9c <_vfprintf_r+0x240>
    5876:	3f10      	subs	r7, #16
    5878:	2f10      	cmp	r7, #16
    587a:	dce0      	bgt.n	583e <_vfprintf_r+0xbe2>
    587c:	462b      	mov	r3, r5
    587e:	4645      	mov	r5, r8
    5880:	4698      	mov	r8, r3
    5882:	6067      	str	r7, [r4, #4]
    5884:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5888:	f8c4 8000 	str.w	r8, [r4]
    588c:	1c5a      	adds	r2, r3, #1
    588e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5892:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5896:	19db      	adds	r3, r3, r7
    5898:	2a07      	cmp	r2, #7
    589a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    589e:	f300 823a 	bgt.w	5d16 <_vfprintf_r+0x10ba>
    58a2:	3408      	adds	r4, #8
    58a4:	e43e      	b.n	5124 <_vfprintf_r+0x4c8>
    58a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
    58a8:	6063      	str	r3, [r4, #4]
    58aa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    58ae:	6021      	str	r1, [r4, #0]
    58b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    58b4:	3201      	adds	r2, #1
    58b6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    58ba:	18cb      	adds	r3, r1, r3
    58bc:	2a07      	cmp	r2, #7
    58be:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    58c2:	f300 8549 	bgt.w	6358 <_vfprintf_r+0x16fc>
    58c6:	3408      	adds	r4, #8
    58c8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    58ca:	2301      	movs	r3, #1
    58cc:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    58d0:	6063      	str	r3, [r4, #4]
    58d2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    58d6:	6022      	str	r2, [r4, #0]
    58d8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    58dc:	3301      	adds	r3, #1
    58de:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    58e2:	3201      	adds	r2, #1
    58e4:	2b07      	cmp	r3, #7
    58e6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    58ea:	bfd8      	it	le
    58ec:	f104 0308 	addle.w	r3, r4, #8
    58f0:	f300 8523 	bgt.w	633a <_vfprintf_r+0x16de>
    58f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    58f6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    58fa:	19c7      	adds	r7, r0, r7
    58fc:	981a      	ldr	r0, [sp, #104]	; 0x68
    58fe:	601f      	str	r7, [r3, #0]
    5900:	1a81      	subs	r1, r0, r2
    5902:	6059      	str	r1, [r3, #4]
    5904:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5908:	1a8a      	subs	r2, r1, r2
    590a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    590e:	1812      	adds	r2, r2, r0
    5910:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5914:	3101      	adds	r1, #1
    5916:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    591a:	2907      	cmp	r1, #7
    591c:	f340 8232 	ble.w	5d84 <_vfprintf_r+0x1128>
    5920:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5924:	4648      	mov	r0, r9
    5926:	4631      	mov	r1, r6
    5928:	320c      	adds	r2, #12
    592a:	f7ff f989 	bl	4c40 <__sprint_r>
    592e:	2800      	cmp	r0, #0
    5930:	f47f aab4 	bne.w	4e9c <_vfprintf_r+0x240>
    5934:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5938:	3304      	adds	r3, #4
    593a:	e456      	b.n	51ea <_vfprintf_r+0x58e>
    593c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5940:	4648      	mov	r0, r9
    5942:	4631      	mov	r1, r6
    5944:	320c      	adds	r2, #12
    5946:	f7ff f97b 	bl	4c40 <__sprint_r>
    594a:	2800      	cmp	r0, #0
    594c:	f43f acb4 	beq.w	52b8 <_vfprintf_r+0x65c>
    5950:	f7ff baa4 	b.w	4e9c <_vfprintf_r+0x240>
    5954:	991a      	ldr	r1, [sp, #104]	; 0x68
    5956:	2901      	cmp	r1, #1
    5958:	dd4c      	ble.n	59f4 <_vfprintf_r+0xd98>
    595a:	2301      	movs	r3, #1
    595c:	6063      	str	r3, [r4, #4]
    595e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5962:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5966:	3301      	adds	r3, #1
    5968:	9813      	ldr	r0, [sp, #76]	; 0x4c
    596a:	3201      	adds	r2, #1
    596c:	2b07      	cmp	r3, #7
    596e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5972:	6020      	str	r0, [r4, #0]
    5974:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5978:	f300 81b2 	bgt.w	5ce0 <_vfprintf_r+0x1084>
    597c:	3408      	adds	r4, #8
    597e:	2301      	movs	r3, #1
    5980:	6063      	str	r3, [r4, #4]
    5982:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5986:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    598a:	3301      	adds	r3, #1
    598c:	991d      	ldr	r1, [sp, #116]	; 0x74
    598e:	3201      	adds	r2, #1
    5990:	2b07      	cmp	r3, #7
    5992:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5996:	6021      	str	r1, [r4, #0]
    5998:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    599c:	f300 8192 	bgt.w	5cc4 <_vfprintf_r+0x1068>
    59a0:	3408      	adds	r4, #8
    59a2:	9812      	ldr	r0, [sp, #72]	; 0x48
    59a4:	2200      	movs	r2, #0
    59a6:	2300      	movs	r3, #0
    59a8:	991b      	ldr	r1, [sp, #108]	; 0x6c
    59aa:	f004 faa5 	bl	9ef8 <__aeabi_dcmpeq>
    59ae:	2800      	cmp	r0, #0
    59b0:	f040 811d 	bne.w	5bee <_vfprintf_r+0xf92>
    59b4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    59b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    59b8:	1e5a      	subs	r2, r3, #1
    59ba:	6062      	str	r2, [r4, #4]
    59bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    59c0:	1c41      	adds	r1, r0, #1
    59c2:	6021      	str	r1, [r4, #0]
    59c4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    59c8:	3301      	adds	r3, #1
    59ca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    59ce:	188a      	adds	r2, r1, r2
    59d0:	2b07      	cmp	r3, #7
    59d2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    59d6:	dc21      	bgt.n	5a1c <_vfprintf_r+0xdc0>
    59d8:	3408      	adds	r4, #8
    59da:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    59dc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    59e0:	981c      	ldr	r0, [sp, #112]	; 0x70
    59e2:	6022      	str	r2, [r4, #0]
    59e4:	6063      	str	r3, [r4, #4]
    59e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    59ea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    59ee:	3301      	adds	r3, #1
    59f0:	f7ff bbf0 	b.w	51d4 <_vfprintf_r+0x578>
    59f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    59f6:	f012 0f01 	tst.w	r2, #1
    59fa:	d1ae      	bne.n	595a <_vfprintf_r+0xcfe>
    59fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    59fe:	2301      	movs	r3, #1
    5a00:	6063      	str	r3, [r4, #4]
    5a02:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5a06:	6022      	str	r2, [r4, #0]
    5a08:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5a0c:	3301      	adds	r3, #1
    5a0e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5a12:	3201      	adds	r2, #1
    5a14:	2b07      	cmp	r3, #7
    5a16:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5a1a:	dddd      	ble.n	59d8 <_vfprintf_r+0xd7c>
    5a1c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5a20:	4648      	mov	r0, r9
    5a22:	4631      	mov	r1, r6
    5a24:	320c      	adds	r2, #12
    5a26:	f7ff f90b 	bl	4c40 <__sprint_r>
    5a2a:	2800      	cmp	r0, #0
    5a2c:	f47f aa36 	bne.w	4e9c <_vfprintf_r+0x240>
    5a30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5a34:	3404      	adds	r4, #4
    5a36:	e7d0      	b.n	59da <_vfprintf_r+0xd7e>
    5a38:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5a3c:	4648      	mov	r0, r9
    5a3e:	4631      	mov	r1, r6
    5a40:	320c      	adds	r2, #12
    5a42:	f7ff f8fd 	bl	4c40 <__sprint_r>
    5a46:	2800      	cmp	r0, #0
    5a48:	f47f aa28 	bne.w	4e9c <_vfprintf_r+0x240>
    5a4c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5a50:	3404      	adds	r4, #4
    5a52:	f7ff bbb0 	b.w	51b6 <_vfprintf_r+0x55a>
    5a56:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5a5a:	4648      	mov	r0, r9
    5a5c:	4631      	mov	r1, r6
    5a5e:	320c      	adds	r2, #12
    5a60:	f7ff f8ee 	bl	4c40 <__sprint_r>
    5a64:	2800      	cmp	r0, #0
    5a66:	f47f aa19 	bne.w	4e9c <_vfprintf_r+0x240>
    5a6a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5a6e:	3404      	adds	r4, #4
    5a70:	f7ff bb3c 	b.w	50ec <_vfprintf_r+0x490>
    5a74:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5a78:	4648      	mov	r0, r9
    5a7a:	4631      	mov	r1, r6
    5a7c:	320c      	adds	r2, #12
    5a7e:	f7ff f8df 	bl	4c40 <__sprint_r>
    5a82:	2800      	cmp	r0, #0
    5a84:	f47f aa0a 	bne.w	4e9c <_vfprintf_r+0x240>
    5a88:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5a8c:	3404      	adds	r4, #4
    5a8e:	f7ff bb43 	b.w	5118 <_vfprintf_r+0x4bc>
    5a92:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    5a96:	2b00      	cmp	r3, #0
    5a98:	f340 81fd 	ble.w	5e96 <_vfprintf_r+0x123a>
    5a9c:	991a      	ldr	r1, [sp, #104]	; 0x68
    5a9e:	428b      	cmp	r3, r1
    5aa0:	f6ff af01 	blt.w	58a6 <_vfprintf_r+0xc4a>
    5aa4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5aa6:	6061      	str	r1, [r4, #4]
    5aa8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5aac:	6022      	str	r2, [r4, #0]
    5aae:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5ab2:	3301      	adds	r3, #1
    5ab4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5ab8:	1852      	adds	r2, r2, r1
    5aba:	2b07      	cmp	r3, #7
    5abc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5ac0:	bfd8      	it	le
    5ac2:	f104 0308 	addle.w	r3, r4, #8
    5ac6:	f300 8429 	bgt.w	631c <_vfprintf_r+0x16c0>
    5aca:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    5ace:	981a      	ldr	r0, [sp, #104]	; 0x68
    5ad0:	1a24      	subs	r4, r4, r0
    5ad2:	2c00      	cmp	r4, #0
    5ad4:	f340 81b3 	ble.w	5e3e <_vfprintf_r+0x11e2>
    5ad8:	2c10      	cmp	r4, #16
    5ada:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 5cc0 <_vfprintf_r+0x1064>
    5ade:	f340 819d 	ble.w	5e1c <_vfprintf_r+0x11c0>
    5ae2:	4642      	mov	r2, r8
    5ae4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5ae8:	46a8      	mov	r8, r5
    5aea:	2710      	movs	r7, #16
    5aec:	f10a 0a0c 	add.w	sl, sl, #12
    5af0:	4615      	mov	r5, r2
    5af2:	e003      	b.n	5afc <_vfprintf_r+0xea0>
    5af4:	3c10      	subs	r4, #16
    5af6:	2c10      	cmp	r4, #16
    5af8:	f340 818d 	ble.w	5e16 <_vfprintf_r+0x11ba>
    5afc:	605f      	str	r7, [r3, #4]
    5afe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5b02:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5b06:	3201      	adds	r2, #1
    5b08:	601d      	str	r5, [r3, #0]
    5b0a:	3110      	adds	r1, #16
    5b0c:	2a07      	cmp	r2, #7
    5b0e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5b12:	f103 0308 	add.w	r3, r3, #8
    5b16:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5b1a:	ddeb      	ble.n	5af4 <_vfprintf_r+0xe98>
    5b1c:	4648      	mov	r0, r9
    5b1e:	4631      	mov	r1, r6
    5b20:	4652      	mov	r2, sl
    5b22:	f7ff f88d 	bl	4c40 <__sprint_r>
    5b26:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5b2a:	3304      	adds	r3, #4
    5b2c:	2800      	cmp	r0, #0
    5b2e:	d0e1      	beq.n	5af4 <_vfprintf_r+0xe98>
    5b30:	f7ff b9b4 	b.w	4e9c <_vfprintf_r+0x240>
    5b34:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5b36:	9819      	ldr	r0, [sp, #100]	; 0x64
    5b38:	4613      	mov	r3, r2
    5b3a:	9213      	str	r2, [sp, #76]	; 0x4c
    5b3c:	f00a 020f 	and.w	r2, sl, #15
    5b40:	ea4f 111a 	mov.w	r1, sl, lsr #4
    5b44:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    5b48:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    5b4c:	5c82      	ldrb	r2, [r0, r2]
    5b4e:	468a      	mov	sl, r1
    5b50:	46e3      	mov	fp, ip
    5b52:	ea5a 0c0b 	orrs.w	ip, sl, fp
    5b56:	f803 2d01 	strb.w	r2, [r3, #-1]!
    5b5a:	d1ef      	bne.n	5b3c <_vfprintf_r+0xee0>
    5b5c:	9818      	ldr	r0, [sp, #96]	; 0x60
    5b5e:	9313      	str	r3, [sp, #76]	; 0x4c
    5b60:	1ac0      	subs	r0, r0, r3
    5b62:	9010      	str	r0, [sp, #64]	; 0x40
    5b64:	f7ff ba41 	b.w	4fea <_vfprintf_r+0x38e>
    5b68:	2209      	movs	r2, #9
    5b6a:	2300      	movs	r3, #0
    5b6c:	4552      	cmp	r2, sl
    5b6e:	eb73 000b 	sbcs.w	r0, r3, fp
    5b72:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    5b76:	d21f      	bcs.n	5bb8 <_vfprintf_r+0xf5c>
    5b78:	4623      	mov	r3, r4
    5b7a:	4644      	mov	r4, r8
    5b7c:	46b8      	mov	r8, r7
    5b7e:	461f      	mov	r7, r3
    5b80:	4650      	mov	r0, sl
    5b82:	4659      	mov	r1, fp
    5b84:	220a      	movs	r2, #10
    5b86:	2300      	movs	r3, #0
    5b88:	f004 f9e8 	bl	9f5c <__aeabi_uldivmod>
    5b8c:	2300      	movs	r3, #0
    5b8e:	4650      	mov	r0, sl
    5b90:	4659      	mov	r1, fp
    5b92:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    5b96:	220a      	movs	r2, #10
    5b98:	f804 cd01 	strb.w	ip, [r4, #-1]!
    5b9c:	f004 f9de 	bl	9f5c <__aeabi_uldivmod>
    5ba0:	2209      	movs	r2, #9
    5ba2:	2300      	movs	r3, #0
    5ba4:	4682      	mov	sl, r0
    5ba6:	468b      	mov	fp, r1
    5ba8:	4552      	cmp	r2, sl
    5baa:	eb73 030b 	sbcs.w	r3, r3, fp
    5bae:	d3e7      	bcc.n	5b80 <_vfprintf_r+0xf24>
    5bb0:	463b      	mov	r3, r7
    5bb2:	4647      	mov	r7, r8
    5bb4:	46a0      	mov	r8, r4
    5bb6:	461c      	mov	r4, r3
    5bb8:	f108 30ff 	add.w	r0, r8, #4294967295
    5bbc:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    5bc0:	9013      	str	r0, [sp, #76]	; 0x4c
    5bc2:	f808 ac01 	strb.w	sl, [r8, #-1]
    5bc6:	9918      	ldr	r1, [sp, #96]	; 0x60
    5bc8:	1a09      	subs	r1, r1, r0
    5bca:	9110      	str	r1, [sp, #64]	; 0x40
    5bcc:	f7ff ba0d 	b.w	4fea <_vfprintf_r+0x38e>
    5bd0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5bd4:	4648      	mov	r0, r9
    5bd6:	4631      	mov	r1, r6
    5bd8:	320c      	adds	r2, #12
    5bda:	f7ff f831 	bl	4c40 <__sprint_r>
    5bde:	2800      	cmp	r0, #0
    5be0:	f47f a95c 	bne.w	4e9c <_vfprintf_r+0x240>
    5be4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5be8:	3404      	adds	r4, #4
    5bea:	f7ff ba68 	b.w	50be <_vfprintf_r+0x462>
    5bee:	991a      	ldr	r1, [sp, #104]	; 0x68
    5bf0:	1e4f      	subs	r7, r1, #1
    5bf2:	2f00      	cmp	r7, #0
    5bf4:	f77f aef1 	ble.w	59da <_vfprintf_r+0xd7e>
    5bf8:	2f10      	cmp	r7, #16
    5bfa:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 5cc0 <_vfprintf_r+0x1064>
    5bfe:	dd4e      	ble.n	5c9e <_vfprintf_r+0x1042>
    5c00:	4643      	mov	r3, r8
    5c02:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5c06:	46a8      	mov	r8, r5
    5c08:	f04f 0a10 	mov.w	sl, #16
    5c0c:	f10b 0b0c 	add.w	fp, fp, #12
    5c10:	461d      	mov	r5, r3
    5c12:	e002      	b.n	5c1a <_vfprintf_r+0xfbe>
    5c14:	3f10      	subs	r7, #16
    5c16:	2f10      	cmp	r7, #16
    5c18:	dd3e      	ble.n	5c98 <_vfprintf_r+0x103c>
    5c1a:	f8c4 a004 	str.w	sl, [r4, #4]
    5c1e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5c22:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5c26:	3301      	adds	r3, #1
    5c28:	6025      	str	r5, [r4, #0]
    5c2a:	3210      	adds	r2, #16
    5c2c:	2b07      	cmp	r3, #7
    5c2e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5c32:	f104 0408 	add.w	r4, r4, #8
    5c36:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5c3a:	ddeb      	ble.n	5c14 <_vfprintf_r+0xfb8>
    5c3c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5c40:	4648      	mov	r0, r9
    5c42:	4631      	mov	r1, r6
    5c44:	465a      	mov	r2, fp
    5c46:	3404      	adds	r4, #4
    5c48:	f7fe fffa 	bl	4c40 <__sprint_r>
    5c4c:	2800      	cmp	r0, #0
    5c4e:	d0e1      	beq.n	5c14 <_vfprintf_r+0xfb8>
    5c50:	f7ff b924 	b.w	4e9c <_vfprintf_r+0x240>
    5c54:	9816      	ldr	r0, [sp, #88]	; 0x58
    5c56:	2130      	movs	r1, #48	; 0x30
    5c58:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5c5c:	2201      	movs	r2, #1
    5c5e:	2302      	movs	r3, #2
    5c60:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    5c64:	f04c 0c02 	orr.w	ip, ip, #2
    5c68:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    5c6c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    5c70:	f7ff b986 	b.w	4f80 <_vfprintf_r+0x324>
    5c74:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5c76:	1d01      	adds	r1, r0, #4
    5c78:	6803      	ldr	r3, [r0, #0]
    5c7a:	910b      	str	r1, [sp, #44]	; 0x2c
    5c7c:	469a      	mov	sl, r3
    5c7e:	f04f 0b00 	mov.w	fp, #0
    5c82:	f7ff b973 	b.w	4f6c <_vfprintf_r+0x310>
    5c86:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5c88:	1d01      	adds	r1, r0, #4
    5c8a:	6803      	ldr	r3, [r0, #0]
    5c8c:	910b      	str	r1, [sp, #44]	; 0x2c
    5c8e:	469a      	mov	sl, r3
    5c90:	ea4f 7bea 	mov.w	fp, sl, asr #31
    5c94:	f7ff bbad 	b.w	53f2 <_vfprintf_r+0x796>
    5c98:	462b      	mov	r3, r5
    5c9a:	4645      	mov	r5, r8
    5c9c:	4698      	mov	r8, r3
    5c9e:	6067      	str	r7, [r4, #4]
    5ca0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5ca4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5ca8:	3301      	adds	r3, #1
    5caa:	f8c4 8000 	str.w	r8, [r4]
    5cae:	19d2      	adds	r2, r2, r7
    5cb0:	2b07      	cmp	r3, #7
    5cb2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5cb6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5cba:	f77f ae8d 	ble.w	59d8 <_vfprintf_r+0xd7c>
    5cbe:	e6ad      	b.n	5a1c <_vfprintf_r+0xdc0>
    5cc0:	0000a8cc 	.word	0x0000a8cc
    5cc4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5cc8:	4648      	mov	r0, r9
    5cca:	4631      	mov	r1, r6
    5ccc:	320c      	adds	r2, #12
    5cce:	f7fe ffb7 	bl	4c40 <__sprint_r>
    5cd2:	2800      	cmp	r0, #0
    5cd4:	f47f a8e2 	bne.w	4e9c <_vfprintf_r+0x240>
    5cd8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5cdc:	3404      	adds	r4, #4
    5cde:	e660      	b.n	59a2 <_vfprintf_r+0xd46>
    5ce0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5ce4:	4648      	mov	r0, r9
    5ce6:	4631      	mov	r1, r6
    5ce8:	320c      	adds	r2, #12
    5cea:	f7fe ffa9 	bl	4c40 <__sprint_r>
    5cee:	2800      	cmp	r0, #0
    5cf0:	f47f a8d4 	bne.w	4e9c <_vfprintf_r+0x240>
    5cf4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5cf8:	3404      	adds	r4, #4
    5cfa:	e640      	b.n	597e <_vfprintf_r+0xd22>
    5cfc:	2830      	cmp	r0, #48	; 0x30
    5cfe:	f000 82ec 	beq.w	62da <_vfprintf_r+0x167e>
    5d02:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5d04:	2330      	movs	r3, #48	; 0x30
    5d06:	f800 3d01 	strb.w	r3, [r0, #-1]!
    5d0a:	9918      	ldr	r1, [sp, #96]	; 0x60
    5d0c:	9013      	str	r0, [sp, #76]	; 0x4c
    5d0e:	1a09      	subs	r1, r1, r0
    5d10:	9110      	str	r1, [sp, #64]	; 0x40
    5d12:	f7ff b96a 	b.w	4fea <_vfprintf_r+0x38e>
    5d16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5d1a:	4648      	mov	r0, r9
    5d1c:	4631      	mov	r1, r6
    5d1e:	320c      	adds	r2, #12
    5d20:	f7fe ff8e 	bl	4c40 <__sprint_r>
    5d24:	2800      	cmp	r0, #0
    5d26:	f47f a8b9 	bne.w	4e9c <_vfprintf_r+0x240>
    5d2a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5d2e:	3404      	adds	r4, #4
    5d30:	f7ff b9f8 	b.w	5124 <_vfprintf_r+0x4c8>
    5d34:	f1da 0a00 	rsbs	sl, sl, #0
    5d38:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    5d3c:	232d      	movs	r3, #45	; 0x2d
    5d3e:	ea5a 0c0b 	orrs.w	ip, sl, fp
    5d42:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    5d46:	bf0c      	ite	eq
    5d48:	2200      	moveq	r2, #0
    5d4a:	2201      	movne	r2, #1
    5d4c:	2301      	movs	r3, #1
    5d4e:	f7ff b91b 	b.w	4f88 <_vfprintf_r+0x32c>
    5d52:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5d54:	462b      	mov	r3, r5
    5d56:	782a      	ldrb	r2, [r5, #0]
    5d58:	910b      	str	r1, [sp, #44]	; 0x2c
    5d5a:	f7ff b82a 	b.w	4db2 <_vfprintf_r+0x156>
    5d5e:	462a      	mov	r2, r5
    5d60:	4645      	mov	r5, r8
    5d62:	4690      	mov	r8, r2
    5d64:	605f      	str	r7, [r3, #4]
    5d66:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5d6a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5d6e:	3201      	adds	r2, #1
    5d70:	f8c3 8000 	str.w	r8, [r3]
    5d74:	19c9      	adds	r1, r1, r7
    5d76:	2a07      	cmp	r2, #7
    5d78:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5d7c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5d80:	f73f adce 	bgt.w	5920 <_vfprintf_r+0xcc4>
    5d84:	3308      	adds	r3, #8
    5d86:	f7ff ba30 	b.w	51ea <_vfprintf_r+0x58e>
    5d8a:	980a      	ldr	r0, [sp, #40]	; 0x28
    5d8c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    5d90:	f000 81ed 	beq.w	616e <_vfprintf_r+0x1512>
    5d94:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5d96:	4613      	mov	r3, r2
    5d98:	1d0a      	adds	r2, r1, #4
    5d9a:	920b      	str	r2, [sp, #44]	; 0x2c
    5d9c:	f8b1 a000 	ldrh.w	sl, [r1]
    5da0:	f1ba 0200 	subs.w	r2, sl, #0
    5da4:	bf18      	it	ne
    5da6:	2201      	movne	r2, #1
    5da8:	46d2      	mov	sl, sl
    5daa:	f04f 0b00 	mov.w	fp, #0
    5dae:	f7ff b8e7 	b.w	4f80 <_vfprintf_r+0x324>
    5db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5db4:	f013 0f40 	tst.w	r3, #64	; 0x40
    5db8:	f000 81cc 	beq.w	6154 <_vfprintf_r+0x14f8>
    5dbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5dbe:	2301      	movs	r3, #1
    5dc0:	1d01      	adds	r1, r0, #4
    5dc2:	910b      	str	r1, [sp, #44]	; 0x2c
    5dc4:	f8b0 a000 	ldrh.w	sl, [r0]
    5dc8:	f1ba 0200 	subs.w	r2, sl, #0
    5dcc:	bf18      	it	ne
    5dce:	2201      	movne	r2, #1
    5dd0:	46d2      	mov	sl, sl
    5dd2:	f04f 0b00 	mov.w	fp, #0
    5dd6:	f7ff b8d3 	b.w	4f80 <_vfprintf_r+0x324>
    5dda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5ddc:	f013 0f10 	tst.w	r3, #16
    5de0:	f000 81a4 	beq.w	612c <_vfprintf_r+0x14d0>
    5de4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5de6:	9911      	ldr	r1, [sp, #68]	; 0x44
    5de8:	f100 0a04 	add.w	sl, r0, #4
    5dec:	6803      	ldr	r3, [r0, #0]
    5dee:	6019      	str	r1, [r3, #0]
    5df0:	f7fe bf9c 	b.w	4d2c <_vfprintf_r+0xd0>
    5df4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5df6:	1dc3      	adds	r3, r0, #7
    5df8:	f023 0307 	bic.w	r3, r3, #7
    5dfc:	f103 0108 	add.w	r1, r3, #8
    5e00:	910b      	str	r1, [sp, #44]	; 0x2c
    5e02:	f8d3 8004 	ldr.w	r8, [r3, #4]
    5e06:	f8d3 a000 	ldr.w	sl, [r3]
    5e0a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    5e0e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    5e12:	f7ff bb11 	b.w	5438 <_vfprintf_r+0x7dc>
    5e16:	462a      	mov	r2, r5
    5e18:	4645      	mov	r5, r8
    5e1a:	4690      	mov	r8, r2
    5e1c:	605c      	str	r4, [r3, #4]
    5e1e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5e22:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5e26:	3201      	adds	r2, #1
    5e28:	f8c3 8000 	str.w	r8, [r3]
    5e2c:	1909      	adds	r1, r1, r4
    5e2e:	2a07      	cmp	r2, #7
    5e30:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5e34:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5e38:	f300 82ea 	bgt.w	6410 <_vfprintf_r+0x17b4>
    5e3c:	3308      	adds	r3, #8
    5e3e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e40:	f011 0f01 	tst.w	r1, #1
    5e44:	f43f a9d1 	beq.w	51ea <_vfprintf_r+0x58e>
    5e48:	2201      	movs	r2, #1
    5e4a:	605a      	str	r2, [r3, #4]
    5e4c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5e50:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5e54:	3201      	adds	r2, #1
    5e56:	981d      	ldr	r0, [sp, #116]	; 0x74
    5e58:	3101      	adds	r1, #1
    5e5a:	2a07      	cmp	r2, #7
    5e5c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5e60:	6018      	str	r0, [r3, #0]
    5e62:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5e66:	f73f ad5b 	bgt.w	5920 <_vfprintf_r+0xcc4>
    5e6a:	3308      	adds	r3, #8
    5e6c:	f7ff b9bd 	b.w	51ea <_vfprintf_r+0x58e>
    5e70:	232d      	movs	r3, #45	; 0x2d
    5e72:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    5e76:	f7ff baf2 	b.w	545e <_vfprintf_r+0x802>
    5e7a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5e7e:	4648      	mov	r0, r9
    5e80:	4631      	mov	r1, r6
    5e82:	320c      	adds	r2, #12
    5e84:	f7fe fedc 	bl	4c40 <__sprint_r>
    5e88:	2800      	cmp	r0, #0
    5e8a:	f47f a807 	bne.w	4e9c <_vfprintf_r+0x240>
    5e8e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5e92:	3304      	adds	r3, #4
    5e94:	e456      	b.n	5744 <_vfprintf_r+0xae8>
    5e96:	2301      	movs	r3, #1
    5e98:	6063      	str	r3, [r4, #4]
    5e9a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5e9e:	f64a 131c 	movw	r3, #43292	; 0xa91c
    5ea2:	f2c0 0300 	movt	r3, #0
    5ea6:	6023      	str	r3, [r4, #0]
    5ea8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5eac:	3201      	adds	r2, #1
    5eae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5eb2:	3301      	adds	r3, #1
    5eb4:	2a07      	cmp	r2, #7
    5eb6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5eba:	bfd8      	it	le
    5ebc:	f104 0308 	addle.w	r3, r4, #8
    5ec0:	f300 8187 	bgt.w	61d2 <_vfprintf_r+0x1576>
    5ec4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    5ec8:	b93a      	cbnz	r2, 5eda <_vfprintf_r+0x127e>
    5eca:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    5ecc:	b92a      	cbnz	r2, 5eda <_vfprintf_r+0x127e>
    5ece:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5ed2:	f01c 0f01 	tst.w	ip, #1
    5ed6:	f43f a988 	beq.w	51ea <_vfprintf_r+0x58e>
    5eda:	2201      	movs	r2, #1
    5edc:	605a      	str	r2, [r3, #4]
    5ede:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5ee2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5ee6:	3201      	adds	r2, #1
    5ee8:	981d      	ldr	r0, [sp, #116]	; 0x74
    5eea:	3101      	adds	r1, #1
    5eec:	2a07      	cmp	r2, #7
    5eee:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5ef2:	6018      	str	r0, [r3, #0]
    5ef4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5ef8:	f300 8179 	bgt.w	61ee <_vfprintf_r+0x1592>
    5efc:	3308      	adds	r3, #8
    5efe:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    5f02:	427f      	negs	r7, r7
    5f04:	2f00      	cmp	r7, #0
    5f06:	f340 81b3 	ble.w	6270 <_vfprintf_r+0x1614>
    5f0a:	2f10      	cmp	r7, #16
    5f0c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 6560 <_vfprintf_r+0x1904>
    5f10:	f340 81d2 	ble.w	62b8 <_vfprintf_r+0x165c>
    5f14:	4642      	mov	r2, r8
    5f16:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5f1a:	46a8      	mov	r8, r5
    5f1c:	2410      	movs	r4, #16
    5f1e:	f10a 0a0c 	add.w	sl, sl, #12
    5f22:	4615      	mov	r5, r2
    5f24:	e003      	b.n	5f2e <_vfprintf_r+0x12d2>
    5f26:	3f10      	subs	r7, #16
    5f28:	2f10      	cmp	r7, #16
    5f2a:	f340 81c2 	ble.w	62b2 <_vfprintf_r+0x1656>
    5f2e:	605c      	str	r4, [r3, #4]
    5f30:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5f34:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5f38:	3201      	adds	r2, #1
    5f3a:	601d      	str	r5, [r3, #0]
    5f3c:	3110      	adds	r1, #16
    5f3e:	2a07      	cmp	r2, #7
    5f40:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5f44:	f103 0308 	add.w	r3, r3, #8
    5f48:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5f4c:	ddeb      	ble.n	5f26 <_vfprintf_r+0x12ca>
    5f4e:	4648      	mov	r0, r9
    5f50:	4631      	mov	r1, r6
    5f52:	4652      	mov	r2, sl
    5f54:	f7fe fe74 	bl	4c40 <__sprint_r>
    5f58:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5f5c:	3304      	adds	r3, #4
    5f5e:	2800      	cmp	r0, #0
    5f60:	d0e1      	beq.n	5f26 <_vfprintf_r+0x12ca>
    5f62:	f7fe bf9b 	b.w	4e9c <_vfprintf_r+0x240>
    5f66:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5f68:	1c6b      	adds	r3, r5, #1
    5f6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5f6c:	f042 0220 	orr.w	r2, r2, #32
    5f70:	920a      	str	r2, [sp, #40]	; 0x28
    5f72:	786a      	ldrb	r2, [r5, #1]
    5f74:	910b      	str	r1, [sp, #44]	; 0x2c
    5f76:	f7fe bf1c 	b.w	4db2 <_vfprintf_r+0x156>
    5f7a:	4650      	mov	r0, sl
    5f7c:	4641      	mov	r1, r8
    5f7e:	f003 fba1 	bl	96c4 <__isnand>
    5f82:	2800      	cmp	r0, #0
    5f84:	f040 80ff 	bne.w	6186 <_vfprintf_r+0x152a>
    5f88:	f1b7 3fff 	cmp.w	r7, #4294967295
    5f8c:	f000 8251 	beq.w	6432 <_vfprintf_r+0x17d6>
    5f90:	9816      	ldr	r0, [sp, #88]	; 0x58
    5f92:	2867      	cmp	r0, #103	; 0x67
    5f94:	bf14      	ite	ne
    5f96:	2300      	movne	r3, #0
    5f98:	2301      	moveq	r3, #1
    5f9a:	2847      	cmp	r0, #71	; 0x47
    5f9c:	bf08      	it	eq
    5f9e:	f043 0301 	orreq.w	r3, r3, #1
    5fa2:	b113      	cbz	r3, 5faa <_vfprintf_r+0x134e>
    5fa4:	2f00      	cmp	r7, #0
    5fa6:	bf08      	it	eq
    5fa8:	2701      	moveq	r7, #1
    5faa:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    5fae:	4643      	mov	r3, r8
    5fb0:	4652      	mov	r2, sl
    5fb2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fb4:	e9c0 2300 	strd	r2, r3, [r0]
    5fb8:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    5fbc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    5fc0:	910a      	str	r1, [sp, #40]	; 0x28
    5fc2:	2b00      	cmp	r3, #0
    5fc4:	f2c0 8264 	blt.w	6490 <_vfprintf_r+0x1834>
    5fc8:	2100      	movs	r1, #0
    5fca:	9117      	str	r1, [sp, #92]	; 0x5c
    5fcc:	9816      	ldr	r0, [sp, #88]	; 0x58
    5fce:	2866      	cmp	r0, #102	; 0x66
    5fd0:	bf14      	ite	ne
    5fd2:	2300      	movne	r3, #0
    5fd4:	2301      	moveq	r3, #1
    5fd6:	2846      	cmp	r0, #70	; 0x46
    5fd8:	bf08      	it	eq
    5fda:	f043 0301 	orreq.w	r3, r3, #1
    5fde:	9310      	str	r3, [sp, #64]	; 0x40
    5fe0:	2b00      	cmp	r3, #0
    5fe2:	f000 81d1 	beq.w	6388 <_vfprintf_r+0x172c>
    5fe6:	46bc      	mov	ip, r7
    5fe8:	2303      	movs	r3, #3
    5fea:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    5fee:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    5ff2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    5ff6:	4648      	mov	r0, r9
    5ff8:	9300      	str	r3, [sp, #0]
    5ffa:	9102      	str	r1, [sp, #8]
    5ffc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    6000:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6004:	310c      	adds	r1, #12
    6006:	f8cd c004 	str.w	ip, [sp, #4]
    600a:	9103      	str	r1, [sp, #12]
    600c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    6010:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    6014:	9104      	str	r1, [sp, #16]
    6016:	f000 fbc7 	bl	67a8 <_dtoa_r>
    601a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    601c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    6020:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    6024:	bf18      	it	ne
    6026:	2301      	movne	r3, #1
    6028:	2a47      	cmp	r2, #71	; 0x47
    602a:	bf0c      	ite	eq
    602c:	2300      	moveq	r3, #0
    602e:	f003 0301 	andne.w	r3, r3, #1
    6032:	9013      	str	r0, [sp, #76]	; 0x4c
    6034:	b933      	cbnz	r3, 6044 <_vfprintf_r+0x13e8>
    6036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6038:	f013 0f01 	tst.w	r3, #1
    603c:	bf08      	it	eq
    603e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    6042:	d016      	beq.n	6072 <_vfprintf_r+0x1416>
    6044:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6046:	9910      	ldr	r1, [sp, #64]	; 0x40
    6048:	eb00 0b0c 	add.w	fp, r0, ip
    604c:	b131      	cbz	r1, 605c <_vfprintf_r+0x1400>
    604e:	7803      	ldrb	r3, [r0, #0]
    6050:	2b30      	cmp	r3, #48	; 0x30
    6052:	f000 80da 	beq.w	620a <_vfprintf_r+0x15ae>
    6056:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    605a:	449b      	add	fp, r3
    605c:	4650      	mov	r0, sl
    605e:	2200      	movs	r2, #0
    6060:	2300      	movs	r3, #0
    6062:	4641      	mov	r1, r8
    6064:	f003 ff48 	bl	9ef8 <__aeabi_dcmpeq>
    6068:	2800      	cmp	r0, #0
    606a:	f000 81c2 	beq.w	63f2 <_vfprintf_r+0x1796>
    606e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    6072:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6074:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6076:	2a67      	cmp	r2, #103	; 0x67
    6078:	bf14      	ite	ne
    607a:	2300      	movne	r3, #0
    607c:	2301      	moveq	r3, #1
    607e:	2a47      	cmp	r2, #71	; 0x47
    6080:	bf08      	it	eq
    6082:	f043 0301 	orreq.w	r3, r3, #1
    6086:	ebc0 000b 	rsb	r0, r0, fp
    608a:	901a      	str	r0, [sp, #104]	; 0x68
    608c:	2b00      	cmp	r3, #0
    608e:	f000 818a 	beq.w	63a6 <_vfprintf_r+0x174a>
    6092:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    6096:	f111 0f03 	cmn.w	r1, #3
    609a:	9110      	str	r1, [sp, #64]	; 0x40
    609c:	db02      	blt.n	60a4 <_vfprintf_r+0x1448>
    609e:	428f      	cmp	r7, r1
    60a0:	f280 818c 	bge.w	63bc <_vfprintf_r+0x1760>
    60a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    60a6:	3a02      	subs	r2, #2
    60a8:	9216      	str	r2, [sp, #88]	; 0x58
    60aa:	9910      	ldr	r1, [sp, #64]	; 0x40
    60ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
    60ae:	1e4b      	subs	r3, r1, #1
    60b0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    60b4:	2b00      	cmp	r3, #0
    60b6:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    60ba:	f2c0 8234 	blt.w	6526 <_vfprintf_r+0x18ca>
    60be:	222b      	movs	r2, #43	; 0x2b
    60c0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    60c4:	2b09      	cmp	r3, #9
    60c6:	f300 81b6 	bgt.w	6436 <_vfprintf_r+0x17da>
    60ca:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    60ce:	3330      	adds	r3, #48	; 0x30
    60d0:	3204      	adds	r2, #4
    60d2:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    60d6:	2330      	movs	r3, #48	; 0x30
    60d8:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    60dc:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    60e0:	981a      	ldr	r0, [sp, #104]	; 0x68
    60e2:	991a      	ldr	r1, [sp, #104]	; 0x68
    60e4:	1ad3      	subs	r3, r2, r3
    60e6:	1818      	adds	r0, r3, r0
    60e8:	931c      	str	r3, [sp, #112]	; 0x70
    60ea:	2901      	cmp	r1, #1
    60ec:	9010      	str	r0, [sp, #64]	; 0x40
    60ee:	f340 8210 	ble.w	6512 <_vfprintf_r+0x18b6>
    60f2:	9810      	ldr	r0, [sp, #64]	; 0x40
    60f4:	3001      	adds	r0, #1
    60f6:	9010      	str	r0, [sp, #64]	; 0x40
    60f8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    60fc:	910c      	str	r1, [sp, #48]	; 0x30
    60fe:	9817      	ldr	r0, [sp, #92]	; 0x5c
    6100:	2800      	cmp	r0, #0
    6102:	f000 816e 	beq.w	63e2 <_vfprintf_r+0x1786>
    6106:	232d      	movs	r3, #45	; 0x2d
    6108:	2100      	movs	r1, #0
    610a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    610e:	9117      	str	r1, [sp, #92]	; 0x5c
    6110:	f7fe bf74 	b.w	4ffc <_vfprintf_r+0x3a0>
    6114:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6116:	f04f 0c00 	mov.w	ip, #0
    611a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    611e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    6122:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    6126:	920c      	str	r2, [sp, #48]	; 0x30
    6128:	f7fe bf67 	b.w	4ffa <_vfprintf_r+0x39e>
    612c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    612e:	f012 0f40 	tst.w	r2, #64	; 0x40
    6132:	bf17      	itett	ne
    6134:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    6136:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    6138:	9911      	ldrne	r1, [sp, #68]	; 0x44
    613a:	f100 0a04 	addne.w	sl, r0, #4
    613e:	bf11      	iteee	ne
    6140:	6803      	ldrne	r3, [r0, #0]
    6142:	f102 0a04 	addeq.w	sl, r2, #4
    6146:	6813      	ldreq	r3, [r2, #0]
    6148:	9811      	ldreq	r0, [sp, #68]	; 0x44
    614a:	bf14      	ite	ne
    614c:	8019      	strhne	r1, [r3, #0]
    614e:	6018      	streq	r0, [r3, #0]
    6150:	f7fe bdec 	b.w	4d2c <_vfprintf_r+0xd0>
    6154:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6156:	1d13      	adds	r3, r2, #4
    6158:	930b      	str	r3, [sp, #44]	; 0x2c
    615a:	6811      	ldr	r1, [r2, #0]
    615c:	2301      	movs	r3, #1
    615e:	1e0a      	subs	r2, r1, #0
    6160:	bf18      	it	ne
    6162:	2201      	movne	r2, #1
    6164:	468a      	mov	sl, r1
    6166:	f04f 0b00 	mov.w	fp, #0
    616a:	f7fe bf09 	b.w	4f80 <_vfprintf_r+0x324>
    616e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6170:	1d02      	adds	r2, r0, #4
    6172:	920b      	str	r2, [sp, #44]	; 0x2c
    6174:	6801      	ldr	r1, [r0, #0]
    6176:	1e0a      	subs	r2, r1, #0
    6178:	bf18      	it	ne
    617a:	2201      	movne	r2, #1
    617c:	468a      	mov	sl, r1
    617e:	f04f 0b00 	mov.w	fp, #0
    6182:	f7fe befd 	b.w	4f80 <_vfprintf_r+0x324>
    6186:	f64a 02fc 	movw	r2, #43260	; 0xa8fc
    618a:	f64a 03f8 	movw	r3, #43256	; 0xa8f8
    618e:	9916      	ldr	r1, [sp, #88]	; 0x58
    6190:	f2c0 0300 	movt	r3, #0
    6194:	f2c0 0200 	movt	r2, #0
    6198:	2003      	movs	r0, #3
    619a:	2947      	cmp	r1, #71	; 0x47
    619c:	bfd8      	it	le
    619e:	461a      	movle	r2, r3
    61a0:	9213      	str	r2, [sp, #76]	; 0x4c
    61a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    61a4:	900c      	str	r0, [sp, #48]	; 0x30
    61a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    61aa:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    61ae:	920a      	str	r2, [sp, #40]	; 0x28
    61b0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    61b4:	9010      	str	r0, [sp, #64]	; 0x40
    61b6:	f7fe bf20 	b.w	4ffa <_vfprintf_r+0x39e>
    61ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    61be:	4648      	mov	r0, r9
    61c0:	4631      	mov	r1, r6
    61c2:	320c      	adds	r2, #12
    61c4:	f7fe fd3c 	bl	4c40 <__sprint_r>
    61c8:	2800      	cmp	r0, #0
    61ca:	f47e ae67 	bne.w	4e9c <_vfprintf_r+0x240>
    61ce:	f7fe be62 	b.w	4e96 <_vfprintf_r+0x23a>
    61d2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    61d6:	4648      	mov	r0, r9
    61d8:	4631      	mov	r1, r6
    61da:	320c      	adds	r2, #12
    61dc:	f7fe fd30 	bl	4c40 <__sprint_r>
    61e0:	2800      	cmp	r0, #0
    61e2:	f47e ae5b 	bne.w	4e9c <_vfprintf_r+0x240>
    61e6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    61ea:	3304      	adds	r3, #4
    61ec:	e66a      	b.n	5ec4 <_vfprintf_r+0x1268>
    61ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    61f2:	4648      	mov	r0, r9
    61f4:	4631      	mov	r1, r6
    61f6:	320c      	adds	r2, #12
    61f8:	f7fe fd22 	bl	4c40 <__sprint_r>
    61fc:	2800      	cmp	r0, #0
    61fe:	f47e ae4d 	bne.w	4e9c <_vfprintf_r+0x240>
    6202:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6206:	3304      	adds	r3, #4
    6208:	e679      	b.n	5efe <_vfprintf_r+0x12a2>
    620a:	4650      	mov	r0, sl
    620c:	2200      	movs	r2, #0
    620e:	2300      	movs	r3, #0
    6210:	4641      	mov	r1, r8
    6212:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    6216:	f003 fe6f 	bl	9ef8 <__aeabi_dcmpeq>
    621a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    621e:	2800      	cmp	r0, #0
    6220:	f47f af19 	bne.w	6056 <_vfprintf_r+0x13fa>
    6224:	f1cc 0301 	rsb	r3, ip, #1
    6228:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    622c:	e715      	b.n	605a <_vfprintf_r+0x13fe>
    622e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6230:	4252      	negs	r2, r2
    6232:	920f      	str	r2, [sp, #60]	; 0x3c
    6234:	f7ff b887 	b.w	5346 <_vfprintf_r+0x6ea>
    6238:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    623c:	4648      	mov	r0, r9
    623e:	4631      	mov	r1, r6
    6240:	320c      	adds	r2, #12
    6242:	f7fe fcfd 	bl	4c40 <__sprint_r>
    6246:	2800      	cmp	r0, #0
    6248:	f47e ae28 	bne.w	4e9c <_vfprintf_r+0x240>
    624c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6250:	3304      	adds	r3, #4
    6252:	f7ff ba93 	b.w	577c <_vfprintf_r+0xb20>
    6256:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    625a:	4648      	mov	r0, r9
    625c:	4631      	mov	r1, r6
    625e:	320c      	adds	r2, #12
    6260:	f7fe fcee 	bl	4c40 <__sprint_r>
    6264:	2800      	cmp	r0, #0
    6266:	f47e ae19 	bne.w	4e9c <_vfprintf_r+0x240>
    626a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    626e:	3304      	adds	r3, #4
    6270:	991a      	ldr	r1, [sp, #104]	; 0x68
    6272:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6274:	6059      	str	r1, [r3, #4]
    6276:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    627a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    627e:	6018      	str	r0, [r3, #0]
    6280:	3201      	adds	r2, #1
    6282:	981a      	ldr	r0, [sp, #104]	; 0x68
    6284:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6288:	1809      	adds	r1, r1, r0
    628a:	2a07      	cmp	r2, #7
    628c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6290:	f73f ab46 	bgt.w	5920 <_vfprintf_r+0xcc4>
    6294:	3308      	adds	r3, #8
    6296:	f7fe bfa8 	b.w	51ea <_vfprintf_r+0x58e>
    629a:	2100      	movs	r1, #0
    629c:	9117      	str	r1, [sp, #92]	; 0x5c
    629e:	f003 fb69 	bl	9974 <strlen>
    62a2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    62a6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    62aa:	9010      	str	r0, [sp, #64]	; 0x40
    62ac:	920c      	str	r2, [sp, #48]	; 0x30
    62ae:	f7fe bea4 	b.w	4ffa <_vfprintf_r+0x39e>
    62b2:	462a      	mov	r2, r5
    62b4:	4645      	mov	r5, r8
    62b6:	4690      	mov	r8, r2
    62b8:	605f      	str	r7, [r3, #4]
    62ba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    62be:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    62c2:	3201      	adds	r2, #1
    62c4:	f8c3 8000 	str.w	r8, [r3]
    62c8:	19c9      	adds	r1, r1, r7
    62ca:	2a07      	cmp	r2, #7
    62cc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    62d0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    62d4:	dcbf      	bgt.n	6256 <_vfprintf_r+0x15fa>
    62d6:	3308      	adds	r3, #8
    62d8:	e7ca      	b.n	6270 <_vfprintf_r+0x1614>
    62da:	9a18      	ldr	r2, [sp, #96]	; 0x60
    62dc:	9913      	ldr	r1, [sp, #76]	; 0x4c
    62de:	1a51      	subs	r1, r2, r1
    62e0:	9110      	str	r1, [sp, #64]	; 0x40
    62e2:	f7fe be82 	b.w	4fea <_vfprintf_r+0x38e>
    62e6:	4648      	mov	r0, r9
    62e8:	4631      	mov	r1, r6
    62ea:	f000 f949 	bl	6580 <__swsetup_r>
    62ee:	2800      	cmp	r0, #0
    62f0:	f47e add8 	bne.w	4ea4 <_vfprintf_r+0x248>
    62f4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    62f8:	fa1f f38c 	uxth.w	r3, ip
    62fc:	f7fe bcf6 	b.w	4cec <_vfprintf_r+0x90>
    6300:	2f06      	cmp	r7, #6
    6302:	bf28      	it	cs
    6304:	2706      	movcs	r7, #6
    6306:	f64a 1114 	movw	r1, #43284	; 0xa914
    630a:	f2c0 0100 	movt	r1, #0
    630e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    6312:	9710      	str	r7, [sp, #64]	; 0x40
    6314:	9113      	str	r1, [sp, #76]	; 0x4c
    6316:	920c      	str	r2, [sp, #48]	; 0x30
    6318:	f7fe bfe8 	b.w	52ec <_vfprintf_r+0x690>
    631c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6320:	4648      	mov	r0, r9
    6322:	4631      	mov	r1, r6
    6324:	320c      	adds	r2, #12
    6326:	f7fe fc8b 	bl	4c40 <__sprint_r>
    632a:	2800      	cmp	r0, #0
    632c:	f47e adb6 	bne.w	4e9c <_vfprintf_r+0x240>
    6330:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6334:	3304      	adds	r3, #4
    6336:	f7ff bbc8 	b.w	5aca <_vfprintf_r+0xe6e>
    633a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    633e:	4648      	mov	r0, r9
    6340:	4631      	mov	r1, r6
    6342:	320c      	adds	r2, #12
    6344:	f7fe fc7c 	bl	4c40 <__sprint_r>
    6348:	2800      	cmp	r0, #0
    634a:	f47e ada7 	bne.w	4e9c <_vfprintf_r+0x240>
    634e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6352:	3304      	adds	r3, #4
    6354:	f7ff bace 	b.w	58f4 <_vfprintf_r+0xc98>
    6358:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    635c:	4648      	mov	r0, r9
    635e:	4631      	mov	r1, r6
    6360:	320c      	adds	r2, #12
    6362:	f7fe fc6d 	bl	4c40 <__sprint_r>
    6366:	2800      	cmp	r0, #0
    6368:	f47e ad98 	bne.w	4e9c <_vfprintf_r+0x240>
    636c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6370:	3404      	adds	r4, #4
    6372:	f7ff baa9 	b.w	58c8 <_vfprintf_r+0xc6c>
    6376:	9710      	str	r7, [sp, #64]	; 0x40
    6378:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    637c:	9017      	str	r0, [sp, #92]	; 0x5c
    637e:	970c      	str	r7, [sp, #48]	; 0x30
    6380:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6384:	f7fe be39 	b.w	4ffa <_vfprintf_r+0x39e>
    6388:	9916      	ldr	r1, [sp, #88]	; 0x58
    638a:	2965      	cmp	r1, #101	; 0x65
    638c:	bf14      	ite	ne
    638e:	2300      	movne	r3, #0
    6390:	2301      	moveq	r3, #1
    6392:	2945      	cmp	r1, #69	; 0x45
    6394:	bf08      	it	eq
    6396:	f043 0301 	orreq.w	r3, r3, #1
    639a:	2b00      	cmp	r3, #0
    639c:	d046      	beq.n	642c <_vfprintf_r+0x17d0>
    639e:	f107 0c01 	add.w	ip, r7, #1
    63a2:	2302      	movs	r3, #2
    63a4:	e621      	b.n	5fea <_vfprintf_r+0x138e>
    63a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
    63a8:	2b65      	cmp	r3, #101	; 0x65
    63aa:	dd76      	ble.n	649a <_vfprintf_r+0x183e>
    63ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
    63ae:	2a66      	cmp	r2, #102	; 0x66
    63b0:	bf1c      	itt	ne
    63b2:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    63b6:	9310      	strne	r3, [sp, #64]	; 0x40
    63b8:	f000 8083 	beq.w	64c2 <_vfprintf_r+0x1866>
    63bc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    63be:	9810      	ldr	r0, [sp, #64]	; 0x40
    63c0:	4283      	cmp	r3, r0
    63c2:	dc6e      	bgt.n	64a2 <_vfprintf_r+0x1846>
    63c4:	990a      	ldr	r1, [sp, #40]	; 0x28
    63c6:	f011 0f01 	tst.w	r1, #1
    63ca:	f040 808e 	bne.w	64ea <_vfprintf_r+0x188e>
    63ce:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    63d2:	2367      	movs	r3, #103	; 0x67
    63d4:	920c      	str	r2, [sp, #48]	; 0x30
    63d6:	9316      	str	r3, [sp, #88]	; 0x58
    63d8:	e691      	b.n	60fe <_vfprintf_r+0x14a2>
    63da:	2700      	movs	r7, #0
    63dc:	461d      	mov	r5, r3
    63de:	f7fe bce9 	b.w	4db4 <_vfprintf_r+0x158>
    63e2:	9910      	ldr	r1, [sp, #64]	; 0x40
    63e4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    63e8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    63ec:	910c      	str	r1, [sp, #48]	; 0x30
    63ee:	f7fe be04 	b.w	4ffa <_vfprintf_r+0x39e>
    63f2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    63f6:	459b      	cmp	fp, r3
    63f8:	bf98      	it	ls
    63fa:	469b      	movls	fp, r3
    63fc:	f67f ae39 	bls.w	6072 <_vfprintf_r+0x1416>
    6400:	2230      	movs	r2, #48	; 0x30
    6402:	f803 2b01 	strb.w	r2, [r3], #1
    6406:	459b      	cmp	fp, r3
    6408:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    640c:	d8f9      	bhi.n	6402 <_vfprintf_r+0x17a6>
    640e:	e630      	b.n	6072 <_vfprintf_r+0x1416>
    6410:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6414:	4648      	mov	r0, r9
    6416:	4631      	mov	r1, r6
    6418:	320c      	adds	r2, #12
    641a:	f7fe fc11 	bl	4c40 <__sprint_r>
    641e:	2800      	cmp	r0, #0
    6420:	f47e ad3c 	bne.w	4e9c <_vfprintf_r+0x240>
    6424:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6428:	3304      	adds	r3, #4
    642a:	e508      	b.n	5e3e <_vfprintf_r+0x11e2>
    642c:	46bc      	mov	ip, r7
    642e:	3302      	adds	r3, #2
    6430:	e5db      	b.n	5fea <_vfprintf_r+0x138e>
    6432:	3707      	adds	r7, #7
    6434:	e5b9      	b.n	5faa <_vfprintf_r+0x134e>
    6436:	f246 6c67 	movw	ip, #26215	; 0x6667
    643a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    643e:	3103      	adds	r1, #3
    6440:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    6444:	fb8c 2003 	smull	r2, r0, ip, r3
    6448:	17da      	asrs	r2, r3, #31
    644a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    644e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    6452:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    6456:	4613      	mov	r3, r2
    6458:	3030      	adds	r0, #48	; 0x30
    645a:	2a09      	cmp	r2, #9
    645c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    6460:	dcf0      	bgt.n	6444 <_vfprintf_r+0x17e8>
    6462:	3330      	adds	r3, #48	; 0x30
    6464:	1e48      	subs	r0, r1, #1
    6466:	b2da      	uxtb	r2, r3
    6468:	f801 2c01 	strb.w	r2, [r1, #-1]
    646c:	9b07      	ldr	r3, [sp, #28]
    646e:	4283      	cmp	r3, r0
    6470:	d96a      	bls.n	6548 <_vfprintf_r+0x18ec>
    6472:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    6476:	3303      	adds	r3, #3
    6478:	e001      	b.n	647e <_vfprintf_r+0x1822>
    647a:	f811 2b01 	ldrb.w	r2, [r1], #1
    647e:	f803 2c01 	strb.w	r2, [r3, #-1]
    6482:	461a      	mov	r2, r3
    6484:	f8dd c01c 	ldr.w	ip, [sp, #28]
    6488:	3301      	adds	r3, #1
    648a:	458c      	cmp	ip, r1
    648c:	d8f5      	bhi.n	647a <_vfprintf_r+0x181e>
    648e:	e625      	b.n	60dc <_vfprintf_r+0x1480>
    6490:	222d      	movs	r2, #45	; 0x2d
    6492:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    6496:	9217      	str	r2, [sp, #92]	; 0x5c
    6498:	e598      	b.n	5fcc <_vfprintf_r+0x1370>
    649a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    649e:	9010      	str	r0, [sp, #64]	; 0x40
    64a0:	e603      	b.n	60aa <_vfprintf_r+0x144e>
    64a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    64a4:	991a      	ldr	r1, [sp, #104]	; 0x68
    64a6:	2b00      	cmp	r3, #0
    64a8:	bfda      	itte	le
    64aa:	9810      	ldrle	r0, [sp, #64]	; 0x40
    64ac:	f1c0 0302 	rsble	r3, r0, #2
    64b0:	2301      	movgt	r3, #1
    64b2:	185b      	adds	r3, r3, r1
    64b4:	2267      	movs	r2, #103	; 0x67
    64b6:	9310      	str	r3, [sp, #64]	; 0x40
    64b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    64bc:	9216      	str	r2, [sp, #88]	; 0x58
    64be:	930c      	str	r3, [sp, #48]	; 0x30
    64c0:	e61d      	b.n	60fe <_vfprintf_r+0x14a2>
    64c2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    64c6:	2800      	cmp	r0, #0
    64c8:	9010      	str	r0, [sp, #64]	; 0x40
    64ca:	dd31      	ble.n	6530 <_vfprintf_r+0x18d4>
    64cc:	b91f      	cbnz	r7, 64d6 <_vfprintf_r+0x187a>
    64ce:	990a      	ldr	r1, [sp, #40]	; 0x28
    64d0:	f011 0f01 	tst.w	r1, #1
    64d4:	d00e      	beq.n	64f4 <_vfprintf_r+0x1898>
    64d6:	9810      	ldr	r0, [sp, #64]	; 0x40
    64d8:	2166      	movs	r1, #102	; 0x66
    64da:	9116      	str	r1, [sp, #88]	; 0x58
    64dc:	1c43      	adds	r3, r0, #1
    64de:	19db      	adds	r3, r3, r7
    64e0:	9310      	str	r3, [sp, #64]	; 0x40
    64e2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    64e6:	920c      	str	r2, [sp, #48]	; 0x30
    64e8:	e609      	b.n	60fe <_vfprintf_r+0x14a2>
    64ea:	9810      	ldr	r0, [sp, #64]	; 0x40
    64ec:	2167      	movs	r1, #103	; 0x67
    64ee:	9116      	str	r1, [sp, #88]	; 0x58
    64f0:	3001      	adds	r0, #1
    64f2:	9010      	str	r0, [sp, #64]	; 0x40
    64f4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    64f8:	920c      	str	r2, [sp, #48]	; 0x30
    64fa:	e600      	b.n	60fe <_vfprintf_r+0x14a2>
    64fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    64fe:	781a      	ldrb	r2, [r3, #0]
    6500:	680f      	ldr	r7, [r1, #0]
    6502:	3104      	adds	r1, #4
    6504:	910b      	str	r1, [sp, #44]	; 0x2c
    6506:	2f00      	cmp	r7, #0
    6508:	bfb8      	it	lt
    650a:	f04f 37ff 	movlt.w	r7, #4294967295
    650e:	f7fe bc50 	b.w	4db2 <_vfprintf_r+0x156>
    6512:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6514:	f012 0f01 	tst.w	r2, #1
    6518:	bf04      	itt	eq
    651a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    651e:	930c      	streq	r3, [sp, #48]	; 0x30
    6520:	f43f aded 	beq.w	60fe <_vfprintf_r+0x14a2>
    6524:	e5e5      	b.n	60f2 <_vfprintf_r+0x1496>
    6526:	222d      	movs	r2, #45	; 0x2d
    6528:	425b      	negs	r3, r3
    652a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    652e:	e5c9      	b.n	60c4 <_vfprintf_r+0x1468>
    6530:	b977      	cbnz	r7, 6550 <_vfprintf_r+0x18f4>
    6532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6534:	f013 0f01 	tst.w	r3, #1
    6538:	d10a      	bne.n	6550 <_vfprintf_r+0x18f4>
    653a:	f04f 0c01 	mov.w	ip, #1
    653e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    6542:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    6546:	e5da      	b.n	60fe <_vfprintf_r+0x14a2>
    6548:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    654c:	3202      	adds	r2, #2
    654e:	e5c5      	b.n	60dc <_vfprintf_r+0x1480>
    6550:	3702      	adds	r7, #2
    6552:	2166      	movs	r1, #102	; 0x66
    6554:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    6558:	9710      	str	r7, [sp, #64]	; 0x40
    655a:	9116      	str	r1, [sp, #88]	; 0x58
    655c:	920c      	str	r2, [sp, #48]	; 0x30
    655e:	e5ce      	b.n	60fe <_vfprintf_r+0x14a2>
    6560:	0000a8cc 	.word	0x0000a8cc

00006564 <vfprintf>:
    6564:	b410      	push	{r4}
    6566:	f240 0484 	movw	r4, #132	; 0x84
    656a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    656e:	468c      	mov	ip, r1
    6570:	4613      	mov	r3, r2
    6572:	4601      	mov	r1, r0
    6574:	4662      	mov	r2, ip
    6576:	6820      	ldr	r0, [r4, #0]
    6578:	bc10      	pop	{r4}
    657a:	f7fe bb6f 	b.w	4c5c <_vfprintf_r>
    657e:	bf00      	nop

00006580 <__swsetup_r>:
    6580:	b570      	push	{r4, r5, r6, lr}
    6582:	f240 0584 	movw	r5, #132	; 0x84
    6586:	f2c2 0500 	movt	r5, #8192	; 0x2000
    658a:	4606      	mov	r6, r0
    658c:	460c      	mov	r4, r1
    658e:	6828      	ldr	r0, [r5, #0]
    6590:	b110      	cbz	r0, 6598 <__swsetup_r+0x18>
    6592:	6983      	ldr	r3, [r0, #24]
    6594:	2b00      	cmp	r3, #0
    6596:	d036      	beq.n	6606 <__swsetup_r+0x86>
    6598:	f64a 1330 	movw	r3, #43312	; 0xa930
    659c:	f2c0 0300 	movt	r3, #0
    65a0:	429c      	cmp	r4, r3
    65a2:	d038      	beq.n	6616 <__swsetup_r+0x96>
    65a4:	f64a 1350 	movw	r3, #43344	; 0xa950
    65a8:	f2c0 0300 	movt	r3, #0
    65ac:	429c      	cmp	r4, r3
    65ae:	d041      	beq.n	6634 <__swsetup_r+0xb4>
    65b0:	f64a 1370 	movw	r3, #43376	; 0xa970
    65b4:	f2c0 0300 	movt	r3, #0
    65b8:	429c      	cmp	r4, r3
    65ba:	bf04      	itt	eq
    65bc:	682b      	ldreq	r3, [r5, #0]
    65be:	68dc      	ldreq	r4, [r3, #12]
    65c0:	89a2      	ldrh	r2, [r4, #12]
    65c2:	4611      	mov	r1, r2
    65c4:	b293      	uxth	r3, r2
    65c6:	f013 0f08 	tst.w	r3, #8
    65ca:	4618      	mov	r0, r3
    65cc:	bf18      	it	ne
    65ce:	6922      	ldrne	r2, [r4, #16]
    65d0:	d033      	beq.n	663a <__swsetup_r+0xba>
    65d2:	b31a      	cbz	r2, 661c <__swsetup_r+0x9c>
    65d4:	f013 0101 	ands.w	r1, r3, #1
    65d8:	d007      	beq.n	65ea <__swsetup_r+0x6a>
    65da:	6963      	ldr	r3, [r4, #20]
    65dc:	2100      	movs	r1, #0
    65de:	60a1      	str	r1, [r4, #8]
    65e0:	425b      	negs	r3, r3
    65e2:	61a3      	str	r3, [r4, #24]
    65e4:	b142      	cbz	r2, 65f8 <__swsetup_r+0x78>
    65e6:	2000      	movs	r0, #0
    65e8:	bd70      	pop	{r4, r5, r6, pc}
    65ea:	f013 0f02 	tst.w	r3, #2
    65ee:	bf08      	it	eq
    65f0:	6961      	ldreq	r1, [r4, #20]
    65f2:	60a1      	str	r1, [r4, #8]
    65f4:	2a00      	cmp	r2, #0
    65f6:	d1f6      	bne.n	65e6 <__swsetup_r+0x66>
    65f8:	89a3      	ldrh	r3, [r4, #12]
    65fa:	f013 0f80 	tst.w	r3, #128	; 0x80
    65fe:	d0f2      	beq.n	65e6 <__swsetup_r+0x66>
    6600:	f04f 30ff 	mov.w	r0, #4294967295
    6604:	bd70      	pop	{r4, r5, r6, pc}
    6606:	f001 f98b 	bl	7920 <__sinit>
    660a:	f64a 1330 	movw	r3, #43312	; 0xa930
    660e:	f2c0 0300 	movt	r3, #0
    6612:	429c      	cmp	r4, r3
    6614:	d1c6      	bne.n	65a4 <__swsetup_r+0x24>
    6616:	682b      	ldr	r3, [r5, #0]
    6618:	685c      	ldr	r4, [r3, #4]
    661a:	e7d1      	b.n	65c0 <__swsetup_r+0x40>
    661c:	f403 7120 	and.w	r1, r3, #640	; 0x280
    6620:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    6624:	d0d6      	beq.n	65d4 <__swsetup_r+0x54>
    6626:	4630      	mov	r0, r6
    6628:	4621      	mov	r1, r4
    662a:	f001 fd01 	bl	8030 <__smakebuf_r>
    662e:	89a3      	ldrh	r3, [r4, #12]
    6630:	6922      	ldr	r2, [r4, #16]
    6632:	e7cf      	b.n	65d4 <__swsetup_r+0x54>
    6634:	682b      	ldr	r3, [r5, #0]
    6636:	689c      	ldr	r4, [r3, #8]
    6638:	e7c2      	b.n	65c0 <__swsetup_r+0x40>
    663a:	f013 0f10 	tst.w	r3, #16
    663e:	d0df      	beq.n	6600 <__swsetup_r+0x80>
    6640:	f013 0f04 	tst.w	r3, #4
    6644:	bf08      	it	eq
    6646:	6922      	ldreq	r2, [r4, #16]
    6648:	d017      	beq.n	667a <__swsetup_r+0xfa>
    664a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    664c:	b151      	cbz	r1, 6664 <__swsetup_r+0xe4>
    664e:	f104 0344 	add.w	r3, r4, #68	; 0x44
    6652:	4299      	cmp	r1, r3
    6654:	d003      	beq.n	665e <__swsetup_r+0xde>
    6656:	4630      	mov	r0, r6
    6658:	f001 f9e6 	bl	7a28 <_free_r>
    665c:	89a2      	ldrh	r2, [r4, #12]
    665e:	b290      	uxth	r0, r2
    6660:	2300      	movs	r3, #0
    6662:	6363      	str	r3, [r4, #52]	; 0x34
    6664:	6922      	ldr	r2, [r4, #16]
    6666:	f64f 71db 	movw	r1, #65499	; 0xffdb
    666a:	f2c0 0100 	movt	r1, #0
    666e:	2300      	movs	r3, #0
    6670:	ea00 0101 	and.w	r1, r0, r1
    6674:	6063      	str	r3, [r4, #4]
    6676:	81a1      	strh	r1, [r4, #12]
    6678:	6022      	str	r2, [r4, #0]
    667a:	f041 0308 	orr.w	r3, r1, #8
    667e:	81a3      	strh	r3, [r4, #12]
    6680:	b29b      	uxth	r3, r3
    6682:	e7a6      	b.n	65d2 <__swsetup_r+0x52>
    6684:	0000      	lsls	r0, r0, #0
	...

00006688 <quorem>:
    6688:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    668c:	6903      	ldr	r3, [r0, #16]
    668e:	690e      	ldr	r6, [r1, #16]
    6690:	4682      	mov	sl, r0
    6692:	4689      	mov	r9, r1
    6694:	429e      	cmp	r6, r3
    6696:	f300 8083 	bgt.w	67a0 <quorem+0x118>
    669a:	1cf2      	adds	r2, r6, #3
    669c:	f101 0514 	add.w	r5, r1, #20
    66a0:	f100 0414 	add.w	r4, r0, #20
    66a4:	3e01      	subs	r6, #1
    66a6:	0092      	lsls	r2, r2, #2
    66a8:	188b      	adds	r3, r1, r2
    66aa:	1812      	adds	r2, r2, r0
    66ac:	f103 0804 	add.w	r8, r3, #4
    66b0:	6859      	ldr	r1, [r3, #4]
    66b2:	6850      	ldr	r0, [r2, #4]
    66b4:	3101      	adds	r1, #1
    66b6:	f003 fa8b 	bl	9bd0 <__aeabi_uidiv>
    66ba:	4607      	mov	r7, r0
    66bc:	2800      	cmp	r0, #0
    66be:	d039      	beq.n	6734 <quorem+0xac>
    66c0:	2300      	movs	r3, #0
    66c2:	469c      	mov	ip, r3
    66c4:	461a      	mov	r2, r3
    66c6:	58e9      	ldr	r1, [r5, r3]
    66c8:	58e0      	ldr	r0, [r4, r3]
    66ca:	fa1f fe81 	uxth.w	lr, r1
    66ce:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    66d2:	b281      	uxth	r1, r0
    66d4:	fb0e ce07 	mla	lr, lr, r7, ip
    66d8:	1851      	adds	r1, r2, r1
    66da:	fb0b fc07 	mul.w	ip, fp, r7
    66de:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    66e2:	fa1f fe8e 	uxth.w	lr, lr
    66e6:	ebce 0101 	rsb	r1, lr, r1
    66ea:	fa1f f28c 	uxth.w	r2, ip
    66ee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    66f2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    66f6:	fa1f fe81 	uxth.w	lr, r1
    66fa:	eb02 4221 	add.w	r2, r2, r1, asr #16
    66fe:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    6702:	50e1      	str	r1, [r4, r3]
    6704:	3304      	adds	r3, #4
    6706:	1412      	asrs	r2, r2, #16
    6708:	1959      	adds	r1, r3, r5
    670a:	4588      	cmp	r8, r1
    670c:	d2db      	bcs.n	66c6 <quorem+0x3e>
    670e:	1d32      	adds	r2, r6, #4
    6710:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    6714:	6859      	ldr	r1, [r3, #4]
    6716:	b969      	cbnz	r1, 6734 <quorem+0xac>
    6718:	429c      	cmp	r4, r3
    671a:	d209      	bcs.n	6730 <quorem+0xa8>
    671c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    6720:	b112      	cbz	r2, 6728 <quorem+0xa0>
    6722:	e005      	b.n	6730 <quorem+0xa8>
    6724:	681a      	ldr	r2, [r3, #0]
    6726:	b91a      	cbnz	r2, 6730 <quorem+0xa8>
    6728:	3b04      	subs	r3, #4
    672a:	3e01      	subs	r6, #1
    672c:	429c      	cmp	r4, r3
    672e:	d3f9      	bcc.n	6724 <quorem+0x9c>
    6730:	f8ca 6010 	str.w	r6, [sl, #16]
    6734:	4649      	mov	r1, r9
    6736:	4650      	mov	r0, sl
    6738:	f002 f97e 	bl	8a38 <__mcmp>
    673c:	2800      	cmp	r0, #0
    673e:	db2c      	blt.n	679a <quorem+0x112>
    6740:	2300      	movs	r3, #0
    6742:	3701      	adds	r7, #1
    6744:	469c      	mov	ip, r3
    6746:	58ea      	ldr	r2, [r5, r3]
    6748:	58e0      	ldr	r0, [r4, r3]
    674a:	b291      	uxth	r1, r2
    674c:	0c12      	lsrs	r2, r2, #16
    674e:	fa1f f980 	uxth.w	r9, r0
    6752:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    6756:	ebc1 0109 	rsb	r1, r1, r9
    675a:	4461      	add	r1, ip
    675c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    6760:	b289      	uxth	r1, r1
    6762:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    6766:	50e1      	str	r1, [r4, r3]
    6768:	3304      	adds	r3, #4
    676a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    676e:	195a      	adds	r2, r3, r5
    6770:	4590      	cmp	r8, r2
    6772:	d2e8      	bcs.n	6746 <quorem+0xbe>
    6774:	1d32      	adds	r2, r6, #4
    6776:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    677a:	6859      	ldr	r1, [r3, #4]
    677c:	b969      	cbnz	r1, 679a <quorem+0x112>
    677e:	429c      	cmp	r4, r3
    6780:	d209      	bcs.n	6796 <quorem+0x10e>
    6782:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    6786:	b112      	cbz	r2, 678e <quorem+0x106>
    6788:	e005      	b.n	6796 <quorem+0x10e>
    678a:	681a      	ldr	r2, [r3, #0]
    678c:	b91a      	cbnz	r2, 6796 <quorem+0x10e>
    678e:	3b04      	subs	r3, #4
    6790:	3e01      	subs	r6, #1
    6792:	429c      	cmp	r4, r3
    6794:	d3f9      	bcc.n	678a <quorem+0x102>
    6796:	f8ca 6010 	str.w	r6, [sl, #16]
    679a:	4638      	mov	r0, r7
    679c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    67a0:	2000      	movs	r0, #0
    67a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    67a6:	bf00      	nop

000067a8 <_dtoa_r>:
    67a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    67ac:	6a46      	ldr	r6, [r0, #36]	; 0x24
    67ae:	b0a1      	sub	sp, #132	; 0x84
    67b0:	4604      	mov	r4, r0
    67b2:	4690      	mov	r8, r2
    67b4:	4699      	mov	r9, r3
    67b6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    67b8:	2e00      	cmp	r6, #0
    67ba:	f000 8423 	beq.w	7004 <_dtoa_r+0x85c>
    67be:	6832      	ldr	r2, [r6, #0]
    67c0:	b182      	cbz	r2, 67e4 <_dtoa_r+0x3c>
    67c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    67c4:	f04f 0c01 	mov.w	ip, #1
    67c8:	6876      	ldr	r6, [r6, #4]
    67ca:	4620      	mov	r0, r4
    67cc:	680b      	ldr	r3, [r1, #0]
    67ce:	6056      	str	r6, [r2, #4]
    67d0:	684a      	ldr	r2, [r1, #4]
    67d2:	4619      	mov	r1, r3
    67d4:	fa0c f202 	lsl.w	r2, ip, r2
    67d8:	609a      	str	r2, [r3, #8]
    67da:	f002 fa67 	bl	8cac <_Bfree>
    67de:	6a63      	ldr	r3, [r4, #36]	; 0x24
    67e0:	2200      	movs	r2, #0
    67e2:	601a      	str	r2, [r3, #0]
    67e4:	f1b9 0600 	subs.w	r6, r9, #0
    67e8:	db38      	blt.n	685c <_dtoa_r+0xb4>
    67ea:	2300      	movs	r3, #0
    67ec:	602b      	str	r3, [r5, #0]
    67ee:	f240 0300 	movw	r3, #0
    67f2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    67f6:	461a      	mov	r2, r3
    67f8:	ea06 0303 	and.w	r3, r6, r3
    67fc:	4293      	cmp	r3, r2
    67fe:	d017      	beq.n	6830 <_dtoa_r+0x88>
    6800:	2200      	movs	r2, #0
    6802:	2300      	movs	r3, #0
    6804:	4640      	mov	r0, r8
    6806:	4649      	mov	r1, r9
    6808:	e9cd 8906 	strd	r8, r9, [sp, #24]
    680c:	f003 fb74 	bl	9ef8 <__aeabi_dcmpeq>
    6810:	2800      	cmp	r0, #0
    6812:	d029      	beq.n	6868 <_dtoa_r+0xc0>
    6814:	982c      	ldr	r0, [sp, #176]	; 0xb0
    6816:	2301      	movs	r3, #1
    6818:	992e      	ldr	r1, [sp, #184]	; 0xb8
    681a:	6003      	str	r3, [r0, #0]
    681c:	2900      	cmp	r1, #0
    681e:	f000 80d0 	beq.w	69c2 <_dtoa_r+0x21a>
    6822:	4b79      	ldr	r3, [pc, #484]	; (6a08 <_dtoa_r+0x260>)
    6824:	1e58      	subs	r0, r3, #1
    6826:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    6828:	6013      	str	r3, [r2, #0]
    682a:	b021      	add	sp, #132	; 0x84
    682c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6830:	982c      	ldr	r0, [sp, #176]	; 0xb0
    6832:	f242 730f 	movw	r3, #9999	; 0x270f
    6836:	6003      	str	r3, [r0, #0]
    6838:	f1b8 0f00 	cmp.w	r8, #0
    683c:	f000 8095 	beq.w	696a <_dtoa_r+0x1c2>
    6840:	f64a 102c 	movw	r0, #43308	; 0xa92c
    6844:	f2c0 0000 	movt	r0, #0
    6848:	992e      	ldr	r1, [sp, #184]	; 0xb8
    684a:	2900      	cmp	r1, #0
    684c:	d0ed      	beq.n	682a <_dtoa_r+0x82>
    684e:	78c2      	ldrb	r2, [r0, #3]
    6850:	1cc3      	adds	r3, r0, #3
    6852:	2a00      	cmp	r2, #0
    6854:	d0e7      	beq.n	6826 <_dtoa_r+0x7e>
    6856:	f100 0308 	add.w	r3, r0, #8
    685a:	e7e4      	b.n	6826 <_dtoa_r+0x7e>
    685c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    6860:	2301      	movs	r3, #1
    6862:	46b1      	mov	r9, r6
    6864:	602b      	str	r3, [r5, #0]
    6866:	e7c2      	b.n	67ee <_dtoa_r+0x46>
    6868:	4620      	mov	r0, r4
    686a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    686e:	a91e      	add	r1, sp, #120	; 0x78
    6870:	9100      	str	r1, [sp, #0]
    6872:	a91f      	add	r1, sp, #124	; 0x7c
    6874:	9101      	str	r1, [sp, #4]
    6876:	f002 fa6b 	bl	8d50 <__d2b>
    687a:	f3c6 550a 	ubfx	r5, r6, #20, #11
    687e:	4683      	mov	fp, r0
    6880:	2d00      	cmp	r5, #0
    6882:	d07e      	beq.n	6982 <_dtoa_r+0x1da>
    6884:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6888:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    688c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    688e:	3d07      	subs	r5, #7
    6890:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    6894:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    6898:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    689c:	2300      	movs	r3, #0
    689e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    68a2:	9319      	str	r3, [sp, #100]	; 0x64
    68a4:	f240 0300 	movw	r3, #0
    68a8:	2200      	movs	r2, #0
    68aa:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    68ae:	f7fd fbad 	bl	400c <__aeabi_dsub>
    68b2:	a34f      	add	r3, pc, #316	; (adr r3, 69f0 <_dtoa_r+0x248>)
    68b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    68b8:	f7fd fd5c 	bl	4374 <__aeabi_dmul>
    68bc:	a34e      	add	r3, pc, #312	; (adr r3, 69f8 <_dtoa_r+0x250>)
    68be:	e9d3 2300 	ldrd	r2, r3, [r3]
    68c2:	f7fd fba5 	bl	4010 <__adddf3>
    68c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    68ca:	4628      	mov	r0, r5
    68cc:	f7fd fcec 	bl	42a8 <__aeabi_i2d>
    68d0:	a34b      	add	r3, pc, #300	; (adr r3, 6a00 <_dtoa_r+0x258>)
    68d2:	e9d3 2300 	ldrd	r2, r3, [r3]
    68d6:	f7fd fd4d 	bl	4374 <__aeabi_dmul>
    68da:	4602      	mov	r2, r0
    68dc:	460b      	mov	r3, r1
    68de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    68e2:	f7fd fb95 	bl	4010 <__adddf3>
    68e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    68ea:	f7fd ff55 	bl	4798 <__aeabi_d2iz>
    68ee:	2200      	movs	r2, #0
    68f0:	2300      	movs	r3, #0
    68f2:	4606      	mov	r6, r0
    68f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    68f8:	f003 fb08 	bl	9f0c <__aeabi_dcmplt>
    68fc:	b140      	cbz	r0, 6910 <_dtoa_r+0x168>
    68fe:	4630      	mov	r0, r6
    6900:	f7fd fcd2 	bl	42a8 <__aeabi_i2d>
    6904:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    6908:	f003 faf6 	bl	9ef8 <__aeabi_dcmpeq>
    690c:	b900      	cbnz	r0, 6910 <_dtoa_r+0x168>
    690e:	3e01      	subs	r6, #1
    6910:	2e16      	cmp	r6, #22
    6912:	d95b      	bls.n	69cc <_dtoa_r+0x224>
    6914:	2301      	movs	r3, #1
    6916:	9318      	str	r3, [sp, #96]	; 0x60
    6918:	3f01      	subs	r7, #1
    691a:	ebb7 0a05 	subs.w	sl, r7, r5
    691e:	bf42      	ittt	mi
    6920:	f1ca 0a00 	rsbmi	sl, sl, #0
    6924:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    6928:	f04f 0a00 	movmi.w	sl, #0
    692c:	d401      	bmi.n	6932 <_dtoa_r+0x18a>
    692e:	2200      	movs	r2, #0
    6930:	920f      	str	r2, [sp, #60]	; 0x3c
    6932:	2e00      	cmp	r6, #0
    6934:	f2c0 8371 	blt.w	701a <_dtoa_r+0x872>
    6938:	44b2      	add	sl, r6
    693a:	2300      	movs	r3, #0
    693c:	9617      	str	r6, [sp, #92]	; 0x5c
    693e:	9315      	str	r3, [sp, #84]	; 0x54
    6940:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    6942:	2b09      	cmp	r3, #9
    6944:	d862      	bhi.n	6a0c <_dtoa_r+0x264>
    6946:	2b05      	cmp	r3, #5
    6948:	f340 8677 	ble.w	763a <_dtoa_r+0xe92>
    694c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    694e:	2700      	movs	r7, #0
    6950:	3804      	subs	r0, #4
    6952:	902a      	str	r0, [sp, #168]	; 0xa8
    6954:	992a      	ldr	r1, [sp, #168]	; 0xa8
    6956:	1e8b      	subs	r3, r1, #2
    6958:	2b03      	cmp	r3, #3
    695a:	f200 83dd 	bhi.w	7118 <_dtoa_r+0x970>
    695e:	e8df f013 	tbh	[pc, r3, lsl #1]
    6962:	03a5      	.short	0x03a5
    6964:	03d503d8 	.word	0x03d503d8
    6968:	03c4      	.short	0x03c4
    696a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    696e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    6972:	2e00      	cmp	r6, #0
    6974:	f47f af64 	bne.w	6840 <_dtoa_r+0x98>
    6978:	f64a 1020 	movw	r0, #43296	; 0xa920
    697c:	f2c0 0000 	movt	r0, #0
    6980:	e762      	b.n	6848 <_dtoa_r+0xa0>
    6982:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    6984:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    6986:	18fb      	adds	r3, r7, r3
    6988:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    698c:	1c9d      	adds	r5, r3, #2
    698e:	2d20      	cmp	r5, #32
    6990:	bfdc      	itt	le
    6992:	f1c5 0020 	rsble	r0, r5, #32
    6996:	fa08 f000 	lslle.w	r0, r8, r0
    699a:	dd08      	ble.n	69ae <_dtoa_r+0x206>
    699c:	3b1e      	subs	r3, #30
    699e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    69a2:	fa16 f202 	lsls.w	r2, r6, r2
    69a6:	fa28 f303 	lsr.w	r3, r8, r3
    69aa:	ea42 0003 	orr.w	r0, r2, r3
    69ae:	f7fd fc6b 	bl	4288 <__aeabi_ui2d>
    69b2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    69b6:	2201      	movs	r2, #1
    69b8:	3d03      	subs	r5, #3
    69ba:	9219      	str	r2, [sp, #100]	; 0x64
    69bc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    69c0:	e770      	b.n	68a4 <_dtoa_r+0xfc>
    69c2:	f64a 101c 	movw	r0, #43292	; 0xa91c
    69c6:	f2c0 0000 	movt	r0, #0
    69ca:	e72e      	b.n	682a <_dtoa_r+0x82>
    69cc:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
    69d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    69d4:	f2c0 0300 	movt	r3, #0
    69d8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    69dc:	e9d3 2300 	ldrd	r2, r3, [r3]
    69e0:	f003 fa94 	bl	9f0c <__aeabi_dcmplt>
    69e4:	2800      	cmp	r0, #0
    69e6:	f040 8320 	bne.w	702a <_dtoa_r+0x882>
    69ea:	9018      	str	r0, [sp, #96]	; 0x60
    69ec:	e794      	b.n	6918 <_dtoa_r+0x170>
    69ee:	bf00      	nop
    69f0:	636f4361 	.word	0x636f4361
    69f4:	3fd287a7 	.word	0x3fd287a7
    69f8:	8b60c8b3 	.word	0x8b60c8b3
    69fc:	3fc68a28 	.word	0x3fc68a28
    6a00:	509f79fb 	.word	0x509f79fb
    6a04:	3fd34413 	.word	0x3fd34413
    6a08:	0000a91d 	.word	0x0000a91d
    6a0c:	2300      	movs	r3, #0
    6a0e:	f04f 30ff 	mov.w	r0, #4294967295
    6a12:	461f      	mov	r7, r3
    6a14:	2101      	movs	r1, #1
    6a16:	932a      	str	r3, [sp, #168]	; 0xa8
    6a18:	9011      	str	r0, [sp, #68]	; 0x44
    6a1a:	9116      	str	r1, [sp, #88]	; 0x58
    6a1c:	9008      	str	r0, [sp, #32]
    6a1e:	932b      	str	r3, [sp, #172]	; 0xac
    6a20:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6a22:	2300      	movs	r3, #0
    6a24:	606b      	str	r3, [r5, #4]
    6a26:	4620      	mov	r0, r4
    6a28:	6869      	ldr	r1, [r5, #4]
    6a2a:	f002 f95b 	bl	8ce4 <_Balloc>
    6a2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6a30:	6028      	str	r0, [r5, #0]
    6a32:	681b      	ldr	r3, [r3, #0]
    6a34:	9310      	str	r3, [sp, #64]	; 0x40
    6a36:	2f00      	cmp	r7, #0
    6a38:	f000 815b 	beq.w	6cf2 <_dtoa_r+0x54a>
    6a3c:	2e00      	cmp	r6, #0
    6a3e:	f340 842a 	ble.w	7296 <_dtoa_r+0xaee>
    6a42:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
    6a46:	f006 020f 	and.w	r2, r6, #15
    6a4a:	f2c0 0300 	movt	r3, #0
    6a4e:	1135      	asrs	r5, r6, #4
    6a50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6a54:	f015 0f10 	tst.w	r5, #16
    6a58:	e9d3 0100 	ldrd	r0, r1, [r3]
    6a5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6a60:	f000 82e7 	beq.w	7032 <_dtoa_r+0x88a>
    6a64:	f64a 23b0 	movw	r3, #43696	; 0xaab0
    6a68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6a6c:	f2c0 0300 	movt	r3, #0
    6a70:	f005 050f 	and.w	r5, r5, #15
    6a74:	f04f 0803 	mov.w	r8, #3
    6a78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    6a7c:	f7fd fda4 	bl	45c8 <__aeabi_ddiv>
    6a80:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    6a84:	b1bd      	cbz	r5, 6ab6 <_dtoa_r+0x30e>
    6a86:	f64a 27b0 	movw	r7, #43696	; 0xaab0
    6a8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6a8e:	f2c0 0700 	movt	r7, #0
    6a92:	f015 0f01 	tst.w	r5, #1
    6a96:	4610      	mov	r0, r2
    6a98:	4619      	mov	r1, r3
    6a9a:	d007      	beq.n	6aac <_dtoa_r+0x304>
    6a9c:	e9d7 2300 	ldrd	r2, r3, [r7]
    6aa0:	f108 0801 	add.w	r8, r8, #1
    6aa4:	f7fd fc66 	bl	4374 <__aeabi_dmul>
    6aa8:	4602      	mov	r2, r0
    6aaa:	460b      	mov	r3, r1
    6aac:	3708      	adds	r7, #8
    6aae:	106d      	asrs	r5, r5, #1
    6ab0:	d1ef      	bne.n	6a92 <_dtoa_r+0x2ea>
    6ab2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    6ab6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6aba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    6abe:	f7fd fd83 	bl	45c8 <__aeabi_ddiv>
    6ac2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6ac6:	9918      	ldr	r1, [sp, #96]	; 0x60
    6ac8:	2900      	cmp	r1, #0
    6aca:	f000 80de 	beq.w	6c8a <_dtoa_r+0x4e2>
    6ace:	f240 0300 	movw	r3, #0
    6ad2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6ad6:	2200      	movs	r2, #0
    6ad8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    6adc:	f04f 0500 	mov.w	r5, #0
    6ae0:	f003 fa14 	bl	9f0c <__aeabi_dcmplt>
    6ae4:	b108      	cbz	r0, 6aea <_dtoa_r+0x342>
    6ae6:	f04f 0501 	mov.w	r5, #1
    6aea:	9a08      	ldr	r2, [sp, #32]
    6aec:	2a00      	cmp	r2, #0
    6aee:	bfd4      	ite	le
    6af0:	2500      	movle	r5, #0
    6af2:	f005 0501 	andgt.w	r5, r5, #1
    6af6:	2d00      	cmp	r5, #0
    6af8:	f000 80c7 	beq.w	6c8a <_dtoa_r+0x4e2>
    6afc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6afe:	2b00      	cmp	r3, #0
    6b00:	f340 80f5 	ble.w	6cee <_dtoa_r+0x546>
    6b04:	f240 0300 	movw	r3, #0
    6b08:	2200      	movs	r2, #0
    6b0a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6b0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6b12:	f7fd fc2f 	bl	4374 <__aeabi_dmul>
    6b16:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6b1a:	f108 0001 	add.w	r0, r8, #1
    6b1e:	1e71      	subs	r1, r6, #1
    6b20:	9112      	str	r1, [sp, #72]	; 0x48
    6b22:	f7fd fbc1 	bl	42a8 <__aeabi_i2d>
    6b26:	4602      	mov	r2, r0
    6b28:	460b      	mov	r3, r1
    6b2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6b2e:	f7fd fc21 	bl	4374 <__aeabi_dmul>
    6b32:	f240 0300 	movw	r3, #0
    6b36:	2200      	movs	r2, #0
    6b38:	f2c4 031c 	movt	r3, #16412	; 0x401c
    6b3c:	f7fd fa68 	bl	4010 <__adddf3>
    6b40:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    6b44:	4680      	mov	r8, r0
    6b46:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    6b4a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6b4c:	2b00      	cmp	r3, #0
    6b4e:	f000 83ad 	beq.w	72ac <_dtoa_r+0xb04>
    6b52:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
    6b56:	f240 0100 	movw	r1, #0
    6b5a:	f2c0 0300 	movt	r3, #0
    6b5e:	2000      	movs	r0, #0
    6b60:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    6b64:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    6b68:	f8cd c00c 	str.w	ip, [sp, #12]
    6b6c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    6b70:	f7fd fd2a 	bl	45c8 <__aeabi_ddiv>
    6b74:	4642      	mov	r2, r8
    6b76:	464b      	mov	r3, r9
    6b78:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6b7a:	f7fd fa47 	bl	400c <__aeabi_dsub>
    6b7e:	4680      	mov	r8, r0
    6b80:	4689      	mov	r9, r1
    6b82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6b86:	f7fd fe07 	bl	4798 <__aeabi_d2iz>
    6b8a:	4607      	mov	r7, r0
    6b8c:	f7fd fb8c 	bl	42a8 <__aeabi_i2d>
    6b90:	4602      	mov	r2, r0
    6b92:	460b      	mov	r3, r1
    6b94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6b98:	f7fd fa38 	bl	400c <__aeabi_dsub>
    6b9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    6ba0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6ba4:	4640      	mov	r0, r8
    6ba6:	f805 3b01 	strb.w	r3, [r5], #1
    6baa:	4649      	mov	r1, r9
    6bac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6bb0:	f003 f9ca 	bl	9f48 <__aeabi_dcmpgt>
    6bb4:	2800      	cmp	r0, #0
    6bb6:	f040 8213 	bne.w	6fe0 <_dtoa_r+0x838>
    6bba:	f240 0100 	movw	r1, #0
    6bbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6bc2:	2000      	movs	r0, #0
    6bc4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    6bc8:	f7fd fa20 	bl	400c <__aeabi_dsub>
    6bcc:	4602      	mov	r2, r0
    6bce:	460b      	mov	r3, r1
    6bd0:	4640      	mov	r0, r8
    6bd2:	4649      	mov	r1, r9
    6bd4:	f003 f9b8 	bl	9f48 <__aeabi_dcmpgt>
    6bd8:	f8dd c00c 	ldr.w	ip, [sp, #12]
    6bdc:	2800      	cmp	r0, #0
    6bde:	f040 83e7 	bne.w	73b0 <_dtoa_r+0xc08>
    6be2:	f1bc 0f01 	cmp.w	ip, #1
    6be6:	f340 8082 	ble.w	6cee <_dtoa_r+0x546>
    6bea:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    6bee:	2701      	movs	r7, #1
    6bf0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    6bf4:	961d      	str	r6, [sp, #116]	; 0x74
    6bf6:	4666      	mov	r6, ip
    6bf8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    6bfc:	940c      	str	r4, [sp, #48]	; 0x30
    6bfe:	e010      	b.n	6c22 <_dtoa_r+0x47a>
    6c00:	f240 0100 	movw	r1, #0
    6c04:	2000      	movs	r0, #0
    6c06:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    6c0a:	f7fd f9ff 	bl	400c <__aeabi_dsub>
    6c0e:	4642      	mov	r2, r8
    6c10:	464b      	mov	r3, r9
    6c12:	f003 f97b 	bl	9f0c <__aeabi_dcmplt>
    6c16:	2800      	cmp	r0, #0
    6c18:	f040 83c7 	bne.w	73aa <_dtoa_r+0xc02>
    6c1c:	42b7      	cmp	r7, r6
    6c1e:	f280 848b 	bge.w	7538 <_dtoa_r+0xd90>
    6c22:	f240 0300 	movw	r3, #0
    6c26:	4640      	mov	r0, r8
    6c28:	4649      	mov	r1, r9
    6c2a:	2200      	movs	r2, #0
    6c2c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6c30:	3501      	adds	r5, #1
    6c32:	f7fd fb9f 	bl	4374 <__aeabi_dmul>
    6c36:	f240 0300 	movw	r3, #0
    6c3a:	2200      	movs	r2, #0
    6c3c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6c40:	4680      	mov	r8, r0
    6c42:	4689      	mov	r9, r1
    6c44:	4650      	mov	r0, sl
    6c46:	4659      	mov	r1, fp
    6c48:	f7fd fb94 	bl	4374 <__aeabi_dmul>
    6c4c:	468b      	mov	fp, r1
    6c4e:	4682      	mov	sl, r0
    6c50:	f7fd fda2 	bl	4798 <__aeabi_d2iz>
    6c54:	4604      	mov	r4, r0
    6c56:	f7fd fb27 	bl	42a8 <__aeabi_i2d>
    6c5a:	3430      	adds	r4, #48	; 0x30
    6c5c:	4602      	mov	r2, r0
    6c5e:	460b      	mov	r3, r1
    6c60:	4650      	mov	r0, sl
    6c62:	4659      	mov	r1, fp
    6c64:	f7fd f9d2 	bl	400c <__aeabi_dsub>
    6c68:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6c6a:	464b      	mov	r3, r9
    6c6c:	55d4      	strb	r4, [r2, r7]
    6c6e:	4642      	mov	r2, r8
    6c70:	3701      	adds	r7, #1
    6c72:	4682      	mov	sl, r0
    6c74:	468b      	mov	fp, r1
    6c76:	f003 f949 	bl	9f0c <__aeabi_dcmplt>
    6c7a:	4652      	mov	r2, sl
    6c7c:	465b      	mov	r3, fp
    6c7e:	2800      	cmp	r0, #0
    6c80:	d0be      	beq.n	6c00 <_dtoa_r+0x458>
    6c82:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    6c86:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6c88:	e1aa      	b.n	6fe0 <_dtoa_r+0x838>
    6c8a:	4640      	mov	r0, r8
    6c8c:	f7fd fb0c 	bl	42a8 <__aeabi_i2d>
    6c90:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6c94:	f7fd fb6e 	bl	4374 <__aeabi_dmul>
    6c98:	f240 0300 	movw	r3, #0
    6c9c:	2200      	movs	r2, #0
    6c9e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    6ca2:	f7fd f9b5 	bl	4010 <__adddf3>
    6ca6:	9a08      	ldr	r2, [sp, #32]
    6ca8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    6cac:	4680      	mov	r8, r0
    6cae:	46a9      	mov	r9, r5
    6cb0:	2a00      	cmp	r2, #0
    6cb2:	f040 82ec 	bne.w	728e <_dtoa_r+0xae6>
    6cb6:	f240 0300 	movw	r3, #0
    6cba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6cbe:	2200      	movs	r2, #0
    6cc0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    6cc4:	f7fd f9a2 	bl	400c <__aeabi_dsub>
    6cc8:	4642      	mov	r2, r8
    6cca:	462b      	mov	r3, r5
    6ccc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6cd0:	f003 f93a 	bl	9f48 <__aeabi_dcmpgt>
    6cd4:	2800      	cmp	r0, #0
    6cd6:	f040 824a 	bne.w	716e <_dtoa_r+0x9c6>
    6cda:	4642      	mov	r2, r8
    6cdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6ce0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    6ce4:	f003 f912 	bl	9f0c <__aeabi_dcmplt>
    6ce8:	2800      	cmp	r0, #0
    6cea:	f040 81d5 	bne.w	7098 <_dtoa_r+0x8f0>
    6cee:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    6cf2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    6cf4:	ea6f 0703 	mvn.w	r7, r3
    6cf8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    6cfc:	2e0e      	cmp	r6, #14
    6cfe:	bfcc      	ite	gt
    6d00:	2700      	movgt	r7, #0
    6d02:	f007 0701 	andle.w	r7, r7, #1
    6d06:	2f00      	cmp	r7, #0
    6d08:	f000 80b7 	beq.w	6e7a <_dtoa_r+0x6d2>
    6d0c:	982b      	ldr	r0, [sp, #172]	; 0xac
    6d0e:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
    6d12:	f2c0 0300 	movt	r3, #0
    6d16:	9908      	ldr	r1, [sp, #32]
    6d18:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    6d1c:	0fc2      	lsrs	r2, r0, #31
    6d1e:	2900      	cmp	r1, #0
    6d20:	bfcc      	ite	gt
    6d22:	2200      	movgt	r2, #0
    6d24:	f002 0201 	andle.w	r2, r2, #1
    6d28:	e9d3 0100 	ldrd	r0, r1, [r3]
    6d2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    6d30:	2a00      	cmp	r2, #0
    6d32:	f040 81a0 	bne.w	7076 <_dtoa_r+0x8ce>
    6d36:	4602      	mov	r2, r0
    6d38:	460b      	mov	r3, r1
    6d3a:	4640      	mov	r0, r8
    6d3c:	4649      	mov	r1, r9
    6d3e:	f7fd fc43 	bl	45c8 <__aeabi_ddiv>
    6d42:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6d44:	f7fd fd28 	bl	4798 <__aeabi_d2iz>
    6d48:	4682      	mov	sl, r0
    6d4a:	f7fd faad 	bl	42a8 <__aeabi_i2d>
    6d4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6d52:	f7fd fb0f 	bl	4374 <__aeabi_dmul>
    6d56:	4602      	mov	r2, r0
    6d58:	460b      	mov	r3, r1
    6d5a:	4640      	mov	r0, r8
    6d5c:	4649      	mov	r1, r9
    6d5e:	f7fd f955 	bl	400c <__aeabi_dsub>
    6d62:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    6d66:	f805 3b01 	strb.w	r3, [r5], #1
    6d6a:	9a08      	ldr	r2, [sp, #32]
    6d6c:	2a01      	cmp	r2, #1
    6d6e:	4680      	mov	r8, r0
    6d70:	4689      	mov	r9, r1
    6d72:	d052      	beq.n	6e1a <_dtoa_r+0x672>
    6d74:	f240 0300 	movw	r3, #0
    6d78:	2200      	movs	r2, #0
    6d7a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6d7e:	f7fd faf9 	bl	4374 <__aeabi_dmul>
    6d82:	2200      	movs	r2, #0
    6d84:	2300      	movs	r3, #0
    6d86:	e9cd 0106 	strd	r0, r1, [sp, #24]
    6d8a:	f003 f8b5 	bl	9ef8 <__aeabi_dcmpeq>
    6d8e:	2800      	cmp	r0, #0
    6d90:	f040 81eb 	bne.w	716a <_dtoa_r+0x9c2>
    6d94:	9810      	ldr	r0, [sp, #64]	; 0x40
    6d96:	f04f 0801 	mov.w	r8, #1
    6d9a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    6d9e:	46a3      	mov	fp, r4
    6da0:	1c87      	adds	r7, r0, #2
    6da2:	960f      	str	r6, [sp, #60]	; 0x3c
    6da4:	f8dd 9020 	ldr.w	r9, [sp, #32]
    6da8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    6dac:	e00a      	b.n	6dc4 <_dtoa_r+0x61c>
    6dae:	f7fd fae1 	bl	4374 <__aeabi_dmul>
    6db2:	2200      	movs	r2, #0
    6db4:	2300      	movs	r3, #0
    6db6:	4604      	mov	r4, r0
    6db8:	460d      	mov	r5, r1
    6dba:	f003 f89d 	bl	9ef8 <__aeabi_dcmpeq>
    6dbe:	2800      	cmp	r0, #0
    6dc0:	f040 81ce 	bne.w	7160 <_dtoa_r+0x9b8>
    6dc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6dc8:	4620      	mov	r0, r4
    6dca:	4629      	mov	r1, r5
    6dcc:	f108 0801 	add.w	r8, r8, #1
    6dd0:	f7fd fbfa 	bl	45c8 <__aeabi_ddiv>
    6dd4:	463e      	mov	r6, r7
    6dd6:	f7fd fcdf 	bl	4798 <__aeabi_d2iz>
    6dda:	4682      	mov	sl, r0
    6ddc:	f7fd fa64 	bl	42a8 <__aeabi_i2d>
    6de0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6de4:	f7fd fac6 	bl	4374 <__aeabi_dmul>
    6de8:	4602      	mov	r2, r0
    6dea:	460b      	mov	r3, r1
    6dec:	4620      	mov	r0, r4
    6dee:	4629      	mov	r1, r5
    6df0:	f7fd f90c 	bl	400c <__aeabi_dsub>
    6df4:	2200      	movs	r2, #0
    6df6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    6dfa:	f807 cc01 	strb.w	ip, [r7, #-1]
    6dfe:	3701      	adds	r7, #1
    6e00:	45c1      	cmp	r9, r8
    6e02:	f240 0300 	movw	r3, #0
    6e06:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6e0a:	d1d0      	bne.n	6dae <_dtoa_r+0x606>
    6e0c:	4635      	mov	r5, r6
    6e0e:	465c      	mov	r4, fp
    6e10:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6e12:	4680      	mov	r8, r0
    6e14:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    6e18:	4689      	mov	r9, r1
    6e1a:	4642      	mov	r2, r8
    6e1c:	464b      	mov	r3, r9
    6e1e:	4640      	mov	r0, r8
    6e20:	4649      	mov	r1, r9
    6e22:	f7fd f8f5 	bl	4010 <__adddf3>
    6e26:	4680      	mov	r8, r0
    6e28:	4689      	mov	r9, r1
    6e2a:	4642      	mov	r2, r8
    6e2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    6e30:	464b      	mov	r3, r9
    6e32:	f003 f86b 	bl	9f0c <__aeabi_dcmplt>
    6e36:	b960      	cbnz	r0, 6e52 <_dtoa_r+0x6aa>
    6e38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    6e3c:	4642      	mov	r2, r8
    6e3e:	464b      	mov	r3, r9
    6e40:	f003 f85a 	bl	9ef8 <__aeabi_dcmpeq>
    6e44:	2800      	cmp	r0, #0
    6e46:	f000 8190 	beq.w	716a <_dtoa_r+0x9c2>
    6e4a:	f01a 0f01 	tst.w	sl, #1
    6e4e:	f000 818c 	beq.w	716a <_dtoa_r+0x9c2>
    6e52:	9910      	ldr	r1, [sp, #64]	; 0x40
    6e54:	e000      	b.n	6e58 <_dtoa_r+0x6b0>
    6e56:	461d      	mov	r5, r3
    6e58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6e5c:	1e6b      	subs	r3, r5, #1
    6e5e:	2a39      	cmp	r2, #57	; 0x39
    6e60:	f040 8367 	bne.w	7532 <_dtoa_r+0xd8a>
    6e64:	428b      	cmp	r3, r1
    6e66:	d1f6      	bne.n	6e56 <_dtoa_r+0x6ae>
    6e68:	9910      	ldr	r1, [sp, #64]	; 0x40
    6e6a:	2330      	movs	r3, #48	; 0x30
    6e6c:	3601      	adds	r6, #1
    6e6e:	2231      	movs	r2, #49	; 0x31
    6e70:	700b      	strb	r3, [r1, #0]
    6e72:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6e74:	701a      	strb	r2, [r3, #0]
    6e76:	9612      	str	r6, [sp, #72]	; 0x48
    6e78:	e0b2      	b.n	6fe0 <_dtoa_r+0x838>
    6e7a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6e7c:	2a00      	cmp	r2, #0
    6e7e:	f040 80df 	bne.w	7040 <_dtoa_r+0x898>
    6e82:	9f15      	ldr	r7, [sp, #84]	; 0x54
    6e84:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6e86:	920c      	str	r2, [sp, #48]	; 0x30
    6e88:	2d00      	cmp	r5, #0
    6e8a:	bfd4      	ite	le
    6e8c:	2300      	movle	r3, #0
    6e8e:	2301      	movgt	r3, #1
    6e90:	f1ba 0f00 	cmp.w	sl, #0
    6e94:	bfd4      	ite	le
    6e96:	2300      	movle	r3, #0
    6e98:	f003 0301 	andgt.w	r3, r3, #1
    6e9c:	b14b      	cbz	r3, 6eb2 <_dtoa_r+0x70a>
    6e9e:	45aa      	cmp	sl, r5
    6ea0:	bfb4      	ite	lt
    6ea2:	4653      	movlt	r3, sl
    6ea4:	462b      	movge	r3, r5
    6ea6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6ea8:	ebc3 0a0a 	rsb	sl, r3, sl
    6eac:	1aed      	subs	r5, r5, r3
    6eae:	1ac0      	subs	r0, r0, r3
    6eb0:	900f      	str	r0, [sp, #60]	; 0x3c
    6eb2:	9915      	ldr	r1, [sp, #84]	; 0x54
    6eb4:	2900      	cmp	r1, #0
    6eb6:	dd1c      	ble.n	6ef2 <_dtoa_r+0x74a>
    6eb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6eba:	2a00      	cmp	r2, #0
    6ebc:	f000 82e9 	beq.w	7492 <_dtoa_r+0xcea>
    6ec0:	2f00      	cmp	r7, #0
    6ec2:	dd12      	ble.n	6eea <_dtoa_r+0x742>
    6ec4:	990c      	ldr	r1, [sp, #48]	; 0x30
    6ec6:	463a      	mov	r2, r7
    6ec8:	4620      	mov	r0, r4
    6eca:	f002 f96b 	bl	91a4 <__pow5mult>
    6ece:	465a      	mov	r2, fp
    6ed0:	900c      	str	r0, [sp, #48]	; 0x30
    6ed2:	4620      	mov	r0, r4
    6ed4:	990c      	ldr	r1, [sp, #48]	; 0x30
    6ed6:	f002 f87d 	bl	8fd4 <__multiply>
    6eda:	4659      	mov	r1, fp
    6edc:	4603      	mov	r3, r0
    6ede:	4620      	mov	r0, r4
    6ee0:	9303      	str	r3, [sp, #12]
    6ee2:	f001 fee3 	bl	8cac <_Bfree>
    6ee6:	9b03      	ldr	r3, [sp, #12]
    6ee8:	469b      	mov	fp, r3
    6eea:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6eec:	1bda      	subs	r2, r3, r7
    6eee:	f040 8311 	bne.w	7514 <_dtoa_r+0xd6c>
    6ef2:	2101      	movs	r1, #1
    6ef4:	4620      	mov	r0, r4
    6ef6:	f002 f907 	bl	9108 <__i2b>
    6efa:	9006      	str	r0, [sp, #24]
    6efc:	9817      	ldr	r0, [sp, #92]	; 0x5c
    6efe:	2800      	cmp	r0, #0
    6f00:	dd05      	ble.n	6f0e <_dtoa_r+0x766>
    6f02:	9906      	ldr	r1, [sp, #24]
    6f04:	4620      	mov	r0, r4
    6f06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    6f08:	f002 f94c 	bl	91a4 <__pow5mult>
    6f0c:	9006      	str	r0, [sp, #24]
    6f0e:	992a      	ldr	r1, [sp, #168]	; 0xa8
    6f10:	2901      	cmp	r1, #1
    6f12:	f340 810a 	ble.w	712a <_dtoa_r+0x982>
    6f16:	2700      	movs	r7, #0
    6f18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    6f1a:	2b00      	cmp	r3, #0
    6f1c:	f040 8261 	bne.w	73e2 <_dtoa_r+0xc3a>
    6f20:	2301      	movs	r3, #1
    6f22:	4453      	add	r3, sl
    6f24:	f013 031f 	ands.w	r3, r3, #31
    6f28:	f040 812a 	bne.w	7180 <_dtoa_r+0x9d8>
    6f2c:	231c      	movs	r3, #28
    6f2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6f30:	449a      	add	sl, r3
    6f32:	18ed      	adds	r5, r5, r3
    6f34:	18d2      	adds	r2, r2, r3
    6f36:	920f      	str	r2, [sp, #60]	; 0x3c
    6f38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6f3a:	2b00      	cmp	r3, #0
    6f3c:	dd05      	ble.n	6f4a <_dtoa_r+0x7a2>
    6f3e:	4659      	mov	r1, fp
    6f40:	461a      	mov	r2, r3
    6f42:	4620      	mov	r0, r4
    6f44:	f001 ffe8 	bl	8f18 <__lshift>
    6f48:	4683      	mov	fp, r0
    6f4a:	f1ba 0f00 	cmp.w	sl, #0
    6f4e:	dd05      	ble.n	6f5c <_dtoa_r+0x7b4>
    6f50:	9906      	ldr	r1, [sp, #24]
    6f52:	4652      	mov	r2, sl
    6f54:	4620      	mov	r0, r4
    6f56:	f001 ffdf 	bl	8f18 <__lshift>
    6f5a:	9006      	str	r0, [sp, #24]
    6f5c:	9818      	ldr	r0, [sp, #96]	; 0x60
    6f5e:	2800      	cmp	r0, #0
    6f60:	f040 8229 	bne.w	73b6 <_dtoa_r+0xc0e>
    6f64:	982a      	ldr	r0, [sp, #168]	; 0xa8
    6f66:	9908      	ldr	r1, [sp, #32]
    6f68:	2802      	cmp	r0, #2
    6f6a:	bfd4      	ite	le
    6f6c:	2300      	movle	r3, #0
    6f6e:	2301      	movgt	r3, #1
    6f70:	2900      	cmp	r1, #0
    6f72:	bfcc      	ite	gt
    6f74:	2300      	movgt	r3, #0
    6f76:	f003 0301 	andle.w	r3, r3, #1
    6f7a:	2b00      	cmp	r3, #0
    6f7c:	f000 810c 	beq.w	7198 <_dtoa_r+0x9f0>
    6f80:	2900      	cmp	r1, #0
    6f82:	f040 808c 	bne.w	709e <_dtoa_r+0x8f6>
    6f86:	2205      	movs	r2, #5
    6f88:	9906      	ldr	r1, [sp, #24]
    6f8a:	9b08      	ldr	r3, [sp, #32]
    6f8c:	4620      	mov	r0, r4
    6f8e:	f002 f8c5 	bl	911c <__multadd>
    6f92:	9006      	str	r0, [sp, #24]
    6f94:	4658      	mov	r0, fp
    6f96:	9906      	ldr	r1, [sp, #24]
    6f98:	f001 fd4e 	bl	8a38 <__mcmp>
    6f9c:	2800      	cmp	r0, #0
    6f9e:	dd7e      	ble.n	709e <_dtoa_r+0x8f6>
    6fa0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6fa2:	3601      	adds	r6, #1
    6fa4:	2700      	movs	r7, #0
    6fa6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    6faa:	2331      	movs	r3, #49	; 0x31
    6fac:	f805 3b01 	strb.w	r3, [r5], #1
    6fb0:	9906      	ldr	r1, [sp, #24]
    6fb2:	4620      	mov	r0, r4
    6fb4:	f001 fe7a 	bl	8cac <_Bfree>
    6fb8:	f1ba 0f00 	cmp.w	sl, #0
    6fbc:	f000 80d5 	beq.w	716a <_dtoa_r+0x9c2>
    6fc0:	1e3b      	subs	r3, r7, #0
    6fc2:	bf18      	it	ne
    6fc4:	2301      	movne	r3, #1
    6fc6:	4557      	cmp	r7, sl
    6fc8:	bf0c      	ite	eq
    6fca:	2300      	moveq	r3, #0
    6fcc:	f003 0301 	andne.w	r3, r3, #1
    6fd0:	2b00      	cmp	r3, #0
    6fd2:	f040 80d0 	bne.w	7176 <_dtoa_r+0x9ce>
    6fd6:	4651      	mov	r1, sl
    6fd8:	4620      	mov	r0, r4
    6fda:	f001 fe67 	bl	8cac <_Bfree>
    6fde:	9612      	str	r6, [sp, #72]	; 0x48
    6fe0:	4620      	mov	r0, r4
    6fe2:	4659      	mov	r1, fp
    6fe4:	f001 fe62 	bl	8cac <_Bfree>
    6fe8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    6fea:	1c53      	adds	r3, r2, #1
    6fec:	2200      	movs	r2, #0
    6fee:	702a      	strb	r2, [r5, #0]
    6ff0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    6ff2:	992e      	ldr	r1, [sp, #184]	; 0xb8
    6ff4:	6003      	str	r3, [r0, #0]
    6ff6:	2900      	cmp	r1, #0
    6ff8:	f000 81d4 	beq.w	73a4 <_dtoa_r+0xbfc>
    6ffc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    6ffe:	9810      	ldr	r0, [sp, #64]	; 0x40
    7000:	6015      	str	r5, [r2, #0]
    7002:	e412      	b.n	682a <_dtoa_r+0x82>
    7004:	2010      	movs	r0, #16
    7006:	f001 f889 	bl	811c <malloc>
    700a:	60c6      	str	r6, [r0, #12]
    700c:	6046      	str	r6, [r0, #4]
    700e:	6086      	str	r6, [r0, #8]
    7010:	6006      	str	r6, [r0, #0]
    7012:	4606      	mov	r6, r0
    7014:	6260      	str	r0, [r4, #36]	; 0x24
    7016:	f7ff bbd2 	b.w	67be <_dtoa_r+0x16>
    701a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    701c:	4271      	negs	r1, r6
    701e:	2200      	movs	r2, #0
    7020:	9115      	str	r1, [sp, #84]	; 0x54
    7022:	1b80      	subs	r0, r0, r6
    7024:	9217      	str	r2, [sp, #92]	; 0x5c
    7026:	900f      	str	r0, [sp, #60]	; 0x3c
    7028:	e48a      	b.n	6940 <_dtoa_r+0x198>
    702a:	2100      	movs	r1, #0
    702c:	3e01      	subs	r6, #1
    702e:	9118      	str	r1, [sp, #96]	; 0x60
    7030:	e472      	b.n	6918 <_dtoa_r+0x170>
    7032:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    7036:	f04f 0802 	mov.w	r8, #2
    703a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    703e:	e521      	b.n	6a84 <_dtoa_r+0x2dc>
    7040:	982a      	ldr	r0, [sp, #168]	; 0xa8
    7042:	2801      	cmp	r0, #1
    7044:	f340 826c 	ble.w	7520 <_dtoa_r+0xd78>
    7048:	9a08      	ldr	r2, [sp, #32]
    704a:	9815      	ldr	r0, [sp, #84]	; 0x54
    704c:	1e53      	subs	r3, r2, #1
    704e:	4298      	cmp	r0, r3
    7050:	f2c0 8258 	blt.w	7504 <_dtoa_r+0xd5c>
    7054:	1ac7      	subs	r7, r0, r3
    7056:	9b08      	ldr	r3, [sp, #32]
    7058:	2b00      	cmp	r3, #0
    705a:	bfa8      	it	ge
    705c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    705e:	f2c0 8273 	blt.w	7548 <_dtoa_r+0xda0>
    7062:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7064:	4620      	mov	r0, r4
    7066:	2101      	movs	r1, #1
    7068:	449a      	add	sl, r3
    706a:	18d2      	adds	r2, r2, r3
    706c:	920f      	str	r2, [sp, #60]	; 0x3c
    706e:	f002 f84b 	bl	9108 <__i2b>
    7072:	900c      	str	r0, [sp, #48]	; 0x30
    7074:	e708      	b.n	6e88 <_dtoa_r+0x6e0>
    7076:	9b08      	ldr	r3, [sp, #32]
    7078:	b973      	cbnz	r3, 7098 <_dtoa_r+0x8f0>
    707a:	f240 0300 	movw	r3, #0
    707e:	2200      	movs	r2, #0
    7080:	f2c4 0314 	movt	r3, #16404	; 0x4014
    7084:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7088:	f7fd f974 	bl	4374 <__aeabi_dmul>
    708c:	4642      	mov	r2, r8
    708e:	464b      	mov	r3, r9
    7090:	f002 ff50 	bl	9f34 <__aeabi_dcmpge>
    7094:	2800      	cmp	r0, #0
    7096:	d06a      	beq.n	716e <_dtoa_r+0x9c6>
    7098:	2200      	movs	r2, #0
    709a:	9206      	str	r2, [sp, #24]
    709c:	920c      	str	r2, [sp, #48]	; 0x30
    709e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    70a0:	2700      	movs	r7, #0
    70a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    70a6:	43de      	mvns	r6, r3
    70a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    70aa:	e781      	b.n	6fb0 <_dtoa_r+0x808>
    70ac:	2100      	movs	r1, #0
    70ae:	9116      	str	r1, [sp, #88]	; 0x58
    70b0:	982b      	ldr	r0, [sp, #172]	; 0xac
    70b2:	2800      	cmp	r0, #0
    70b4:	f340 819f 	ble.w	73f6 <_dtoa_r+0xc4e>
    70b8:	982b      	ldr	r0, [sp, #172]	; 0xac
    70ba:	4601      	mov	r1, r0
    70bc:	9011      	str	r0, [sp, #68]	; 0x44
    70be:	9008      	str	r0, [sp, #32]
    70c0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    70c2:	2200      	movs	r2, #0
    70c4:	2917      	cmp	r1, #23
    70c6:	606a      	str	r2, [r5, #4]
    70c8:	f240 82ab 	bls.w	7622 <_dtoa_r+0xe7a>
    70cc:	2304      	movs	r3, #4
    70ce:	005b      	lsls	r3, r3, #1
    70d0:	3201      	adds	r2, #1
    70d2:	f103 0014 	add.w	r0, r3, #20
    70d6:	4288      	cmp	r0, r1
    70d8:	d9f9      	bls.n	70ce <_dtoa_r+0x926>
    70da:	9b08      	ldr	r3, [sp, #32]
    70dc:	606a      	str	r2, [r5, #4]
    70de:	2b0e      	cmp	r3, #14
    70e0:	bf8c      	ite	hi
    70e2:	2700      	movhi	r7, #0
    70e4:	f007 0701 	andls.w	r7, r7, #1
    70e8:	e49d      	b.n	6a26 <_dtoa_r+0x27e>
    70ea:	2201      	movs	r2, #1
    70ec:	9216      	str	r2, [sp, #88]	; 0x58
    70ee:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    70f0:	18f3      	adds	r3, r6, r3
    70f2:	9311      	str	r3, [sp, #68]	; 0x44
    70f4:	1c59      	adds	r1, r3, #1
    70f6:	2900      	cmp	r1, #0
    70f8:	bfc8      	it	gt
    70fa:	9108      	strgt	r1, [sp, #32]
    70fc:	dce0      	bgt.n	70c0 <_dtoa_r+0x918>
    70fe:	290e      	cmp	r1, #14
    7100:	bf8c      	ite	hi
    7102:	2700      	movhi	r7, #0
    7104:	f007 0701 	andls.w	r7, r7, #1
    7108:	9108      	str	r1, [sp, #32]
    710a:	e489      	b.n	6a20 <_dtoa_r+0x278>
    710c:	2301      	movs	r3, #1
    710e:	9316      	str	r3, [sp, #88]	; 0x58
    7110:	e7ce      	b.n	70b0 <_dtoa_r+0x908>
    7112:	2200      	movs	r2, #0
    7114:	9216      	str	r2, [sp, #88]	; 0x58
    7116:	e7ea      	b.n	70ee <_dtoa_r+0x946>
    7118:	f04f 33ff 	mov.w	r3, #4294967295
    711c:	2700      	movs	r7, #0
    711e:	2001      	movs	r0, #1
    7120:	9311      	str	r3, [sp, #68]	; 0x44
    7122:	9016      	str	r0, [sp, #88]	; 0x58
    7124:	9308      	str	r3, [sp, #32]
    7126:	972b      	str	r7, [sp, #172]	; 0xac
    7128:	e47a      	b.n	6a20 <_dtoa_r+0x278>
    712a:	f1b8 0f00 	cmp.w	r8, #0
    712e:	f47f aef2 	bne.w	6f16 <_dtoa_r+0x76e>
    7132:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    7136:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    713a:	2b00      	cmp	r3, #0
    713c:	f47f aeeb 	bne.w	6f16 <_dtoa_r+0x76e>
    7140:	f240 0300 	movw	r3, #0
    7144:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    7148:	ea09 0303 	and.w	r3, r9, r3
    714c:	2b00      	cmp	r3, #0
    714e:	f43f aee2 	beq.w	6f16 <_dtoa_r+0x76e>
    7152:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7154:	f10a 0a01 	add.w	sl, sl, #1
    7158:	2701      	movs	r7, #1
    715a:	3201      	adds	r2, #1
    715c:	920f      	str	r2, [sp, #60]	; 0x3c
    715e:	e6db      	b.n	6f18 <_dtoa_r+0x770>
    7160:	4635      	mov	r5, r6
    7162:	465c      	mov	r4, fp
    7164:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    7166:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    716a:	9612      	str	r6, [sp, #72]	; 0x48
    716c:	e738      	b.n	6fe0 <_dtoa_r+0x838>
    716e:	2000      	movs	r0, #0
    7170:	9006      	str	r0, [sp, #24]
    7172:	900c      	str	r0, [sp, #48]	; 0x30
    7174:	e714      	b.n	6fa0 <_dtoa_r+0x7f8>
    7176:	4639      	mov	r1, r7
    7178:	4620      	mov	r0, r4
    717a:	f001 fd97 	bl	8cac <_Bfree>
    717e:	e72a      	b.n	6fd6 <_dtoa_r+0x82e>
    7180:	f1c3 0320 	rsb	r3, r3, #32
    7184:	2b04      	cmp	r3, #4
    7186:	f340 8254 	ble.w	7632 <_dtoa_r+0xe8a>
    718a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    718c:	3b04      	subs	r3, #4
    718e:	449a      	add	sl, r3
    7190:	18ed      	adds	r5, r5, r3
    7192:	18c9      	adds	r1, r1, r3
    7194:	910f      	str	r1, [sp, #60]	; 0x3c
    7196:	e6cf      	b.n	6f38 <_dtoa_r+0x790>
    7198:	9916      	ldr	r1, [sp, #88]	; 0x58
    719a:	2900      	cmp	r1, #0
    719c:	f000 8131 	beq.w	7402 <_dtoa_r+0xc5a>
    71a0:	2d00      	cmp	r5, #0
    71a2:	dd05      	ble.n	71b0 <_dtoa_r+0xa08>
    71a4:	990c      	ldr	r1, [sp, #48]	; 0x30
    71a6:	462a      	mov	r2, r5
    71a8:	4620      	mov	r0, r4
    71aa:	f001 feb5 	bl	8f18 <__lshift>
    71ae:	900c      	str	r0, [sp, #48]	; 0x30
    71b0:	2f00      	cmp	r7, #0
    71b2:	f040 81ea 	bne.w	758a <_dtoa_r+0xde2>
    71b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    71ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
    71bc:	2301      	movs	r3, #1
    71be:	f008 0001 	and.w	r0, r8, #1
    71c2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    71c4:	9011      	str	r0, [sp, #68]	; 0x44
    71c6:	950f      	str	r5, [sp, #60]	; 0x3c
    71c8:	461d      	mov	r5, r3
    71ca:	960c      	str	r6, [sp, #48]	; 0x30
    71cc:	9906      	ldr	r1, [sp, #24]
    71ce:	4658      	mov	r0, fp
    71d0:	f7ff fa5a 	bl	6688 <quorem>
    71d4:	4639      	mov	r1, r7
    71d6:	3030      	adds	r0, #48	; 0x30
    71d8:	900b      	str	r0, [sp, #44]	; 0x2c
    71da:	4658      	mov	r0, fp
    71dc:	f001 fc2c 	bl	8a38 <__mcmp>
    71e0:	9906      	ldr	r1, [sp, #24]
    71e2:	4652      	mov	r2, sl
    71e4:	4606      	mov	r6, r0
    71e6:	4620      	mov	r0, r4
    71e8:	f001 fe1a 	bl	8e20 <__mdiff>
    71ec:	68c3      	ldr	r3, [r0, #12]
    71ee:	4680      	mov	r8, r0
    71f0:	2b00      	cmp	r3, #0
    71f2:	d03d      	beq.n	7270 <_dtoa_r+0xac8>
    71f4:	f04f 0901 	mov.w	r9, #1
    71f8:	4641      	mov	r1, r8
    71fa:	4620      	mov	r0, r4
    71fc:	f001 fd56 	bl	8cac <_Bfree>
    7200:	992a      	ldr	r1, [sp, #168]	; 0xa8
    7202:	ea59 0101 	orrs.w	r1, r9, r1
    7206:	d103      	bne.n	7210 <_dtoa_r+0xa68>
    7208:	9a11      	ldr	r2, [sp, #68]	; 0x44
    720a:	2a00      	cmp	r2, #0
    720c:	f000 81eb 	beq.w	75e6 <_dtoa_r+0xe3e>
    7210:	2e00      	cmp	r6, #0
    7212:	f2c0 819e 	blt.w	7552 <_dtoa_r+0xdaa>
    7216:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    7218:	4332      	orrs	r2, r6
    721a:	d103      	bne.n	7224 <_dtoa_r+0xa7c>
    721c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    721e:	2b00      	cmp	r3, #0
    7220:	f000 8197 	beq.w	7552 <_dtoa_r+0xdaa>
    7224:	f1b9 0f00 	cmp.w	r9, #0
    7228:	f300 81ce 	bgt.w	75c8 <_dtoa_r+0xe20>
    722c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    722e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7230:	f801 2b01 	strb.w	r2, [r1], #1
    7234:	9b08      	ldr	r3, [sp, #32]
    7236:	910f      	str	r1, [sp, #60]	; 0x3c
    7238:	429d      	cmp	r5, r3
    723a:	f000 81c2 	beq.w	75c2 <_dtoa_r+0xe1a>
    723e:	4659      	mov	r1, fp
    7240:	220a      	movs	r2, #10
    7242:	2300      	movs	r3, #0
    7244:	4620      	mov	r0, r4
    7246:	f001 ff69 	bl	911c <__multadd>
    724a:	4557      	cmp	r7, sl
    724c:	4639      	mov	r1, r7
    724e:	4683      	mov	fp, r0
    7250:	d014      	beq.n	727c <_dtoa_r+0xad4>
    7252:	220a      	movs	r2, #10
    7254:	2300      	movs	r3, #0
    7256:	4620      	mov	r0, r4
    7258:	3501      	adds	r5, #1
    725a:	f001 ff5f 	bl	911c <__multadd>
    725e:	4651      	mov	r1, sl
    7260:	220a      	movs	r2, #10
    7262:	2300      	movs	r3, #0
    7264:	4607      	mov	r7, r0
    7266:	4620      	mov	r0, r4
    7268:	f001 ff58 	bl	911c <__multadd>
    726c:	4682      	mov	sl, r0
    726e:	e7ad      	b.n	71cc <_dtoa_r+0xa24>
    7270:	4658      	mov	r0, fp
    7272:	4641      	mov	r1, r8
    7274:	f001 fbe0 	bl	8a38 <__mcmp>
    7278:	4681      	mov	r9, r0
    727a:	e7bd      	b.n	71f8 <_dtoa_r+0xa50>
    727c:	4620      	mov	r0, r4
    727e:	220a      	movs	r2, #10
    7280:	2300      	movs	r3, #0
    7282:	3501      	adds	r5, #1
    7284:	f001 ff4a 	bl	911c <__multadd>
    7288:	4607      	mov	r7, r0
    728a:	4682      	mov	sl, r0
    728c:	e79e      	b.n	71cc <_dtoa_r+0xa24>
    728e:	9612      	str	r6, [sp, #72]	; 0x48
    7290:	f8dd c020 	ldr.w	ip, [sp, #32]
    7294:	e459      	b.n	6b4a <_dtoa_r+0x3a2>
    7296:	4275      	negs	r5, r6
    7298:	2d00      	cmp	r5, #0
    729a:	f040 8101 	bne.w	74a0 <_dtoa_r+0xcf8>
    729e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    72a2:	f04f 0802 	mov.w	r8, #2
    72a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    72aa:	e40c      	b.n	6ac6 <_dtoa_r+0x31e>
    72ac:	f64a 11d8 	movw	r1, #43480	; 0xa9d8
    72b0:	4642      	mov	r2, r8
    72b2:	f2c0 0100 	movt	r1, #0
    72b6:	464b      	mov	r3, r9
    72b8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    72bc:	f8cd c00c 	str.w	ip, [sp, #12]
    72c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    72c2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    72c6:	f7fd f855 	bl	4374 <__aeabi_dmul>
    72ca:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    72ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    72d2:	f7fd fa61 	bl	4798 <__aeabi_d2iz>
    72d6:	4607      	mov	r7, r0
    72d8:	f7fc ffe6 	bl	42a8 <__aeabi_i2d>
    72dc:	460b      	mov	r3, r1
    72de:	4602      	mov	r2, r0
    72e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    72e4:	f7fc fe92 	bl	400c <__aeabi_dsub>
    72e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
    72ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    72f0:	f805 3b01 	strb.w	r3, [r5], #1
    72f4:	f8dd c00c 	ldr.w	ip, [sp, #12]
    72f8:	f1bc 0f01 	cmp.w	ip, #1
    72fc:	d029      	beq.n	7352 <_dtoa_r+0xbaa>
    72fe:	46d1      	mov	r9, sl
    7300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7304:	46b2      	mov	sl, r6
    7306:	9e10      	ldr	r6, [sp, #64]	; 0x40
    7308:	951c      	str	r5, [sp, #112]	; 0x70
    730a:	2701      	movs	r7, #1
    730c:	4665      	mov	r5, ip
    730e:	46a0      	mov	r8, r4
    7310:	f240 0300 	movw	r3, #0
    7314:	2200      	movs	r2, #0
    7316:	f2c4 0324 	movt	r3, #16420	; 0x4024
    731a:	f7fd f82b 	bl	4374 <__aeabi_dmul>
    731e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7322:	f7fd fa39 	bl	4798 <__aeabi_d2iz>
    7326:	4604      	mov	r4, r0
    7328:	f7fc ffbe 	bl	42a8 <__aeabi_i2d>
    732c:	3430      	adds	r4, #48	; 0x30
    732e:	4602      	mov	r2, r0
    7330:	460b      	mov	r3, r1
    7332:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7336:	f7fc fe69 	bl	400c <__aeabi_dsub>
    733a:	55f4      	strb	r4, [r6, r7]
    733c:	3701      	adds	r7, #1
    733e:	42af      	cmp	r7, r5
    7340:	d1e6      	bne.n	7310 <_dtoa_r+0xb68>
    7342:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    7344:	3f01      	subs	r7, #1
    7346:	4656      	mov	r6, sl
    7348:	4644      	mov	r4, r8
    734a:	46ca      	mov	sl, r9
    734c:	19ed      	adds	r5, r5, r7
    734e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7352:	f240 0300 	movw	r3, #0
    7356:	2200      	movs	r2, #0
    7358:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    735c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    7360:	f7fc fe56 	bl	4010 <__adddf3>
    7364:	4602      	mov	r2, r0
    7366:	460b      	mov	r3, r1
    7368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    736c:	f002 fdec 	bl	9f48 <__aeabi_dcmpgt>
    7370:	b9f0      	cbnz	r0, 73b0 <_dtoa_r+0xc08>
    7372:	f240 0100 	movw	r1, #0
    7376:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    737a:	2000      	movs	r0, #0
    737c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    7380:	f7fc fe44 	bl	400c <__aeabi_dsub>
    7384:	4602      	mov	r2, r0
    7386:	460b      	mov	r3, r1
    7388:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    738c:	f002 fdbe 	bl	9f0c <__aeabi_dcmplt>
    7390:	2800      	cmp	r0, #0
    7392:	f43f acac 	beq.w	6cee <_dtoa_r+0x546>
    7396:	462b      	mov	r3, r5
    7398:	461d      	mov	r5, r3
    739a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    739e:	2a30      	cmp	r2, #48	; 0x30
    73a0:	d0fa      	beq.n	7398 <_dtoa_r+0xbf0>
    73a2:	e61d      	b.n	6fe0 <_dtoa_r+0x838>
    73a4:	9810      	ldr	r0, [sp, #64]	; 0x40
    73a6:	f7ff ba40 	b.w	682a <_dtoa_r+0x82>
    73aa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    73ae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    73b0:	9e12      	ldr	r6, [sp, #72]	; 0x48
    73b2:	9910      	ldr	r1, [sp, #64]	; 0x40
    73b4:	e550      	b.n	6e58 <_dtoa_r+0x6b0>
    73b6:	4658      	mov	r0, fp
    73b8:	9906      	ldr	r1, [sp, #24]
    73ba:	f001 fb3d 	bl	8a38 <__mcmp>
    73be:	2800      	cmp	r0, #0
    73c0:	f6bf add0 	bge.w	6f64 <_dtoa_r+0x7bc>
    73c4:	4659      	mov	r1, fp
    73c6:	4620      	mov	r0, r4
    73c8:	220a      	movs	r2, #10
    73ca:	2300      	movs	r3, #0
    73cc:	f001 fea6 	bl	911c <__multadd>
    73d0:	9916      	ldr	r1, [sp, #88]	; 0x58
    73d2:	3e01      	subs	r6, #1
    73d4:	4683      	mov	fp, r0
    73d6:	2900      	cmp	r1, #0
    73d8:	f040 8119 	bne.w	760e <_dtoa_r+0xe66>
    73dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    73de:	9208      	str	r2, [sp, #32]
    73e0:	e5c0      	b.n	6f64 <_dtoa_r+0x7bc>
    73e2:	9806      	ldr	r0, [sp, #24]
    73e4:	6903      	ldr	r3, [r0, #16]
    73e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    73ea:	6918      	ldr	r0, [r3, #16]
    73ec:	f001 fad2 	bl	8994 <__hi0bits>
    73f0:	f1c0 0320 	rsb	r3, r0, #32
    73f4:	e595      	b.n	6f22 <_dtoa_r+0x77a>
    73f6:	2101      	movs	r1, #1
    73f8:	9111      	str	r1, [sp, #68]	; 0x44
    73fa:	9108      	str	r1, [sp, #32]
    73fc:	912b      	str	r1, [sp, #172]	; 0xac
    73fe:	f7ff bb0f 	b.w	6a20 <_dtoa_r+0x278>
    7402:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7404:	46b1      	mov	r9, r6
    7406:	9f16      	ldr	r7, [sp, #88]	; 0x58
    7408:	46aa      	mov	sl, r5
    740a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    740e:	9e08      	ldr	r6, [sp, #32]
    7410:	e002      	b.n	7418 <_dtoa_r+0xc70>
    7412:	f001 fe83 	bl	911c <__multadd>
    7416:	4683      	mov	fp, r0
    7418:	4641      	mov	r1, r8
    741a:	4658      	mov	r0, fp
    741c:	f7ff f934 	bl	6688 <quorem>
    7420:	3501      	adds	r5, #1
    7422:	220a      	movs	r2, #10
    7424:	2300      	movs	r3, #0
    7426:	4659      	mov	r1, fp
    7428:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    742c:	f80a c007 	strb.w	ip, [sl, r7]
    7430:	3701      	adds	r7, #1
    7432:	4620      	mov	r0, r4
    7434:	42be      	cmp	r6, r7
    7436:	dcec      	bgt.n	7412 <_dtoa_r+0xc6a>
    7438:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    743c:	464e      	mov	r6, r9
    743e:	2700      	movs	r7, #0
    7440:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7444:	4659      	mov	r1, fp
    7446:	2201      	movs	r2, #1
    7448:	4620      	mov	r0, r4
    744a:	f001 fd65 	bl	8f18 <__lshift>
    744e:	9906      	ldr	r1, [sp, #24]
    7450:	4683      	mov	fp, r0
    7452:	f001 faf1 	bl	8a38 <__mcmp>
    7456:	2800      	cmp	r0, #0
    7458:	dd0f      	ble.n	747a <_dtoa_r+0xcd2>
    745a:	9910      	ldr	r1, [sp, #64]	; 0x40
    745c:	e000      	b.n	7460 <_dtoa_r+0xcb8>
    745e:	461d      	mov	r5, r3
    7460:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    7464:	1e6b      	subs	r3, r5, #1
    7466:	2a39      	cmp	r2, #57	; 0x39
    7468:	f040 808c 	bne.w	7584 <_dtoa_r+0xddc>
    746c:	428b      	cmp	r3, r1
    746e:	d1f6      	bne.n	745e <_dtoa_r+0xcb6>
    7470:	9910      	ldr	r1, [sp, #64]	; 0x40
    7472:	2331      	movs	r3, #49	; 0x31
    7474:	3601      	adds	r6, #1
    7476:	700b      	strb	r3, [r1, #0]
    7478:	e59a      	b.n	6fb0 <_dtoa_r+0x808>
    747a:	d103      	bne.n	7484 <_dtoa_r+0xcdc>
    747c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    747e:	f010 0f01 	tst.w	r0, #1
    7482:	d1ea      	bne.n	745a <_dtoa_r+0xcb2>
    7484:	462b      	mov	r3, r5
    7486:	461d      	mov	r5, r3
    7488:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    748c:	2a30      	cmp	r2, #48	; 0x30
    748e:	d0fa      	beq.n	7486 <_dtoa_r+0xcde>
    7490:	e58e      	b.n	6fb0 <_dtoa_r+0x808>
    7492:	4659      	mov	r1, fp
    7494:	9a15      	ldr	r2, [sp, #84]	; 0x54
    7496:	4620      	mov	r0, r4
    7498:	f001 fe84 	bl	91a4 <__pow5mult>
    749c:	4683      	mov	fp, r0
    749e:	e528      	b.n	6ef2 <_dtoa_r+0x74a>
    74a0:	f005 030f 	and.w	r3, r5, #15
    74a4:	f64a 12d8 	movw	r2, #43480	; 0xa9d8
    74a8:	f2c0 0200 	movt	r2, #0
    74ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    74b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    74b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    74b8:	f7fc ff5c 	bl	4374 <__aeabi_dmul>
    74bc:	112d      	asrs	r5, r5, #4
    74be:	bf08      	it	eq
    74c0:	f04f 0802 	moveq.w	r8, #2
    74c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    74c8:	f43f aafd 	beq.w	6ac6 <_dtoa_r+0x31e>
    74cc:	f64a 27b0 	movw	r7, #43696	; 0xaab0
    74d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    74d4:	f04f 0802 	mov.w	r8, #2
    74d8:	f2c0 0700 	movt	r7, #0
    74dc:	f015 0f01 	tst.w	r5, #1
    74e0:	4610      	mov	r0, r2
    74e2:	4619      	mov	r1, r3
    74e4:	d007      	beq.n	74f6 <_dtoa_r+0xd4e>
    74e6:	e9d7 2300 	ldrd	r2, r3, [r7]
    74ea:	f108 0801 	add.w	r8, r8, #1
    74ee:	f7fc ff41 	bl	4374 <__aeabi_dmul>
    74f2:	4602      	mov	r2, r0
    74f4:	460b      	mov	r3, r1
    74f6:	3708      	adds	r7, #8
    74f8:	106d      	asrs	r5, r5, #1
    74fa:	d1ef      	bne.n	74dc <_dtoa_r+0xd34>
    74fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    7500:	f7ff bae1 	b.w	6ac6 <_dtoa_r+0x31e>
    7504:	9915      	ldr	r1, [sp, #84]	; 0x54
    7506:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    7508:	1a5b      	subs	r3, r3, r1
    750a:	18c9      	adds	r1, r1, r3
    750c:	18d2      	adds	r2, r2, r3
    750e:	9115      	str	r1, [sp, #84]	; 0x54
    7510:	9217      	str	r2, [sp, #92]	; 0x5c
    7512:	e5a0      	b.n	7056 <_dtoa_r+0x8ae>
    7514:	4659      	mov	r1, fp
    7516:	4620      	mov	r0, r4
    7518:	f001 fe44 	bl	91a4 <__pow5mult>
    751c:	4683      	mov	fp, r0
    751e:	e4e8      	b.n	6ef2 <_dtoa_r+0x74a>
    7520:	9919      	ldr	r1, [sp, #100]	; 0x64
    7522:	2900      	cmp	r1, #0
    7524:	d047      	beq.n	75b6 <_dtoa_r+0xe0e>
    7526:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    752a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    752c:	3303      	adds	r3, #3
    752e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7530:	e597      	b.n	7062 <_dtoa_r+0x8ba>
    7532:	3201      	adds	r2, #1
    7534:	b2d2      	uxtb	r2, r2
    7536:	e49d      	b.n	6e74 <_dtoa_r+0x6cc>
    7538:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    753c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    7540:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    7542:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7544:	f7ff bbd3 	b.w	6cee <_dtoa_r+0x546>
    7548:	990f      	ldr	r1, [sp, #60]	; 0x3c
    754a:	2300      	movs	r3, #0
    754c:	9808      	ldr	r0, [sp, #32]
    754e:	1a0d      	subs	r5, r1, r0
    7550:	e587      	b.n	7062 <_dtoa_r+0x8ba>
    7552:	f1b9 0f00 	cmp.w	r9, #0
    7556:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7558:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    755a:	dd0f      	ble.n	757c <_dtoa_r+0xdd4>
    755c:	4659      	mov	r1, fp
    755e:	2201      	movs	r2, #1
    7560:	4620      	mov	r0, r4
    7562:	f001 fcd9 	bl	8f18 <__lshift>
    7566:	9906      	ldr	r1, [sp, #24]
    7568:	4683      	mov	fp, r0
    756a:	f001 fa65 	bl	8a38 <__mcmp>
    756e:	2800      	cmp	r0, #0
    7570:	dd47      	ble.n	7602 <_dtoa_r+0xe5a>
    7572:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7574:	2939      	cmp	r1, #57	; 0x39
    7576:	d031      	beq.n	75dc <_dtoa_r+0xe34>
    7578:	3101      	adds	r1, #1
    757a:	910b      	str	r1, [sp, #44]	; 0x2c
    757c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    757e:	f805 2b01 	strb.w	r2, [r5], #1
    7582:	e515      	b.n	6fb0 <_dtoa_r+0x808>
    7584:	3201      	adds	r2, #1
    7586:	701a      	strb	r2, [r3, #0]
    7588:	e512      	b.n	6fb0 <_dtoa_r+0x808>
    758a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    758c:	4620      	mov	r0, r4
    758e:	6851      	ldr	r1, [r2, #4]
    7590:	f001 fba8 	bl	8ce4 <_Balloc>
    7594:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7596:	f103 010c 	add.w	r1, r3, #12
    759a:	691a      	ldr	r2, [r3, #16]
    759c:	3202      	adds	r2, #2
    759e:	0092      	lsls	r2, r2, #2
    75a0:	4605      	mov	r5, r0
    75a2:	300c      	adds	r0, #12
    75a4:	f001 f8ce 	bl	8744 <memcpy>
    75a8:	4620      	mov	r0, r4
    75aa:	4629      	mov	r1, r5
    75ac:	2201      	movs	r2, #1
    75ae:	f001 fcb3 	bl	8f18 <__lshift>
    75b2:	4682      	mov	sl, r0
    75b4:	e601      	b.n	71ba <_dtoa_r+0xa12>
    75b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    75b8:	9f15      	ldr	r7, [sp, #84]	; 0x54
    75ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    75bc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    75c0:	e54f      	b.n	7062 <_dtoa_r+0x8ba>
    75c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    75c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    75c6:	e73d      	b.n	7444 <_dtoa_r+0xc9c>
    75c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    75ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    75cc:	2b39      	cmp	r3, #57	; 0x39
    75ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    75d0:	d004      	beq.n	75dc <_dtoa_r+0xe34>
    75d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    75d4:	1c43      	adds	r3, r0, #1
    75d6:	f805 3b01 	strb.w	r3, [r5], #1
    75da:	e4e9      	b.n	6fb0 <_dtoa_r+0x808>
    75dc:	2339      	movs	r3, #57	; 0x39
    75de:	f805 3b01 	strb.w	r3, [r5], #1
    75e2:	9910      	ldr	r1, [sp, #64]	; 0x40
    75e4:	e73c      	b.n	7460 <_dtoa_r+0xcb8>
    75e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    75e8:	4633      	mov	r3, r6
    75ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    75ec:	2839      	cmp	r0, #57	; 0x39
    75ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    75f0:	d0f4      	beq.n	75dc <_dtoa_r+0xe34>
    75f2:	2b00      	cmp	r3, #0
    75f4:	dd01      	ble.n	75fa <_dtoa_r+0xe52>
    75f6:	3001      	adds	r0, #1
    75f8:	900b      	str	r0, [sp, #44]	; 0x2c
    75fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    75fc:	f805 1b01 	strb.w	r1, [r5], #1
    7600:	e4d6      	b.n	6fb0 <_dtoa_r+0x808>
    7602:	d1bb      	bne.n	757c <_dtoa_r+0xdd4>
    7604:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7606:	f010 0f01 	tst.w	r0, #1
    760a:	d0b7      	beq.n	757c <_dtoa_r+0xdd4>
    760c:	e7b1      	b.n	7572 <_dtoa_r+0xdca>
    760e:	2300      	movs	r3, #0
    7610:	990c      	ldr	r1, [sp, #48]	; 0x30
    7612:	4620      	mov	r0, r4
    7614:	220a      	movs	r2, #10
    7616:	f001 fd81 	bl	911c <__multadd>
    761a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    761c:	9308      	str	r3, [sp, #32]
    761e:	900c      	str	r0, [sp, #48]	; 0x30
    7620:	e4a0      	b.n	6f64 <_dtoa_r+0x7bc>
    7622:	9908      	ldr	r1, [sp, #32]
    7624:	290e      	cmp	r1, #14
    7626:	bf8c      	ite	hi
    7628:	2700      	movhi	r7, #0
    762a:	f007 0701 	andls.w	r7, r7, #1
    762e:	f7ff b9fa 	b.w	6a26 <_dtoa_r+0x27e>
    7632:	f43f ac81 	beq.w	6f38 <_dtoa_r+0x790>
    7636:	331c      	adds	r3, #28
    7638:	e479      	b.n	6f2e <_dtoa_r+0x786>
    763a:	2701      	movs	r7, #1
    763c:	f7ff b98a 	b.w	6954 <_dtoa_r+0x1ac>

00007640 <_fflush_r>:
    7640:	690b      	ldr	r3, [r1, #16]
    7642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7646:	460c      	mov	r4, r1
    7648:	4680      	mov	r8, r0
    764a:	2b00      	cmp	r3, #0
    764c:	d071      	beq.n	7732 <_fflush_r+0xf2>
    764e:	b110      	cbz	r0, 7656 <_fflush_r+0x16>
    7650:	6983      	ldr	r3, [r0, #24]
    7652:	2b00      	cmp	r3, #0
    7654:	d078      	beq.n	7748 <_fflush_r+0x108>
    7656:	f64a 1330 	movw	r3, #43312	; 0xa930
    765a:	f2c0 0300 	movt	r3, #0
    765e:	429c      	cmp	r4, r3
    7660:	bf08      	it	eq
    7662:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    7666:	d010      	beq.n	768a <_fflush_r+0x4a>
    7668:	f64a 1350 	movw	r3, #43344	; 0xa950
    766c:	f2c0 0300 	movt	r3, #0
    7670:	429c      	cmp	r4, r3
    7672:	bf08      	it	eq
    7674:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    7678:	d007      	beq.n	768a <_fflush_r+0x4a>
    767a:	f64a 1370 	movw	r3, #43376	; 0xa970
    767e:	f2c0 0300 	movt	r3, #0
    7682:	429c      	cmp	r4, r3
    7684:	bf08      	it	eq
    7686:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    768a:	89a3      	ldrh	r3, [r4, #12]
    768c:	b21a      	sxth	r2, r3
    768e:	f012 0f08 	tst.w	r2, #8
    7692:	d135      	bne.n	7700 <_fflush_r+0xc0>
    7694:	6862      	ldr	r2, [r4, #4]
    7696:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    769a:	81a3      	strh	r3, [r4, #12]
    769c:	2a00      	cmp	r2, #0
    769e:	dd5e      	ble.n	775e <_fflush_r+0x11e>
    76a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    76a2:	2e00      	cmp	r6, #0
    76a4:	d045      	beq.n	7732 <_fflush_r+0xf2>
    76a6:	b29b      	uxth	r3, r3
    76a8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    76ac:	bf18      	it	ne
    76ae:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    76b0:	d059      	beq.n	7766 <_fflush_r+0x126>
    76b2:	f013 0f04 	tst.w	r3, #4
    76b6:	d14a      	bne.n	774e <_fflush_r+0x10e>
    76b8:	2300      	movs	r3, #0
    76ba:	4640      	mov	r0, r8
    76bc:	6a21      	ldr	r1, [r4, #32]
    76be:	462a      	mov	r2, r5
    76c0:	47b0      	blx	r6
    76c2:	4285      	cmp	r5, r0
    76c4:	d138      	bne.n	7738 <_fflush_r+0xf8>
    76c6:	89a1      	ldrh	r1, [r4, #12]
    76c8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    76cc:	6922      	ldr	r2, [r4, #16]
    76ce:	f2c0 0300 	movt	r3, #0
    76d2:	ea01 0303 	and.w	r3, r1, r3
    76d6:	2100      	movs	r1, #0
    76d8:	6061      	str	r1, [r4, #4]
    76da:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    76de:	6b61      	ldr	r1, [r4, #52]	; 0x34
    76e0:	81a3      	strh	r3, [r4, #12]
    76e2:	6022      	str	r2, [r4, #0]
    76e4:	bf18      	it	ne
    76e6:	6565      	strne	r5, [r4, #84]	; 0x54
    76e8:	b319      	cbz	r1, 7732 <_fflush_r+0xf2>
    76ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
    76ee:	4299      	cmp	r1, r3
    76f0:	d002      	beq.n	76f8 <_fflush_r+0xb8>
    76f2:	4640      	mov	r0, r8
    76f4:	f000 f998 	bl	7a28 <_free_r>
    76f8:	2000      	movs	r0, #0
    76fa:	6360      	str	r0, [r4, #52]	; 0x34
    76fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7700:	6926      	ldr	r6, [r4, #16]
    7702:	b1b6      	cbz	r6, 7732 <_fflush_r+0xf2>
    7704:	6825      	ldr	r5, [r4, #0]
    7706:	6026      	str	r6, [r4, #0]
    7708:	1bad      	subs	r5, r5, r6
    770a:	f012 0f03 	tst.w	r2, #3
    770e:	bf0c      	ite	eq
    7710:	6963      	ldreq	r3, [r4, #20]
    7712:	2300      	movne	r3, #0
    7714:	60a3      	str	r3, [r4, #8]
    7716:	e00a      	b.n	772e <_fflush_r+0xee>
    7718:	4632      	mov	r2, r6
    771a:	462b      	mov	r3, r5
    771c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    771e:	4640      	mov	r0, r8
    7720:	6a21      	ldr	r1, [r4, #32]
    7722:	47b8      	blx	r7
    7724:	2800      	cmp	r0, #0
    7726:	ebc0 0505 	rsb	r5, r0, r5
    772a:	4406      	add	r6, r0
    772c:	dd04      	ble.n	7738 <_fflush_r+0xf8>
    772e:	2d00      	cmp	r5, #0
    7730:	dcf2      	bgt.n	7718 <_fflush_r+0xd8>
    7732:	2000      	movs	r0, #0
    7734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7738:	89a3      	ldrh	r3, [r4, #12]
    773a:	f04f 30ff 	mov.w	r0, #4294967295
    773e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7742:	81a3      	strh	r3, [r4, #12]
    7744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7748:	f000 f8ea 	bl	7920 <__sinit>
    774c:	e783      	b.n	7656 <_fflush_r+0x16>
    774e:	6862      	ldr	r2, [r4, #4]
    7750:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7752:	1aad      	subs	r5, r5, r2
    7754:	2b00      	cmp	r3, #0
    7756:	d0af      	beq.n	76b8 <_fflush_r+0x78>
    7758:	6c23      	ldr	r3, [r4, #64]	; 0x40
    775a:	1aed      	subs	r5, r5, r3
    775c:	e7ac      	b.n	76b8 <_fflush_r+0x78>
    775e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    7760:	2a00      	cmp	r2, #0
    7762:	dc9d      	bgt.n	76a0 <_fflush_r+0x60>
    7764:	e7e5      	b.n	7732 <_fflush_r+0xf2>
    7766:	2301      	movs	r3, #1
    7768:	4640      	mov	r0, r8
    776a:	6a21      	ldr	r1, [r4, #32]
    776c:	47b0      	blx	r6
    776e:	f1b0 3fff 	cmp.w	r0, #4294967295
    7772:	4605      	mov	r5, r0
    7774:	d002      	beq.n	777c <_fflush_r+0x13c>
    7776:	89a3      	ldrh	r3, [r4, #12]
    7778:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    777a:	e79a      	b.n	76b2 <_fflush_r+0x72>
    777c:	f8d8 3000 	ldr.w	r3, [r8]
    7780:	2b1d      	cmp	r3, #29
    7782:	d0d6      	beq.n	7732 <_fflush_r+0xf2>
    7784:	89a3      	ldrh	r3, [r4, #12]
    7786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    778a:	81a3      	strh	r3, [r4, #12]
    778c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007790 <fflush>:
    7790:	4601      	mov	r1, r0
    7792:	b128      	cbz	r0, 77a0 <fflush+0x10>
    7794:	f240 0384 	movw	r3, #132	; 0x84
    7798:	f2c2 0300 	movt	r3, #8192	; 0x2000
    779c:	6818      	ldr	r0, [r3, #0]
    779e:	e74f      	b.n	7640 <_fflush_r>
    77a0:	f64a 03b4 	movw	r3, #43188	; 0xa8b4
    77a4:	f247 6141 	movw	r1, #30273	; 0x7641
    77a8:	f2c0 0300 	movt	r3, #0
    77ac:	f2c0 0100 	movt	r1, #0
    77b0:	6818      	ldr	r0, [r3, #0]
    77b2:	f000 bbb3 	b.w	7f1c <_fwalk_reent>
    77b6:	bf00      	nop

000077b8 <__sfp_lock_acquire>:
    77b8:	4770      	bx	lr
    77ba:	bf00      	nop

000077bc <__sfp_lock_release>:
    77bc:	4770      	bx	lr
    77be:	bf00      	nop

000077c0 <__sinit_lock_acquire>:
    77c0:	4770      	bx	lr
    77c2:	bf00      	nop

000077c4 <__sinit_lock_release>:
    77c4:	4770      	bx	lr
    77c6:	bf00      	nop

000077c8 <__fp_lock>:
    77c8:	2000      	movs	r0, #0
    77ca:	4770      	bx	lr

000077cc <__fp_unlock>:
    77cc:	2000      	movs	r0, #0
    77ce:	4770      	bx	lr

000077d0 <__fp_unlock_all>:
    77d0:	f240 0384 	movw	r3, #132	; 0x84
    77d4:	f247 71cd 	movw	r1, #30669	; 0x77cd
    77d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    77dc:	f2c0 0100 	movt	r1, #0
    77e0:	6818      	ldr	r0, [r3, #0]
    77e2:	f000 bbc5 	b.w	7f70 <_fwalk>
    77e6:	bf00      	nop

000077e8 <__fp_lock_all>:
    77e8:	f240 0384 	movw	r3, #132	; 0x84
    77ec:	f247 71c9 	movw	r1, #30665	; 0x77c9
    77f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    77f4:	f2c0 0100 	movt	r1, #0
    77f8:	6818      	ldr	r0, [r3, #0]
    77fa:	f000 bbb9 	b.w	7f70 <_fwalk>
    77fe:	bf00      	nop

00007800 <_cleanup_r>:
    7800:	f649 3115 	movw	r1, #39701	; 0x9b15
    7804:	f2c0 0100 	movt	r1, #0
    7808:	f000 bbb2 	b.w	7f70 <_fwalk>

0000780c <_cleanup>:
    780c:	f64a 03b4 	movw	r3, #43188	; 0xa8b4
    7810:	f2c0 0300 	movt	r3, #0
    7814:	6818      	ldr	r0, [r3, #0]
    7816:	e7f3      	b.n	7800 <_cleanup_r>

00007818 <std>:
    7818:	b510      	push	{r4, lr}
    781a:	4604      	mov	r4, r0
    781c:	2300      	movs	r3, #0
    781e:	305c      	adds	r0, #92	; 0x5c
    7820:	81a1      	strh	r1, [r4, #12]
    7822:	4619      	mov	r1, r3
    7824:	81e2      	strh	r2, [r4, #14]
    7826:	2208      	movs	r2, #8
    7828:	6023      	str	r3, [r4, #0]
    782a:	6063      	str	r3, [r4, #4]
    782c:	60a3      	str	r3, [r4, #8]
    782e:	6663      	str	r3, [r4, #100]	; 0x64
    7830:	6123      	str	r3, [r4, #16]
    7832:	6163      	str	r3, [r4, #20]
    7834:	61a3      	str	r3, [r4, #24]
    7836:	f7fd f913 	bl	4a60 <memset>
    783a:	f249 7075 	movw	r0, #38773	; 0x9775
    783e:	f249 7139 	movw	r1, #38713	; 0x9739
    7842:	f249 7211 	movw	r2, #38673	; 0x9711
    7846:	f249 7309 	movw	r3, #38665	; 0x9709
    784a:	f2c0 0000 	movt	r0, #0
    784e:	f2c0 0100 	movt	r1, #0
    7852:	f2c0 0200 	movt	r2, #0
    7856:	f2c0 0300 	movt	r3, #0
    785a:	6260      	str	r0, [r4, #36]	; 0x24
    785c:	62a1      	str	r1, [r4, #40]	; 0x28
    785e:	62e2      	str	r2, [r4, #44]	; 0x2c
    7860:	6323      	str	r3, [r4, #48]	; 0x30
    7862:	6224      	str	r4, [r4, #32]
    7864:	bd10      	pop	{r4, pc}
    7866:	bf00      	nop

00007868 <__sfmoreglue>:
    7868:	b570      	push	{r4, r5, r6, lr}
    786a:	2568      	movs	r5, #104	; 0x68
    786c:	460e      	mov	r6, r1
    786e:	fb05 f501 	mul.w	r5, r5, r1
    7872:	f105 010c 	add.w	r1, r5, #12
    7876:	f000 fc59 	bl	812c <_malloc_r>
    787a:	4604      	mov	r4, r0
    787c:	b148      	cbz	r0, 7892 <__sfmoreglue+0x2a>
    787e:	f100 030c 	add.w	r3, r0, #12
    7882:	2100      	movs	r1, #0
    7884:	6046      	str	r6, [r0, #4]
    7886:	462a      	mov	r2, r5
    7888:	4618      	mov	r0, r3
    788a:	6021      	str	r1, [r4, #0]
    788c:	60a3      	str	r3, [r4, #8]
    788e:	f7fd f8e7 	bl	4a60 <memset>
    7892:	4620      	mov	r0, r4
    7894:	bd70      	pop	{r4, r5, r6, pc}
    7896:	bf00      	nop

00007898 <__sfp>:
    7898:	f64a 03b4 	movw	r3, #43188	; 0xa8b4
    789c:	f2c0 0300 	movt	r3, #0
    78a0:	b570      	push	{r4, r5, r6, lr}
    78a2:	681d      	ldr	r5, [r3, #0]
    78a4:	4606      	mov	r6, r0
    78a6:	69ab      	ldr	r3, [r5, #24]
    78a8:	2b00      	cmp	r3, #0
    78aa:	d02a      	beq.n	7902 <__sfp+0x6a>
    78ac:	35d8      	adds	r5, #216	; 0xd8
    78ae:	686b      	ldr	r3, [r5, #4]
    78b0:	68ac      	ldr	r4, [r5, #8]
    78b2:	3b01      	subs	r3, #1
    78b4:	d503      	bpl.n	78be <__sfp+0x26>
    78b6:	e020      	b.n	78fa <__sfp+0x62>
    78b8:	3468      	adds	r4, #104	; 0x68
    78ba:	3b01      	subs	r3, #1
    78bc:	d41d      	bmi.n	78fa <__sfp+0x62>
    78be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    78c2:	2a00      	cmp	r2, #0
    78c4:	d1f8      	bne.n	78b8 <__sfp+0x20>
    78c6:	2500      	movs	r5, #0
    78c8:	f04f 33ff 	mov.w	r3, #4294967295
    78cc:	6665      	str	r5, [r4, #100]	; 0x64
    78ce:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    78d2:	81e3      	strh	r3, [r4, #14]
    78d4:	4629      	mov	r1, r5
    78d6:	f04f 0301 	mov.w	r3, #1
    78da:	6025      	str	r5, [r4, #0]
    78dc:	81a3      	strh	r3, [r4, #12]
    78de:	2208      	movs	r2, #8
    78e0:	60a5      	str	r5, [r4, #8]
    78e2:	6065      	str	r5, [r4, #4]
    78e4:	6125      	str	r5, [r4, #16]
    78e6:	6165      	str	r5, [r4, #20]
    78e8:	61a5      	str	r5, [r4, #24]
    78ea:	f7fd f8b9 	bl	4a60 <memset>
    78ee:	64e5      	str	r5, [r4, #76]	; 0x4c
    78f0:	6365      	str	r5, [r4, #52]	; 0x34
    78f2:	63a5      	str	r5, [r4, #56]	; 0x38
    78f4:	64a5      	str	r5, [r4, #72]	; 0x48
    78f6:	4620      	mov	r0, r4
    78f8:	bd70      	pop	{r4, r5, r6, pc}
    78fa:	6828      	ldr	r0, [r5, #0]
    78fc:	b128      	cbz	r0, 790a <__sfp+0x72>
    78fe:	4605      	mov	r5, r0
    7900:	e7d5      	b.n	78ae <__sfp+0x16>
    7902:	4628      	mov	r0, r5
    7904:	f000 f80c 	bl	7920 <__sinit>
    7908:	e7d0      	b.n	78ac <__sfp+0x14>
    790a:	4630      	mov	r0, r6
    790c:	2104      	movs	r1, #4
    790e:	f7ff ffab 	bl	7868 <__sfmoreglue>
    7912:	6028      	str	r0, [r5, #0]
    7914:	2800      	cmp	r0, #0
    7916:	d1f2      	bne.n	78fe <__sfp+0x66>
    7918:	230c      	movs	r3, #12
    791a:	4604      	mov	r4, r0
    791c:	6033      	str	r3, [r6, #0]
    791e:	e7ea      	b.n	78f6 <__sfp+0x5e>

00007920 <__sinit>:
    7920:	b570      	push	{r4, r5, r6, lr}
    7922:	6986      	ldr	r6, [r0, #24]
    7924:	4604      	mov	r4, r0
    7926:	b106      	cbz	r6, 792a <__sinit+0xa>
    7928:	bd70      	pop	{r4, r5, r6, pc}
    792a:	f647 0301 	movw	r3, #30721	; 0x7801
    792e:	2501      	movs	r5, #1
    7930:	f2c0 0300 	movt	r3, #0
    7934:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    7938:	6283      	str	r3, [r0, #40]	; 0x28
    793a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    793e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    7942:	6185      	str	r5, [r0, #24]
    7944:	f7ff ffa8 	bl	7898 <__sfp>
    7948:	6060      	str	r0, [r4, #4]
    794a:	4620      	mov	r0, r4
    794c:	f7ff ffa4 	bl	7898 <__sfp>
    7950:	60a0      	str	r0, [r4, #8]
    7952:	4620      	mov	r0, r4
    7954:	f7ff ffa0 	bl	7898 <__sfp>
    7958:	4632      	mov	r2, r6
    795a:	2104      	movs	r1, #4
    795c:	4623      	mov	r3, r4
    795e:	60e0      	str	r0, [r4, #12]
    7960:	6860      	ldr	r0, [r4, #4]
    7962:	f7ff ff59 	bl	7818 <std>
    7966:	462a      	mov	r2, r5
    7968:	68a0      	ldr	r0, [r4, #8]
    796a:	2109      	movs	r1, #9
    796c:	4623      	mov	r3, r4
    796e:	f7ff ff53 	bl	7818 <std>
    7972:	4623      	mov	r3, r4
    7974:	68e0      	ldr	r0, [r4, #12]
    7976:	2112      	movs	r1, #18
    7978:	2202      	movs	r2, #2
    797a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    797e:	e74b      	b.n	7818 <std>

00007980 <_malloc_trim_r>:
    7980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7982:	f240 1478 	movw	r4, #376	; 0x178
    7986:	f2c2 0400 	movt	r4, #8192	; 0x2000
    798a:	460f      	mov	r7, r1
    798c:	4605      	mov	r5, r0
    798e:	f000 fffd 	bl	898c <__malloc_lock>
    7992:	68a3      	ldr	r3, [r4, #8]
    7994:	685e      	ldr	r6, [r3, #4]
    7996:	f026 0603 	bic.w	r6, r6, #3
    799a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    799e:	330f      	adds	r3, #15
    79a0:	1bdf      	subs	r7, r3, r7
    79a2:	0b3f      	lsrs	r7, r7, #12
    79a4:	3f01      	subs	r7, #1
    79a6:	033f      	lsls	r7, r7, #12
    79a8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    79ac:	db07      	blt.n	79be <_malloc_trim_r+0x3e>
    79ae:	2100      	movs	r1, #0
    79b0:	4628      	mov	r0, r5
    79b2:	f001 fe95 	bl	96e0 <_sbrk_r>
    79b6:	68a3      	ldr	r3, [r4, #8]
    79b8:	18f3      	adds	r3, r6, r3
    79ba:	4283      	cmp	r3, r0
    79bc:	d004      	beq.n	79c8 <_malloc_trim_r+0x48>
    79be:	4628      	mov	r0, r5
    79c0:	f000 ffe6 	bl	8990 <__malloc_unlock>
    79c4:	2000      	movs	r0, #0
    79c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    79c8:	4279      	negs	r1, r7
    79ca:	4628      	mov	r0, r5
    79cc:	f001 fe88 	bl	96e0 <_sbrk_r>
    79d0:	f1b0 3fff 	cmp.w	r0, #4294967295
    79d4:	d010      	beq.n	79f8 <_malloc_trim_r+0x78>
    79d6:	68a2      	ldr	r2, [r4, #8]
    79d8:	f240 53c4 	movw	r3, #1476	; 0x5c4
    79dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79e0:	1bf6      	subs	r6, r6, r7
    79e2:	f046 0601 	orr.w	r6, r6, #1
    79e6:	4628      	mov	r0, r5
    79e8:	6056      	str	r6, [r2, #4]
    79ea:	681a      	ldr	r2, [r3, #0]
    79ec:	1bd7      	subs	r7, r2, r7
    79ee:	601f      	str	r7, [r3, #0]
    79f0:	f000 ffce 	bl	8990 <__malloc_unlock>
    79f4:	2001      	movs	r0, #1
    79f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    79f8:	2100      	movs	r1, #0
    79fa:	4628      	mov	r0, r5
    79fc:	f001 fe70 	bl	96e0 <_sbrk_r>
    7a00:	68a3      	ldr	r3, [r4, #8]
    7a02:	1ac2      	subs	r2, r0, r3
    7a04:	2a0f      	cmp	r2, #15
    7a06:	ddda      	ble.n	79be <_malloc_trim_r+0x3e>
    7a08:	f240 5480 	movw	r4, #1408	; 0x580
    7a0c:	f240 51c4 	movw	r1, #1476	; 0x5c4
    7a10:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7a14:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7a18:	f042 0201 	orr.w	r2, r2, #1
    7a1c:	6824      	ldr	r4, [r4, #0]
    7a1e:	1b00      	subs	r0, r0, r4
    7a20:	6008      	str	r0, [r1, #0]
    7a22:	605a      	str	r2, [r3, #4]
    7a24:	e7cb      	b.n	79be <_malloc_trim_r+0x3e>
    7a26:	bf00      	nop

00007a28 <_free_r>:
    7a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7a2c:	4605      	mov	r5, r0
    7a2e:	460c      	mov	r4, r1
    7a30:	2900      	cmp	r1, #0
    7a32:	f000 8088 	beq.w	7b46 <_free_r+0x11e>
    7a36:	f000 ffa9 	bl	898c <__malloc_lock>
    7a3a:	f1a4 0208 	sub.w	r2, r4, #8
    7a3e:	f240 1078 	movw	r0, #376	; 0x178
    7a42:	6856      	ldr	r6, [r2, #4]
    7a44:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7a48:	f026 0301 	bic.w	r3, r6, #1
    7a4c:	f8d0 c008 	ldr.w	ip, [r0, #8]
    7a50:	18d1      	adds	r1, r2, r3
    7a52:	458c      	cmp	ip, r1
    7a54:	684f      	ldr	r7, [r1, #4]
    7a56:	f027 0703 	bic.w	r7, r7, #3
    7a5a:	f000 8095 	beq.w	7b88 <_free_r+0x160>
    7a5e:	f016 0601 	ands.w	r6, r6, #1
    7a62:	604f      	str	r7, [r1, #4]
    7a64:	d05f      	beq.n	7b26 <_free_r+0xfe>
    7a66:	2600      	movs	r6, #0
    7a68:	19cc      	adds	r4, r1, r7
    7a6a:	6864      	ldr	r4, [r4, #4]
    7a6c:	f014 0f01 	tst.w	r4, #1
    7a70:	d106      	bne.n	7a80 <_free_r+0x58>
    7a72:	19db      	adds	r3, r3, r7
    7a74:	2e00      	cmp	r6, #0
    7a76:	d07a      	beq.n	7b6e <_free_r+0x146>
    7a78:	688c      	ldr	r4, [r1, #8]
    7a7a:	68c9      	ldr	r1, [r1, #12]
    7a7c:	608c      	str	r4, [r1, #8]
    7a7e:	60e1      	str	r1, [r4, #12]
    7a80:	f043 0101 	orr.w	r1, r3, #1
    7a84:	50d3      	str	r3, [r2, r3]
    7a86:	6051      	str	r1, [r2, #4]
    7a88:	2e00      	cmp	r6, #0
    7a8a:	d147      	bne.n	7b1c <_free_r+0xf4>
    7a8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    7a90:	d35b      	bcc.n	7b4a <_free_r+0x122>
    7a92:	0a59      	lsrs	r1, r3, #9
    7a94:	2904      	cmp	r1, #4
    7a96:	bf9e      	ittt	ls
    7a98:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    7a9c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    7aa0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7aa4:	d928      	bls.n	7af8 <_free_r+0xd0>
    7aa6:	2914      	cmp	r1, #20
    7aa8:	bf9c      	itt	ls
    7aaa:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    7aae:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7ab2:	d921      	bls.n	7af8 <_free_r+0xd0>
    7ab4:	2954      	cmp	r1, #84	; 0x54
    7ab6:	bf9e      	ittt	ls
    7ab8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    7abc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    7ac0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7ac4:	d918      	bls.n	7af8 <_free_r+0xd0>
    7ac6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    7aca:	bf9e      	ittt	ls
    7acc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    7ad0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    7ad4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7ad8:	d90e      	bls.n	7af8 <_free_r+0xd0>
    7ada:	f240 5c54 	movw	ip, #1364	; 0x554
    7ade:	4561      	cmp	r1, ip
    7ae0:	bf95      	itete	ls
    7ae2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    7ae6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    7aea:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    7aee:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    7af2:	bf98      	it	ls
    7af4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    7af8:	1904      	adds	r4, r0, r4
    7afa:	68a1      	ldr	r1, [r4, #8]
    7afc:	42a1      	cmp	r1, r4
    7afe:	d103      	bne.n	7b08 <_free_r+0xe0>
    7b00:	e064      	b.n	7bcc <_free_r+0x1a4>
    7b02:	6889      	ldr	r1, [r1, #8]
    7b04:	428c      	cmp	r4, r1
    7b06:	d004      	beq.n	7b12 <_free_r+0xea>
    7b08:	6848      	ldr	r0, [r1, #4]
    7b0a:	f020 0003 	bic.w	r0, r0, #3
    7b0e:	4283      	cmp	r3, r0
    7b10:	d3f7      	bcc.n	7b02 <_free_r+0xda>
    7b12:	68cb      	ldr	r3, [r1, #12]
    7b14:	60d3      	str	r3, [r2, #12]
    7b16:	6091      	str	r1, [r2, #8]
    7b18:	60ca      	str	r2, [r1, #12]
    7b1a:	609a      	str	r2, [r3, #8]
    7b1c:	4628      	mov	r0, r5
    7b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    7b22:	f000 bf35 	b.w	8990 <__malloc_unlock>
    7b26:	f854 4c08 	ldr.w	r4, [r4, #-8]
    7b2a:	f100 0c08 	add.w	ip, r0, #8
    7b2e:	1b12      	subs	r2, r2, r4
    7b30:	191b      	adds	r3, r3, r4
    7b32:	6894      	ldr	r4, [r2, #8]
    7b34:	4564      	cmp	r4, ip
    7b36:	d047      	beq.n	7bc8 <_free_r+0x1a0>
    7b38:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    7b3c:	f8cc 4008 	str.w	r4, [ip, #8]
    7b40:	f8c4 c00c 	str.w	ip, [r4, #12]
    7b44:	e790      	b.n	7a68 <_free_r+0x40>
    7b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7b4a:	08db      	lsrs	r3, r3, #3
    7b4c:	f04f 0c01 	mov.w	ip, #1
    7b50:	6846      	ldr	r6, [r0, #4]
    7b52:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    7b56:	109b      	asrs	r3, r3, #2
    7b58:	fa0c f303 	lsl.w	r3, ip, r3
    7b5c:	60d1      	str	r1, [r2, #12]
    7b5e:	688c      	ldr	r4, [r1, #8]
    7b60:	ea46 0303 	orr.w	r3, r6, r3
    7b64:	6043      	str	r3, [r0, #4]
    7b66:	6094      	str	r4, [r2, #8]
    7b68:	60e2      	str	r2, [r4, #12]
    7b6a:	608a      	str	r2, [r1, #8]
    7b6c:	e7d6      	b.n	7b1c <_free_r+0xf4>
    7b6e:	688c      	ldr	r4, [r1, #8]
    7b70:	4f1c      	ldr	r7, [pc, #112]	; (7be4 <_free_r+0x1bc>)
    7b72:	42bc      	cmp	r4, r7
    7b74:	d181      	bne.n	7a7a <_free_r+0x52>
    7b76:	50d3      	str	r3, [r2, r3]
    7b78:	f043 0301 	orr.w	r3, r3, #1
    7b7c:	60e2      	str	r2, [r4, #12]
    7b7e:	60a2      	str	r2, [r4, #8]
    7b80:	6053      	str	r3, [r2, #4]
    7b82:	6094      	str	r4, [r2, #8]
    7b84:	60d4      	str	r4, [r2, #12]
    7b86:	e7c9      	b.n	7b1c <_free_r+0xf4>
    7b88:	18fb      	adds	r3, r7, r3
    7b8a:	f016 0f01 	tst.w	r6, #1
    7b8e:	d107      	bne.n	7ba0 <_free_r+0x178>
    7b90:	f854 1c08 	ldr.w	r1, [r4, #-8]
    7b94:	1a52      	subs	r2, r2, r1
    7b96:	185b      	adds	r3, r3, r1
    7b98:	68d4      	ldr	r4, [r2, #12]
    7b9a:	6891      	ldr	r1, [r2, #8]
    7b9c:	60a1      	str	r1, [r4, #8]
    7b9e:	60cc      	str	r4, [r1, #12]
    7ba0:	f240 5184 	movw	r1, #1412	; 0x584
    7ba4:	6082      	str	r2, [r0, #8]
    7ba6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7baa:	f043 0001 	orr.w	r0, r3, #1
    7bae:	6050      	str	r0, [r2, #4]
    7bb0:	680a      	ldr	r2, [r1, #0]
    7bb2:	4293      	cmp	r3, r2
    7bb4:	d3b2      	bcc.n	7b1c <_free_r+0xf4>
    7bb6:	f240 53c0 	movw	r3, #1472	; 0x5c0
    7bba:	4628      	mov	r0, r5
    7bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7bc0:	6819      	ldr	r1, [r3, #0]
    7bc2:	f7ff fedd 	bl	7980 <_malloc_trim_r>
    7bc6:	e7a9      	b.n	7b1c <_free_r+0xf4>
    7bc8:	2601      	movs	r6, #1
    7bca:	e74d      	b.n	7a68 <_free_r+0x40>
    7bcc:	2601      	movs	r6, #1
    7bce:	6844      	ldr	r4, [r0, #4]
    7bd0:	ea4f 0cac 	mov.w	ip, ip, asr #2
    7bd4:	460b      	mov	r3, r1
    7bd6:	fa06 fc0c 	lsl.w	ip, r6, ip
    7bda:	ea44 040c 	orr.w	r4, r4, ip
    7bde:	6044      	str	r4, [r0, #4]
    7be0:	e798      	b.n	7b14 <_free_r+0xec>
    7be2:	bf00      	nop
    7be4:	20000180 	.word	0x20000180

00007be8 <__sfvwrite_r>:
    7be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7bec:	6893      	ldr	r3, [r2, #8]
    7bee:	b085      	sub	sp, #20
    7bf0:	4690      	mov	r8, r2
    7bf2:	460c      	mov	r4, r1
    7bf4:	9003      	str	r0, [sp, #12]
    7bf6:	2b00      	cmp	r3, #0
    7bf8:	d064      	beq.n	7cc4 <__sfvwrite_r+0xdc>
    7bfa:	8988      	ldrh	r0, [r1, #12]
    7bfc:	fa1f fa80 	uxth.w	sl, r0
    7c00:	f01a 0f08 	tst.w	sl, #8
    7c04:	f000 80a0 	beq.w	7d48 <__sfvwrite_r+0x160>
    7c08:	690b      	ldr	r3, [r1, #16]
    7c0a:	2b00      	cmp	r3, #0
    7c0c:	f000 809c 	beq.w	7d48 <__sfvwrite_r+0x160>
    7c10:	f01a 0b02 	ands.w	fp, sl, #2
    7c14:	f8d8 5000 	ldr.w	r5, [r8]
    7c18:	bf1c      	itt	ne
    7c1a:	f04f 0a00 	movne.w	sl, #0
    7c1e:	4657      	movne	r7, sl
    7c20:	d136      	bne.n	7c90 <__sfvwrite_r+0xa8>
    7c22:	f01a 0a01 	ands.w	sl, sl, #1
    7c26:	bf1d      	ittte	ne
    7c28:	46dc      	movne	ip, fp
    7c2a:	46d9      	movne	r9, fp
    7c2c:	465f      	movne	r7, fp
    7c2e:	4656      	moveq	r6, sl
    7c30:	d152      	bne.n	7cd8 <__sfvwrite_r+0xf0>
    7c32:	b326      	cbz	r6, 7c7e <__sfvwrite_r+0x96>
    7c34:	b280      	uxth	r0, r0
    7c36:	68a7      	ldr	r7, [r4, #8]
    7c38:	f410 7f00 	tst.w	r0, #512	; 0x200
    7c3c:	f000 808f 	beq.w	7d5e <__sfvwrite_r+0x176>
    7c40:	42be      	cmp	r6, r7
    7c42:	46bb      	mov	fp, r7
    7c44:	f080 80a7 	bcs.w	7d96 <__sfvwrite_r+0x1ae>
    7c48:	6820      	ldr	r0, [r4, #0]
    7c4a:	4637      	mov	r7, r6
    7c4c:	46b3      	mov	fp, r6
    7c4e:	465a      	mov	r2, fp
    7c50:	4651      	mov	r1, sl
    7c52:	f000 fe3f 	bl	88d4 <memmove>
    7c56:	68a2      	ldr	r2, [r4, #8]
    7c58:	6823      	ldr	r3, [r4, #0]
    7c5a:	46b1      	mov	r9, r6
    7c5c:	1bd7      	subs	r7, r2, r7
    7c5e:	60a7      	str	r7, [r4, #8]
    7c60:	4637      	mov	r7, r6
    7c62:	445b      	add	r3, fp
    7c64:	6023      	str	r3, [r4, #0]
    7c66:	f8d8 3008 	ldr.w	r3, [r8, #8]
    7c6a:	ebc9 0606 	rsb	r6, r9, r6
    7c6e:	44ca      	add	sl, r9
    7c70:	1bdf      	subs	r7, r3, r7
    7c72:	f8c8 7008 	str.w	r7, [r8, #8]
    7c76:	b32f      	cbz	r7, 7cc4 <__sfvwrite_r+0xdc>
    7c78:	89a0      	ldrh	r0, [r4, #12]
    7c7a:	2e00      	cmp	r6, #0
    7c7c:	d1da      	bne.n	7c34 <__sfvwrite_r+0x4c>
    7c7e:	f8d5 a000 	ldr.w	sl, [r5]
    7c82:	686e      	ldr	r6, [r5, #4]
    7c84:	3508      	adds	r5, #8
    7c86:	e7d4      	b.n	7c32 <__sfvwrite_r+0x4a>
    7c88:	f8d5 a000 	ldr.w	sl, [r5]
    7c8c:	686f      	ldr	r7, [r5, #4]
    7c8e:	3508      	adds	r5, #8
    7c90:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    7c94:	bf34      	ite	cc
    7c96:	463b      	movcc	r3, r7
    7c98:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    7c9c:	4652      	mov	r2, sl
    7c9e:	9803      	ldr	r0, [sp, #12]
    7ca0:	2f00      	cmp	r7, #0
    7ca2:	d0f1      	beq.n	7c88 <__sfvwrite_r+0xa0>
    7ca4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    7ca6:	6a21      	ldr	r1, [r4, #32]
    7ca8:	47b0      	blx	r6
    7caa:	2800      	cmp	r0, #0
    7cac:	4482      	add	sl, r0
    7cae:	ebc0 0707 	rsb	r7, r0, r7
    7cb2:	f340 80ec 	ble.w	7e8e <__sfvwrite_r+0x2a6>
    7cb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    7cba:	1a18      	subs	r0, r3, r0
    7cbc:	f8c8 0008 	str.w	r0, [r8, #8]
    7cc0:	2800      	cmp	r0, #0
    7cc2:	d1e5      	bne.n	7c90 <__sfvwrite_r+0xa8>
    7cc4:	2000      	movs	r0, #0
    7cc6:	b005      	add	sp, #20
    7cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7ccc:	f8d5 9000 	ldr.w	r9, [r5]
    7cd0:	f04f 0c00 	mov.w	ip, #0
    7cd4:	686f      	ldr	r7, [r5, #4]
    7cd6:	3508      	adds	r5, #8
    7cd8:	2f00      	cmp	r7, #0
    7cda:	d0f7      	beq.n	7ccc <__sfvwrite_r+0xe4>
    7cdc:	f1bc 0f00 	cmp.w	ip, #0
    7ce0:	f000 80b5 	beq.w	7e4e <__sfvwrite_r+0x266>
    7ce4:	6963      	ldr	r3, [r4, #20]
    7ce6:	45bb      	cmp	fp, r7
    7ce8:	bf34      	ite	cc
    7cea:	46da      	movcc	sl, fp
    7cec:	46ba      	movcs	sl, r7
    7cee:	68a6      	ldr	r6, [r4, #8]
    7cf0:	6820      	ldr	r0, [r4, #0]
    7cf2:	6922      	ldr	r2, [r4, #16]
    7cf4:	199e      	adds	r6, r3, r6
    7cf6:	4290      	cmp	r0, r2
    7cf8:	bf94      	ite	ls
    7cfa:	2200      	movls	r2, #0
    7cfc:	2201      	movhi	r2, #1
    7cfe:	45b2      	cmp	sl, r6
    7d00:	bfd4      	ite	le
    7d02:	2200      	movle	r2, #0
    7d04:	f002 0201 	andgt.w	r2, r2, #1
    7d08:	2a00      	cmp	r2, #0
    7d0a:	f040 80ae 	bne.w	7e6a <__sfvwrite_r+0x282>
    7d0e:	459a      	cmp	sl, r3
    7d10:	f2c0 8082 	blt.w	7e18 <__sfvwrite_r+0x230>
    7d14:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    7d16:	464a      	mov	r2, r9
    7d18:	f8cd c004 	str.w	ip, [sp, #4]
    7d1c:	9803      	ldr	r0, [sp, #12]
    7d1e:	6a21      	ldr	r1, [r4, #32]
    7d20:	47b0      	blx	r6
    7d22:	f8dd c004 	ldr.w	ip, [sp, #4]
    7d26:	1e06      	subs	r6, r0, #0
    7d28:	f340 80b1 	ble.w	7e8e <__sfvwrite_r+0x2a6>
    7d2c:	ebbb 0b06 	subs.w	fp, fp, r6
    7d30:	f000 8086 	beq.w	7e40 <__sfvwrite_r+0x258>
    7d34:	f8d8 3008 	ldr.w	r3, [r8, #8]
    7d38:	44b1      	add	r9, r6
    7d3a:	1bbf      	subs	r7, r7, r6
    7d3c:	1b9e      	subs	r6, r3, r6
    7d3e:	f8c8 6008 	str.w	r6, [r8, #8]
    7d42:	2e00      	cmp	r6, #0
    7d44:	d1c8      	bne.n	7cd8 <__sfvwrite_r+0xf0>
    7d46:	e7bd      	b.n	7cc4 <__sfvwrite_r+0xdc>
    7d48:	9803      	ldr	r0, [sp, #12]
    7d4a:	4621      	mov	r1, r4
    7d4c:	f7fe fc18 	bl	6580 <__swsetup_r>
    7d50:	2800      	cmp	r0, #0
    7d52:	f040 80d4 	bne.w	7efe <__sfvwrite_r+0x316>
    7d56:	89a0      	ldrh	r0, [r4, #12]
    7d58:	fa1f fa80 	uxth.w	sl, r0
    7d5c:	e758      	b.n	7c10 <__sfvwrite_r+0x28>
    7d5e:	6820      	ldr	r0, [r4, #0]
    7d60:	46b9      	mov	r9, r7
    7d62:	6923      	ldr	r3, [r4, #16]
    7d64:	4298      	cmp	r0, r3
    7d66:	bf94      	ite	ls
    7d68:	2300      	movls	r3, #0
    7d6a:	2301      	movhi	r3, #1
    7d6c:	42b7      	cmp	r7, r6
    7d6e:	bf2c      	ite	cs
    7d70:	2300      	movcs	r3, #0
    7d72:	f003 0301 	andcc.w	r3, r3, #1
    7d76:	2b00      	cmp	r3, #0
    7d78:	f040 809d 	bne.w	7eb6 <__sfvwrite_r+0x2ce>
    7d7c:	6963      	ldr	r3, [r4, #20]
    7d7e:	429e      	cmp	r6, r3
    7d80:	f0c0 808c 	bcc.w	7e9c <__sfvwrite_r+0x2b4>
    7d84:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    7d86:	4652      	mov	r2, sl
    7d88:	9803      	ldr	r0, [sp, #12]
    7d8a:	6a21      	ldr	r1, [r4, #32]
    7d8c:	47b8      	blx	r7
    7d8e:	1e07      	subs	r7, r0, #0
    7d90:	dd7d      	ble.n	7e8e <__sfvwrite_r+0x2a6>
    7d92:	46b9      	mov	r9, r7
    7d94:	e767      	b.n	7c66 <__sfvwrite_r+0x7e>
    7d96:	f410 6f90 	tst.w	r0, #1152	; 0x480
    7d9a:	bf08      	it	eq
    7d9c:	6820      	ldreq	r0, [r4, #0]
    7d9e:	f43f af56 	beq.w	7c4e <__sfvwrite_r+0x66>
    7da2:	6962      	ldr	r2, [r4, #20]
    7da4:	6921      	ldr	r1, [r4, #16]
    7da6:	6823      	ldr	r3, [r4, #0]
    7da8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    7dac:	1a5b      	subs	r3, r3, r1
    7dae:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    7db2:	f103 0c01 	add.w	ip, r3, #1
    7db6:	44b4      	add	ip, r6
    7db8:	ea4f 0969 	mov.w	r9, r9, asr #1
    7dbc:	45e1      	cmp	r9, ip
    7dbe:	464a      	mov	r2, r9
    7dc0:	bf3c      	itt	cc
    7dc2:	46e1      	movcc	r9, ip
    7dc4:	464a      	movcc	r2, r9
    7dc6:	f410 6f80 	tst.w	r0, #1024	; 0x400
    7dca:	f000 8083 	beq.w	7ed4 <__sfvwrite_r+0x2ec>
    7dce:	4611      	mov	r1, r2
    7dd0:	9803      	ldr	r0, [sp, #12]
    7dd2:	9302      	str	r3, [sp, #8]
    7dd4:	f000 f9aa 	bl	812c <_malloc_r>
    7dd8:	9b02      	ldr	r3, [sp, #8]
    7dda:	2800      	cmp	r0, #0
    7ddc:	f000 8099 	beq.w	7f12 <__sfvwrite_r+0x32a>
    7de0:	461a      	mov	r2, r3
    7de2:	6921      	ldr	r1, [r4, #16]
    7de4:	9302      	str	r3, [sp, #8]
    7de6:	9001      	str	r0, [sp, #4]
    7de8:	f000 fcac 	bl	8744 <memcpy>
    7dec:	89a2      	ldrh	r2, [r4, #12]
    7dee:	9b02      	ldr	r3, [sp, #8]
    7df0:	f8dd c004 	ldr.w	ip, [sp, #4]
    7df4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    7df8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    7dfc:	81a2      	strh	r2, [r4, #12]
    7dfe:	ebc3 0209 	rsb	r2, r3, r9
    7e02:	eb0c 0003 	add.w	r0, ip, r3
    7e06:	4637      	mov	r7, r6
    7e08:	46b3      	mov	fp, r6
    7e0a:	60a2      	str	r2, [r4, #8]
    7e0c:	f8c4 c010 	str.w	ip, [r4, #16]
    7e10:	6020      	str	r0, [r4, #0]
    7e12:	f8c4 9014 	str.w	r9, [r4, #20]
    7e16:	e71a      	b.n	7c4e <__sfvwrite_r+0x66>
    7e18:	4652      	mov	r2, sl
    7e1a:	4649      	mov	r1, r9
    7e1c:	4656      	mov	r6, sl
    7e1e:	f8cd c004 	str.w	ip, [sp, #4]
    7e22:	f000 fd57 	bl	88d4 <memmove>
    7e26:	68a2      	ldr	r2, [r4, #8]
    7e28:	6823      	ldr	r3, [r4, #0]
    7e2a:	ebbb 0b06 	subs.w	fp, fp, r6
    7e2e:	ebca 0202 	rsb	r2, sl, r2
    7e32:	f8dd c004 	ldr.w	ip, [sp, #4]
    7e36:	4453      	add	r3, sl
    7e38:	60a2      	str	r2, [r4, #8]
    7e3a:	6023      	str	r3, [r4, #0]
    7e3c:	f47f af7a 	bne.w	7d34 <__sfvwrite_r+0x14c>
    7e40:	9803      	ldr	r0, [sp, #12]
    7e42:	4621      	mov	r1, r4
    7e44:	f7ff fbfc 	bl	7640 <_fflush_r>
    7e48:	bb08      	cbnz	r0, 7e8e <__sfvwrite_r+0x2a6>
    7e4a:	46dc      	mov	ip, fp
    7e4c:	e772      	b.n	7d34 <__sfvwrite_r+0x14c>
    7e4e:	4648      	mov	r0, r9
    7e50:	210a      	movs	r1, #10
    7e52:	463a      	mov	r2, r7
    7e54:	f000 fc3c 	bl	86d0 <memchr>
    7e58:	2800      	cmp	r0, #0
    7e5a:	d04b      	beq.n	7ef4 <__sfvwrite_r+0x30c>
    7e5c:	f100 0b01 	add.w	fp, r0, #1
    7e60:	f04f 0c01 	mov.w	ip, #1
    7e64:	ebc9 0b0b 	rsb	fp, r9, fp
    7e68:	e73c      	b.n	7ce4 <__sfvwrite_r+0xfc>
    7e6a:	4649      	mov	r1, r9
    7e6c:	4632      	mov	r2, r6
    7e6e:	f8cd c004 	str.w	ip, [sp, #4]
    7e72:	f000 fd2f 	bl	88d4 <memmove>
    7e76:	6823      	ldr	r3, [r4, #0]
    7e78:	4621      	mov	r1, r4
    7e7a:	9803      	ldr	r0, [sp, #12]
    7e7c:	199b      	adds	r3, r3, r6
    7e7e:	6023      	str	r3, [r4, #0]
    7e80:	f7ff fbde 	bl	7640 <_fflush_r>
    7e84:	f8dd c004 	ldr.w	ip, [sp, #4]
    7e88:	2800      	cmp	r0, #0
    7e8a:	f43f af4f 	beq.w	7d2c <__sfvwrite_r+0x144>
    7e8e:	89a3      	ldrh	r3, [r4, #12]
    7e90:	f04f 30ff 	mov.w	r0, #4294967295
    7e94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7e98:	81a3      	strh	r3, [r4, #12]
    7e9a:	e714      	b.n	7cc6 <__sfvwrite_r+0xde>
    7e9c:	4632      	mov	r2, r6
    7e9e:	4651      	mov	r1, sl
    7ea0:	f000 fd18 	bl	88d4 <memmove>
    7ea4:	68a2      	ldr	r2, [r4, #8]
    7ea6:	6823      	ldr	r3, [r4, #0]
    7ea8:	4637      	mov	r7, r6
    7eaa:	1b92      	subs	r2, r2, r6
    7eac:	46b1      	mov	r9, r6
    7eae:	199b      	adds	r3, r3, r6
    7eb0:	60a2      	str	r2, [r4, #8]
    7eb2:	6023      	str	r3, [r4, #0]
    7eb4:	e6d7      	b.n	7c66 <__sfvwrite_r+0x7e>
    7eb6:	4651      	mov	r1, sl
    7eb8:	463a      	mov	r2, r7
    7eba:	f000 fd0b 	bl	88d4 <memmove>
    7ebe:	6823      	ldr	r3, [r4, #0]
    7ec0:	9803      	ldr	r0, [sp, #12]
    7ec2:	4621      	mov	r1, r4
    7ec4:	19db      	adds	r3, r3, r7
    7ec6:	6023      	str	r3, [r4, #0]
    7ec8:	f7ff fbba 	bl	7640 <_fflush_r>
    7ecc:	2800      	cmp	r0, #0
    7ece:	f43f aeca 	beq.w	7c66 <__sfvwrite_r+0x7e>
    7ed2:	e7dc      	b.n	7e8e <__sfvwrite_r+0x2a6>
    7ed4:	9803      	ldr	r0, [sp, #12]
    7ed6:	9302      	str	r3, [sp, #8]
    7ed8:	f001 fa08 	bl	92ec <_realloc_r>
    7edc:	9b02      	ldr	r3, [sp, #8]
    7ede:	4684      	mov	ip, r0
    7ee0:	2800      	cmp	r0, #0
    7ee2:	d18c      	bne.n	7dfe <__sfvwrite_r+0x216>
    7ee4:	6921      	ldr	r1, [r4, #16]
    7ee6:	9803      	ldr	r0, [sp, #12]
    7ee8:	f7ff fd9e 	bl	7a28 <_free_r>
    7eec:	9903      	ldr	r1, [sp, #12]
    7eee:	230c      	movs	r3, #12
    7ef0:	600b      	str	r3, [r1, #0]
    7ef2:	e7cc      	b.n	7e8e <__sfvwrite_r+0x2a6>
    7ef4:	f107 0b01 	add.w	fp, r7, #1
    7ef8:	f04f 0c01 	mov.w	ip, #1
    7efc:	e6f2      	b.n	7ce4 <__sfvwrite_r+0xfc>
    7efe:	9903      	ldr	r1, [sp, #12]
    7f00:	2209      	movs	r2, #9
    7f02:	89a3      	ldrh	r3, [r4, #12]
    7f04:	f04f 30ff 	mov.w	r0, #4294967295
    7f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7f0c:	600a      	str	r2, [r1, #0]
    7f0e:	81a3      	strh	r3, [r4, #12]
    7f10:	e6d9      	b.n	7cc6 <__sfvwrite_r+0xde>
    7f12:	9a03      	ldr	r2, [sp, #12]
    7f14:	230c      	movs	r3, #12
    7f16:	6013      	str	r3, [r2, #0]
    7f18:	e7b9      	b.n	7e8e <__sfvwrite_r+0x2a6>
    7f1a:	bf00      	nop

00007f1c <_fwalk_reent>:
    7f1c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    7f20:	4607      	mov	r7, r0
    7f22:	468a      	mov	sl, r1
    7f24:	f7ff fc48 	bl	77b8 <__sfp_lock_acquire>
    7f28:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    7f2c:	bf08      	it	eq
    7f2e:	46b0      	moveq	r8, r6
    7f30:	d018      	beq.n	7f64 <_fwalk_reent+0x48>
    7f32:	f04f 0800 	mov.w	r8, #0
    7f36:	6875      	ldr	r5, [r6, #4]
    7f38:	68b4      	ldr	r4, [r6, #8]
    7f3a:	3d01      	subs	r5, #1
    7f3c:	d40f      	bmi.n	7f5e <_fwalk_reent+0x42>
    7f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7f42:	b14b      	cbz	r3, 7f58 <_fwalk_reent+0x3c>
    7f44:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7f48:	4621      	mov	r1, r4
    7f4a:	4638      	mov	r0, r7
    7f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
    7f50:	d002      	beq.n	7f58 <_fwalk_reent+0x3c>
    7f52:	47d0      	blx	sl
    7f54:	ea48 0800 	orr.w	r8, r8, r0
    7f58:	3468      	adds	r4, #104	; 0x68
    7f5a:	3d01      	subs	r5, #1
    7f5c:	d5ef      	bpl.n	7f3e <_fwalk_reent+0x22>
    7f5e:	6836      	ldr	r6, [r6, #0]
    7f60:	2e00      	cmp	r6, #0
    7f62:	d1e8      	bne.n	7f36 <_fwalk_reent+0x1a>
    7f64:	f7ff fc2a 	bl	77bc <__sfp_lock_release>
    7f68:	4640      	mov	r0, r8
    7f6a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    7f6e:	bf00      	nop

00007f70 <_fwalk>:
    7f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7f74:	4606      	mov	r6, r0
    7f76:	4688      	mov	r8, r1
    7f78:	f7ff fc1e 	bl	77b8 <__sfp_lock_acquire>
    7f7c:	36d8      	adds	r6, #216	; 0xd8
    7f7e:	bf08      	it	eq
    7f80:	4637      	moveq	r7, r6
    7f82:	d015      	beq.n	7fb0 <_fwalk+0x40>
    7f84:	2700      	movs	r7, #0
    7f86:	6875      	ldr	r5, [r6, #4]
    7f88:	68b4      	ldr	r4, [r6, #8]
    7f8a:	3d01      	subs	r5, #1
    7f8c:	d40d      	bmi.n	7faa <_fwalk+0x3a>
    7f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7f92:	b13b      	cbz	r3, 7fa4 <_fwalk+0x34>
    7f94:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7f98:	4620      	mov	r0, r4
    7f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
    7f9e:	d001      	beq.n	7fa4 <_fwalk+0x34>
    7fa0:	47c0      	blx	r8
    7fa2:	4307      	orrs	r7, r0
    7fa4:	3468      	adds	r4, #104	; 0x68
    7fa6:	3d01      	subs	r5, #1
    7fa8:	d5f1      	bpl.n	7f8e <_fwalk+0x1e>
    7faa:	6836      	ldr	r6, [r6, #0]
    7fac:	2e00      	cmp	r6, #0
    7fae:	d1ea      	bne.n	7f86 <_fwalk+0x16>
    7fb0:	f7ff fc04 	bl	77bc <__sfp_lock_release>
    7fb4:	4638      	mov	r0, r7
    7fb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7fba:	bf00      	nop

00007fbc <__locale_charset>:
    7fbc:	f64a 1390 	movw	r3, #43408	; 0xa990
    7fc0:	f2c0 0300 	movt	r3, #0
    7fc4:	6818      	ldr	r0, [r3, #0]
    7fc6:	4770      	bx	lr

00007fc8 <_localeconv_r>:
    7fc8:	4800      	ldr	r0, [pc, #0]	; (7fcc <_localeconv_r+0x4>)
    7fca:	4770      	bx	lr
    7fcc:	0000a994 	.word	0x0000a994

00007fd0 <localeconv>:
    7fd0:	4800      	ldr	r0, [pc, #0]	; (7fd4 <localeconv+0x4>)
    7fd2:	4770      	bx	lr
    7fd4:	0000a994 	.word	0x0000a994

00007fd8 <_setlocale_r>:
    7fd8:	b570      	push	{r4, r5, r6, lr}
    7fda:	4605      	mov	r5, r0
    7fdc:	460e      	mov	r6, r1
    7fde:	4614      	mov	r4, r2
    7fe0:	b172      	cbz	r2, 8000 <_setlocale_r+0x28>
    7fe2:	f64a 01b8 	movw	r1, #43192	; 0xa8b8
    7fe6:	4610      	mov	r0, r2
    7fe8:	f2c0 0100 	movt	r1, #0
    7fec:	f001 fbd4 	bl	9798 <strcmp>
    7ff0:	b958      	cbnz	r0, 800a <_setlocale_r+0x32>
    7ff2:	f64a 00b8 	movw	r0, #43192	; 0xa8b8
    7ff6:	622c      	str	r4, [r5, #32]
    7ff8:	f2c0 0000 	movt	r0, #0
    7ffc:	61ee      	str	r6, [r5, #28]
    7ffe:	bd70      	pop	{r4, r5, r6, pc}
    8000:	f64a 00b8 	movw	r0, #43192	; 0xa8b8
    8004:	f2c0 0000 	movt	r0, #0
    8008:	bd70      	pop	{r4, r5, r6, pc}
    800a:	f64a 01ec 	movw	r1, #43244	; 0xa8ec
    800e:	4620      	mov	r0, r4
    8010:	f2c0 0100 	movt	r1, #0
    8014:	f001 fbc0 	bl	9798 <strcmp>
    8018:	2800      	cmp	r0, #0
    801a:	d0ea      	beq.n	7ff2 <_setlocale_r+0x1a>
    801c:	2000      	movs	r0, #0
    801e:	bd70      	pop	{r4, r5, r6, pc}

00008020 <setlocale>:
    8020:	f240 0384 	movw	r3, #132	; 0x84
    8024:	460a      	mov	r2, r1
    8026:	f2c2 0300 	movt	r3, #8192	; 0x2000
    802a:	4601      	mov	r1, r0
    802c:	6818      	ldr	r0, [r3, #0]
    802e:	e7d3      	b.n	7fd8 <_setlocale_r>

00008030 <__smakebuf_r>:
    8030:	898b      	ldrh	r3, [r1, #12]
    8032:	b5f0      	push	{r4, r5, r6, r7, lr}
    8034:	460c      	mov	r4, r1
    8036:	b29a      	uxth	r2, r3
    8038:	b091      	sub	sp, #68	; 0x44
    803a:	f012 0f02 	tst.w	r2, #2
    803e:	4605      	mov	r5, r0
    8040:	d141      	bne.n	80c6 <__smakebuf_r+0x96>
    8042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8046:	2900      	cmp	r1, #0
    8048:	db18      	blt.n	807c <__smakebuf_r+0x4c>
    804a:	aa01      	add	r2, sp, #4
    804c:	f001 fd6a 	bl	9b24 <_fstat_r>
    8050:	2800      	cmp	r0, #0
    8052:	db11      	blt.n	8078 <__smakebuf_r+0x48>
    8054:	9b02      	ldr	r3, [sp, #8]
    8056:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    805a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    805e:	bf14      	ite	ne
    8060:	2700      	movne	r7, #0
    8062:	2701      	moveq	r7, #1
    8064:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    8068:	d040      	beq.n	80ec <__smakebuf_r+0xbc>
    806a:	89a3      	ldrh	r3, [r4, #12]
    806c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    8070:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    8074:	81a3      	strh	r3, [r4, #12]
    8076:	e00b      	b.n	8090 <__smakebuf_r+0x60>
    8078:	89a3      	ldrh	r3, [r4, #12]
    807a:	b29a      	uxth	r2, r3
    807c:	f012 0f80 	tst.w	r2, #128	; 0x80
    8080:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    8084:	bf0c      	ite	eq
    8086:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    808a:	2640      	movne	r6, #64	; 0x40
    808c:	2700      	movs	r7, #0
    808e:	81a3      	strh	r3, [r4, #12]
    8090:	4628      	mov	r0, r5
    8092:	4631      	mov	r1, r6
    8094:	f000 f84a 	bl	812c <_malloc_r>
    8098:	b170      	cbz	r0, 80b8 <__smakebuf_r+0x88>
    809a:	89a1      	ldrh	r1, [r4, #12]
    809c:	f647 0201 	movw	r2, #30721	; 0x7801
    80a0:	f2c0 0200 	movt	r2, #0
    80a4:	6120      	str	r0, [r4, #16]
    80a6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    80aa:	6166      	str	r6, [r4, #20]
    80ac:	62aa      	str	r2, [r5, #40]	; 0x28
    80ae:	81a1      	strh	r1, [r4, #12]
    80b0:	6020      	str	r0, [r4, #0]
    80b2:	b97f      	cbnz	r7, 80d4 <__smakebuf_r+0xa4>
    80b4:	b011      	add	sp, #68	; 0x44
    80b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    80b8:	89a3      	ldrh	r3, [r4, #12]
    80ba:	f413 7f00 	tst.w	r3, #512	; 0x200
    80be:	d1f9      	bne.n	80b4 <__smakebuf_r+0x84>
    80c0:	f043 0302 	orr.w	r3, r3, #2
    80c4:	81a3      	strh	r3, [r4, #12]
    80c6:	f104 0347 	add.w	r3, r4, #71	; 0x47
    80ca:	6123      	str	r3, [r4, #16]
    80cc:	6023      	str	r3, [r4, #0]
    80ce:	2301      	movs	r3, #1
    80d0:	6163      	str	r3, [r4, #20]
    80d2:	e7ef      	b.n	80b4 <__smakebuf_r+0x84>
    80d4:	4628      	mov	r0, r5
    80d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    80da:	f001 fd39 	bl	9b50 <_isatty_r>
    80de:	2800      	cmp	r0, #0
    80e0:	d0e8      	beq.n	80b4 <__smakebuf_r+0x84>
    80e2:	89a3      	ldrh	r3, [r4, #12]
    80e4:	f043 0301 	orr.w	r3, r3, #1
    80e8:	81a3      	strh	r3, [r4, #12]
    80ea:	e7e3      	b.n	80b4 <__smakebuf_r+0x84>
    80ec:	f249 7311 	movw	r3, #38673	; 0x9711
    80f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    80f2:	f2c0 0300 	movt	r3, #0
    80f6:	429a      	cmp	r2, r3
    80f8:	d1b7      	bne.n	806a <__smakebuf_r+0x3a>
    80fa:	89a2      	ldrh	r2, [r4, #12]
    80fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    8100:	461e      	mov	r6, r3
    8102:	6523      	str	r3, [r4, #80]	; 0x50
    8104:	ea42 0303 	orr.w	r3, r2, r3
    8108:	81a3      	strh	r3, [r4, #12]
    810a:	e7c1      	b.n	8090 <__smakebuf_r+0x60>

0000810c <free>:
    810c:	f240 0384 	movw	r3, #132	; 0x84
    8110:	4601      	mov	r1, r0
    8112:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8116:	6818      	ldr	r0, [r3, #0]
    8118:	f7ff bc86 	b.w	7a28 <_free_r>

0000811c <malloc>:
    811c:	f240 0384 	movw	r3, #132	; 0x84
    8120:	4601      	mov	r1, r0
    8122:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8126:	6818      	ldr	r0, [r3, #0]
    8128:	f000 b800 	b.w	812c <_malloc_r>

0000812c <_malloc_r>:
    812c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8130:	f101 040b 	add.w	r4, r1, #11
    8134:	2c16      	cmp	r4, #22
    8136:	b083      	sub	sp, #12
    8138:	4606      	mov	r6, r0
    813a:	d82f      	bhi.n	819c <_malloc_r+0x70>
    813c:	2300      	movs	r3, #0
    813e:	2410      	movs	r4, #16
    8140:	428c      	cmp	r4, r1
    8142:	bf2c      	ite	cs
    8144:	4619      	movcs	r1, r3
    8146:	f043 0101 	orrcc.w	r1, r3, #1
    814a:	2900      	cmp	r1, #0
    814c:	d130      	bne.n	81b0 <_malloc_r+0x84>
    814e:	4630      	mov	r0, r6
    8150:	f000 fc1c 	bl	898c <__malloc_lock>
    8154:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    8158:	d22e      	bcs.n	81b8 <_malloc_r+0x8c>
    815a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    815e:	f240 1578 	movw	r5, #376	; 0x178
    8162:	f2c2 0500 	movt	r5, #8192	; 0x2000
    8166:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    816a:	68d3      	ldr	r3, [r2, #12]
    816c:	4293      	cmp	r3, r2
    816e:	f000 8206 	beq.w	857e <_malloc_r+0x452>
    8172:	685a      	ldr	r2, [r3, #4]
    8174:	f103 0508 	add.w	r5, r3, #8
    8178:	68d9      	ldr	r1, [r3, #12]
    817a:	4630      	mov	r0, r6
    817c:	f022 0c03 	bic.w	ip, r2, #3
    8180:	689a      	ldr	r2, [r3, #8]
    8182:	4463      	add	r3, ip
    8184:	685c      	ldr	r4, [r3, #4]
    8186:	608a      	str	r2, [r1, #8]
    8188:	f044 0401 	orr.w	r4, r4, #1
    818c:	60d1      	str	r1, [r2, #12]
    818e:	605c      	str	r4, [r3, #4]
    8190:	f000 fbfe 	bl	8990 <__malloc_unlock>
    8194:	4628      	mov	r0, r5
    8196:	b003      	add	sp, #12
    8198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    819c:	f024 0407 	bic.w	r4, r4, #7
    81a0:	0fe3      	lsrs	r3, r4, #31
    81a2:	428c      	cmp	r4, r1
    81a4:	bf2c      	ite	cs
    81a6:	4619      	movcs	r1, r3
    81a8:	f043 0101 	orrcc.w	r1, r3, #1
    81ac:	2900      	cmp	r1, #0
    81ae:	d0ce      	beq.n	814e <_malloc_r+0x22>
    81b0:	230c      	movs	r3, #12
    81b2:	2500      	movs	r5, #0
    81b4:	6033      	str	r3, [r6, #0]
    81b6:	e7ed      	b.n	8194 <_malloc_r+0x68>
    81b8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    81bc:	bf04      	itt	eq
    81be:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    81c2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    81c6:	f040 8090 	bne.w	82ea <_malloc_r+0x1be>
    81ca:	f240 1578 	movw	r5, #376	; 0x178
    81ce:	f2c2 0500 	movt	r5, #8192	; 0x2000
    81d2:	1828      	adds	r0, r5, r0
    81d4:	68c3      	ldr	r3, [r0, #12]
    81d6:	4298      	cmp	r0, r3
    81d8:	d106      	bne.n	81e8 <_malloc_r+0xbc>
    81da:	e00d      	b.n	81f8 <_malloc_r+0xcc>
    81dc:	2a00      	cmp	r2, #0
    81de:	f280 816f 	bge.w	84c0 <_malloc_r+0x394>
    81e2:	68db      	ldr	r3, [r3, #12]
    81e4:	4298      	cmp	r0, r3
    81e6:	d007      	beq.n	81f8 <_malloc_r+0xcc>
    81e8:	6859      	ldr	r1, [r3, #4]
    81ea:	f021 0103 	bic.w	r1, r1, #3
    81ee:	1b0a      	subs	r2, r1, r4
    81f0:	2a0f      	cmp	r2, #15
    81f2:	ddf3      	ble.n	81dc <_malloc_r+0xb0>
    81f4:	f10e 3eff 	add.w	lr, lr, #4294967295
    81f8:	f10e 0e01 	add.w	lr, lr, #1
    81fc:	f240 1778 	movw	r7, #376	; 0x178
    8200:	f2c2 0700 	movt	r7, #8192	; 0x2000
    8204:	f107 0108 	add.w	r1, r7, #8
    8208:	688b      	ldr	r3, [r1, #8]
    820a:	4299      	cmp	r1, r3
    820c:	bf08      	it	eq
    820e:	687a      	ldreq	r2, [r7, #4]
    8210:	d026      	beq.n	8260 <_malloc_r+0x134>
    8212:	685a      	ldr	r2, [r3, #4]
    8214:	f022 0c03 	bic.w	ip, r2, #3
    8218:	ebc4 020c 	rsb	r2, r4, ip
    821c:	2a0f      	cmp	r2, #15
    821e:	f300 8194 	bgt.w	854a <_malloc_r+0x41e>
    8222:	2a00      	cmp	r2, #0
    8224:	60c9      	str	r1, [r1, #12]
    8226:	6089      	str	r1, [r1, #8]
    8228:	f280 8099 	bge.w	835e <_malloc_r+0x232>
    822c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    8230:	f080 8165 	bcs.w	84fe <_malloc_r+0x3d2>
    8234:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    8238:	f04f 0a01 	mov.w	sl, #1
    823c:	687a      	ldr	r2, [r7, #4]
    823e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    8242:	ea4f 0cac 	mov.w	ip, ip, asr #2
    8246:	fa0a fc0c 	lsl.w	ip, sl, ip
    824a:	60d8      	str	r0, [r3, #12]
    824c:	f8d0 8008 	ldr.w	r8, [r0, #8]
    8250:	ea4c 0202 	orr.w	r2, ip, r2
    8254:	607a      	str	r2, [r7, #4]
    8256:	f8c3 8008 	str.w	r8, [r3, #8]
    825a:	f8c8 300c 	str.w	r3, [r8, #12]
    825e:	6083      	str	r3, [r0, #8]
    8260:	f04f 0c01 	mov.w	ip, #1
    8264:	ea4f 03ae 	mov.w	r3, lr, asr #2
    8268:	fa0c fc03 	lsl.w	ip, ip, r3
    826c:	4594      	cmp	ip, r2
    826e:	f200 8082 	bhi.w	8376 <_malloc_r+0x24a>
    8272:	ea12 0f0c 	tst.w	r2, ip
    8276:	d108      	bne.n	828a <_malloc_r+0x15e>
    8278:	f02e 0e03 	bic.w	lr, lr, #3
    827c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    8280:	f10e 0e04 	add.w	lr, lr, #4
    8284:	ea12 0f0c 	tst.w	r2, ip
    8288:	d0f8      	beq.n	827c <_malloc_r+0x150>
    828a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    828e:	46f2      	mov	sl, lr
    8290:	46c8      	mov	r8, r9
    8292:	f8d8 300c 	ldr.w	r3, [r8, #12]
    8296:	4598      	cmp	r8, r3
    8298:	d107      	bne.n	82aa <_malloc_r+0x17e>
    829a:	e168      	b.n	856e <_malloc_r+0x442>
    829c:	2a00      	cmp	r2, #0
    829e:	f280 8178 	bge.w	8592 <_malloc_r+0x466>
    82a2:	68db      	ldr	r3, [r3, #12]
    82a4:	4598      	cmp	r8, r3
    82a6:	f000 8162 	beq.w	856e <_malloc_r+0x442>
    82aa:	6858      	ldr	r0, [r3, #4]
    82ac:	f020 0003 	bic.w	r0, r0, #3
    82b0:	1b02      	subs	r2, r0, r4
    82b2:	2a0f      	cmp	r2, #15
    82b4:	ddf2      	ble.n	829c <_malloc_r+0x170>
    82b6:	461d      	mov	r5, r3
    82b8:	191f      	adds	r7, r3, r4
    82ba:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    82be:	f044 0e01 	orr.w	lr, r4, #1
    82c2:	f855 4f08 	ldr.w	r4, [r5, #8]!
    82c6:	4630      	mov	r0, r6
    82c8:	50ba      	str	r2, [r7, r2]
    82ca:	f042 0201 	orr.w	r2, r2, #1
    82ce:	f8c3 e004 	str.w	lr, [r3, #4]
    82d2:	f8cc 4008 	str.w	r4, [ip, #8]
    82d6:	f8c4 c00c 	str.w	ip, [r4, #12]
    82da:	608f      	str	r7, [r1, #8]
    82dc:	60cf      	str	r7, [r1, #12]
    82de:	607a      	str	r2, [r7, #4]
    82e0:	60b9      	str	r1, [r7, #8]
    82e2:	60f9      	str	r1, [r7, #12]
    82e4:	f000 fb54 	bl	8990 <__malloc_unlock>
    82e8:	e754      	b.n	8194 <_malloc_r+0x68>
    82ea:	f1be 0f04 	cmp.w	lr, #4
    82ee:	bf9e      	ittt	ls
    82f0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    82f4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    82f8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    82fc:	f67f af65 	bls.w	81ca <_malloc_r+0x9e>
    8300:	f1be 0f14 	cmp.w	lr, #20
    8304:	bf9c      	itt	ls
    8306:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    830a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    830e:	f67f af5c 	bls.w	81ca <_malloc_r+0x9e>
    8312:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    8316:	bf9e      	ittt	ls
    8318:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    831c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    8320:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    8324:	f67f af51 	bls.w	81ca <_malloc_r+0x9e>
    8328:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    832c:	bf9e      	ittt	ls
    832e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    8332:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    8336:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    833a:	f67f af46 	bls.w	81ca <_malloc_r+0x9e>
    833e:	f240 5354 	movw	r3, #1364	; 0x554
    8342:	459e      	cmp	lr, r3
    8344:	bf95      	itete	ls
    8346:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    834a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    834e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    8352:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    8356:	bf98      	it	ls
    8358:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    835c:	e735      	b.n	81ca <_malloc_r+0x9e>
    835e:	eb03 020c 	add.w	r2, r3, ip
    8362:	f103 0508 	add.w	r5, r3, #8
    8366:	4630      	mov	r0, r6
    8368:	6853      	ldr	r3, [r2, #4]
    836a:	f043 0301 	orr.w	r3, r3, #1
    836e:	6053      	str	r3, [r2, #4]
    8370:	f000 fb0e 	bl	8990 <__malloc_unlock>
    8374:	e70e      	b.n	8194 <_malloc_r+0x68>
    8376:	f8d7 8008 	ldr.w	r8, [r7, #8]
    837a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    837e:	f023 0903 	bic.w	r9, r3, #3
    8382:	ebc4 0209 	rsb	r2, r4, r9
    8386:	454c      	cmp	r4, r9
    8388:	bf94      	ite	ls
    838a:	2300      	movls	r3, #0
    838c:	2301      	movhi	r3, #1
    838e:	2a0f      	cmp	r2, #15
    8390:	bfd8      	it	le
    8392:	f043 0301 	orrle.w	r3, r3, #1
    8396:	2b00      	cmp	r3, #0
    8398:	f000 80a1 	beq.w	84de <_malloc_r+0x3b2>
    839c:	f240 5bc0 	movw	fp, #1472	; 0x5c0
    83a0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    83a4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    83a8:	f8db 3000 	ldr.w	r3, [fp]
    83ac:	3310      	adds	r3, #16
    83ae:	191b      	adds	r3, r3, r4
    83b0:	f1b2 3fff 	cmp.w	r2, #4294967295
    83b4:	d006      	beq.n	83c4 <_malloc_r+0x298>
    83b6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    83ba:	331f      	adds	r3, #31
    83bc:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    83c0:	f023 031f 	bic.w	r3, r3, #31
    83c4:	4619      	mov	r1, r3
    83c6:	4630      	mov	r0, r6
    83c8:	9301      	str	r3, [sp, #4]
    83ca:	f001 f989 	bl	96e0 <_sbrk_r>
    83ce:	9b01      	ldr	r3, [sp, #4]
    83d0:	f1b0 3fff 	cmp.w	r0, #4294967295
    83d4:	4682      	mov	sl, r0
    83d6:	f000 80f4 	beq.w	85c2 <_malloc_r+0x496>
    83da:	eb08 0109 	add.w	r1, r8, r9
    83de:	4281      	cmp	r1, r0
    83e0:	f200 80ec 	bhi.w	85bc <_malloc_r+0x490>
    83e4:	f8db 2004 	ldr.w	r2, [fp, #4]
    83e8:	189a      	adds	r2, r3, r2
    83ea:	4551      	cmp	r1, sl
    83ec:	f8cb 2004 	str.w	r2, [fp, #4]
    83f0:	f000 8145 	beq.w	867e <_malloc_r+0x552>
    83f4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    83f8:	f240 1078 	movw	r0, #376	; 0x178
    83fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    8400:	f1b5 3fff 	cmp.w	r5, #4294967295
    8404:	bf08      	it	eq
    8406:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    840a:	d003      	beq.n	8414 <_malloc_r+0x2e8>
    840c:	4452      	add	r2, sl
    840e:	1a51      	subs	r1, r2, r1
    8410:	f8cb 1004 	str.w	r1, [fp, #4]
    8414:	f01a 0507 	ands.w	r5, sl, #7
    8418:	4630      	mov	r0, r6
    841a:	bf17      	itett	ne
    841c:	f1c5 0508 	rsbne	r5, r5, #8
    8420:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    8424:	44aa      	addne	sl, r5
    8426:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    842a:	4453      	add	r3, sl
    842c:	051b      	lsls	r3, r3, #20
    842e:	0d1b      	lsrs	r3, r3, #20
    8430:	1aed      	subs	r5, r5, r3
    8432:	4629      	mov	r1, r5
    8434:	f001 f954 	bl	96e0 <_sbrk_r>
    8438:	f1b0 3fff 	cmp.w	r0, #4294967295
    843c:	f000 812c 	beq.w	8698 <_malloc_r+0x56c>
    8440:	ebca 0100 	rsb	r1, sl, r0
    8444:	1949      	adds	r1, r1, r5
    8446:	f041 0101 	orr.w	r1, r1, #1
    844a:	f8db 2004 	ldr.w	r2, [fp, #4]
    844e:	f240 53c0 	movw	r3, #1472	; 0x5c0
    8452:	f8c7 a008 	str.w	sl, [r7, #8]
    8456:	f2c2 0300 	movt	r3, #8192	; 0x2000
    845a:	18aa      	adds	r2, r5, r2
    845c:	45b8      	cmp	r8, r7
    845e:	f8cb 2004 	str.w	r2, [fp, #4]
    8462:	f8ca 1004 	str.w	r1, [sl, #4]
    8466:	d017      	beq.n	8498 <_malloc_r+0x36c>
    8468:	f1b9 0f0f 	cmp.w	r9, #15
    846c:	f240 80df 	bls.w	862e <_malloc_r+0x502>
    8470:	f1a9 010c 	sub.w	r1, r9, #12
    8474:	2505      	movs	r5, #5
    8476:	f021 0107 	bic.w	r1, r1, #7
    847a:	eb08 0001 	add.w	r0, r8, r1
    847e:	290f      	cmp	r1, #15
    8480:	6085      	str	r5, [r0, #8]
    8482:	6045      	str	r5, [r0, #4]
    8484:	f8d8 0004 	ldr.w	r0, [r8, #4]
    8488:	f000 0001 	and.w	r0, r0, #1
    848c:	ea41 0000 	orr.w	r0, r1, r0
    8490:	f8c8 0004 	str.w	r0, [r8, #4]
    8494:	f200 80ac 	bhi.w	85f0 <_malloc_r+0x4c4>
    8498:	46d0      	mov	r8, sl
    849a:	f240 53c0 	movw	r3, #1472	; 0x5c0
    849e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    84a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84a6:	428a      	cmp	r2, r1
    84a8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    84ac:	bf88      	it	hi
    84ae:	62da      	strhi	r2, [r3, #44]	; 0x2c
    84b0:	f240 53c0 	movw	r3, #1472	; 0x5c0
    84b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84b8:	428a      	cmp	r2, r1
    84ba:	bf88      	it	hi
    84bc:	631a      	strhi	r2, [r3, #48]	; 0x30
    84be:	e082      	b.n	85c6 <_malloc_r+0x49a>
    84c0:	185c      	adds	r4, r3, r1
    84c2:	689a      	ldr	r2, [r3, #8]
    84c4:	68d9      	ldr	r1, [r3, #12]
    84c6:	4630      	mov	r0, r6
    84c8:	6866      	ldr	r6, [r4, #4]
    84ca:	f103 0508 	add.w	r5, r3, #8
    84ce:	608a      	str	r2, [r1, #8]
    84d0:	f046 0301 	orr.w	r3, r6, #1
    84d4:	60d1      	str	r1, [r2, #12]
    84d6:	6063      	str	r3, [r4, #4]
    84d8:	f000 fa5a 	bl	8990 <__malloc_unlock>
    84dc:	e65a      	b.n	8194 <_malloc_r+0x68>
    84de:	eb08 0304 	add.w	r3, r8, r4
    84e2:	f042 0201 	orr.w	r2, r2, #1
    84e6:	f044 0401 	orr.w	r4, r4, #1
    84ea:	4630      	mov	r0, r6
    84ec:	f8c8 4004 	str.w	r4, [r8, #4]
    84f0:	f108 0508 	add.w	r5, r8, #8
    84f4:	605a      	str	r2, [r3, #4]
    84f6:	60bb      	str	r3, [r7, #8]
    84f8:	f000 fa4a 	bl	8990 <__malloc_unlock>
    84fc:	e64a      	b.n	8194 <_malloc_r+0x68>
    84fe:	ea4f 225c 	mov.w	r2, ip, lsr #9
    8502:	2a04      	cmp	r2, #4
    8504:	d954      	bls.n	85b0 <_malloc_r+0x484>
    8506:	2a14      	cmp	r2, #20
    8508:	f200 8089 	bhi.w	861e <_malloc_r+0x4f2>
    850c:	325b      	adds	r2, #91	; 0x5b
    850e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    8512:	44a8      	add	r8, r5
    8514:	f240 1778 	movw	r7, #376	; 0x178
    8518:	f2c2 0700 	movt	r7, #8192	; 0x2000
    851c:	f8d8 0008 	ldr.w	r0, [r8, #8]
    8520:	4540      	cmp	r0, r8
    8522:	d103      	bne.n	852c <_malloc_r+0x400>
    8524:	e06f      	b.n	8606 <_malloc_r+0x4da>
    8526:	6880      	ldr	r0, [r0, #8]
    8528:	4580      	cmp	r8, r0
    852a:	d004      	beq.n	8536 <_malloc_r+0x40a>
    852c:	6842      	ldr	r2, [r0, #4]
    852e:	f022 0203 	bic.w	r2, r2, #3
    8532:	4594      	cmp	ip, r2
    8534:	d3f7      	bcc.n	8526 <_malloc_r+0x3fa>
    8536:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    853a:	f8c3 c00c 	str.w	ip, [r3, #12]
    853e:	6098      	str	r0, [r3, #8]
    8540:	687a      	ldr	r2, [r7, #4]
    8542:	60c3      	str	r3, [r0, #12]
    8544:	f8cc 3008 	str.w	r3, [ip, #8]
    8548:	e68a      	b.n	8260 <_malloc_r+0x134>
    854a:	191f      	adds	r7, r3, r4
    854c:	4630      	mov	r0, r6
    854e:	f044 0401 	orr.w	r4, r4, #1
    8552:	60cf      	str	r7, [r1, #12]
    8554:	605c      	str	r4, [r3, #4]
    8556:	f103 0508 	add.w	r5, r3, #8
    855a:	50ba      	str	r2, [r7, r2]
    855c:	f042 0201 	orr.w	r2, r2, #1
    8560:	608f      	str	r7, [r1, #8]
    8562:	607a      	str	r2, [r7, #4]
    8564:	60b9      	str	r1, [r7, #8]
    8566:	60f9      	str	r1, [r7, #12]
    8568:	f000 fa12 	bl	8990 <__malloc_unlock>
    856c:	e612      	b.n	8194 <_malloc_r+0x68>
    856e:	f10a 0a01 	add.w	sl, sl, #1
    8572:	f01a 0f03 	tst.w	sl, #3
    8576:	d05f      	beq.n	8638 <_malloc_r+0x50c>
    8578:	f103 0808 	add.w	r8, r3, #8
    857c:	e689      	b.n	8292 <_malloc_r+0x166>
    857e:	f103 0208 	add.w	r2, r3, #8
    8582:	68d3      	ldr	r3, [r2, #12]
    8584:	429a      	cmp	r2, r3
    8586:	bf08      	it	eq
    8588:	f10e 0e02 	addeq.w	lr, lr, #2
    858c:	f43f ae36 	beq.w	81fc <_malloc_r+0xd0>
    8590:	e5ef      	b.n	8172 <_malloc_r+0x46>
    8592:	461d      	mov	r5, r3
    8594:	1819      	adds	r1, r3, r0
    8596:	68da      	ldr	r2, [r3, #12]
    8598:	4630      	mov	r0, r6
    859a:	f855 3f08 	ldr.w	r3, [r5, #8]!
    859e:	684c      	ldr	r4, [r1, #4]
    85a0:	6093      	str	r3, [r2, #8]
    85a2:	f044 0401 	orr.w	r4, r4, #1
    85a6:	60da      	str	r2, [r3, #12]
    85a8:	604c      	str	r4, [r1, #4]
    85aa:	f000 f9f1 	bl	8990 <__malloc_unlock>
    85ae:	e5f1      	b.n	8194 <_malloc_r+0x68>
    85b0:	ea4f 129c 	mov.w	r2, ip, lsr #6
    85b4:	3238      	adds	r2, #56	; 0x38
    85b6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    85ba:	e7aa      	b.n	8512 <_malloc_r+0x3e6>
    85bc:	45b8      	cmp	r8, r7
    85be:	f43f af11 	beq.w	83e4 <_malloc_r+0x2b8>
    85c2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    85c6:	f8d8 2004 	ldr.w	r2, [r8, #4]
    85ca:	f022 0203 	bic.w	r2, r2, #3
    85ce:	4294      	cmp	r4, r2
    85d0:	bf94      	ite	ls
    85d2:	2300      	movls	r3, #0
    85d4:	2301      	movhi	r3, #1
    85d6:	1b12      	subs	r2, r2, r4
    85d8:	2a0f      	cmp	r2, #15
    85da:	bfd8      	it	le
    85dc:	f043 0301 	orrle.w	r3, r3, #1
    85e0:	2b00      	cmp	r3, #0
    85e2:	f43f af7c 	beq.w	84de <_malloc_r+0x3b2>
    85e6:	4630      	mov	r0, r6
    85e8:	2500      	movs	r5, #0
    85ea:	f000 f9d1 	bl	8990 <__malloc_unlock>
    85ee:	e5d1      	b.n	8194 <_malloc_r+0x68>
    85f0:	f108 0108 	add.w	r1, r8, #8
    85f4:	4630      	mov	r0, r6
    85f6:	9301      	str	r3, [sp, #4]
    85f8:	f7ff fa16 	bl	7a28 <_free_r>
    85fc:	9b01      	ldr	r3, [sp, #4]
    85fe:	f8d7 8008 	ldr.w	r8, [r7, #8]
    8602:	685a      	ldr	r2, [r3, #4]
    8604:	e749      	b.n	849a <_malloc_r+0x36e>
    8606:	f04f 0a01 	mov.w	sl, #1
    860a:	f8d7 8004 	ldr.w	r8, [r7, #4]
    860e:	1092      	asrs	r2, r2, #2
    8610:	4684      	mov	ip, r0
    8612:	fa0a f202 	lsl.w	r2, sl, r2
    8616:	ea48 0202 	orr.w	r2, r8, r2
    861a:	607a      	str	r2, [r7, #4]
    861c:	e78d      	b.n	853a <_malloc_r+0x40e>
    861e:	2a54      	cmp	r2, #84	; 0x54
    8620:	d824      	bhi.n	866c <_malloc_r+0x540>
    8622:	ea4f 321c 	mov.w	r2, ip, lsr #12
    8626:	326e      	adds	r2, #110	; 0x6e
    8628:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    862c:	e771      	b.n	8512 <_malloc_r+0x3e6>
    862e:	2301      	movs	r3, #1
    8630:	46d0      	mov	r8, sl
    8632:	f8ca 3004 	str.w	r3, [sl, #4]
    8636:	e7c6      	b.n	85c6 <_malloc_r+0x49a>
    8638:	464a      	mov	r2, r9
    863a:	f01e 0f03 	tst.w	lr, #3
    863e:	4613      	mov	r3, r2
    8640:	f10e 3eff 	add.w	lr, lr, #4294967295
    8644:	d033      	beq.n	86ae <_malloc_r+0x582>
    8646:	f853 2908 	ldr.w	r2, [r3], #-8
    864a:	429a      	cmp	r2, r3
    864c:	d0f5      	beq.n	863a <_malloc_r+0x50e>
    864e:	687b      	ldr	r3, [r7, #4]
    8650:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    8654:	459c      	cmp	ip, r3
    8656:	f63f ae8e 	bhi.w	8376 <_malloc_r+0x24a>
    865a:	f1bc 0f00 	cmp.w	ip, #0
    865e:	f43f ae8a 	beq.w	8376 <_malloc_r+0x24a>
    8662:	ea1c 0f03 	tst.w	ip, r3
    8666:	d027      	beq.n	86b8 <_malloc_r+0x58c>
    8668:	46d6      	mov	lr, sl
    866a:	e60e      	b.n	828a <_malloc_r+0x15e>
    866c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    8670:	d815      	bhi.n	869e <_malloc_r+0x572>
    8672:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    8676:	3277      	adds	r2, #119	; 0x77
    8678:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    867c:	e749      	b.n	8512 <_malloc_r+0x3e6>
    867e:	0508      	lsls	r0, r1, #20
    8680:	0d00      	lsrs	r0, r0, #20
    8682:	2800      	cmp	r0, #0
    8684:	f47f aeb6 	bne.w	83f4 <_malloc_r+0x2c8>
    8688:	f8d7 8008 	ldr.w	r8, [r7, #8]
    868c:	444b      	add	r3, r9
    868e:	f043 0301 	orr.w	r3, r3, #1
    8692:	f8c8 3004 	str.w	r3, [r8, #4]
    8696:	e700      	b.n	849a <_malloc_r+0x36e>
    8698:	2101      	movs	r1, #1
    869a:	2500      	movs	r5, #0
    869c:	e6d5      	b.n	844a <_malloc_r+0x31e>
    869e:	f240 5054 	movw	r0, #1364	; 0x554
    86a2:	4282      	cmp	r2, r0
    86a4:	d90d      	bls.n	86c2 <_malloc_r+0x596>
    86a6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    86aa:	227e      	movs	r2, #126	; 0x7e
    86ac:	e731      	b.n	8512 <_malloc_r+0x3e6>
    86ae:	687b      	ldr	r3, [r7, #4]
    86b0:	ea23 030c 	bic.w	r3, r3, ip
    86b4:	607b      	str	r3, [r7, #4]
    86b6:	e7cb      	b.n	8650 <_malloc_r+0x524>
    86b8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    86bc:	f10a 0a04 	add.w	sl, sl, #4
    86c0:	e7cf      	b.n	8662 <_malloc_r+0x536>
    86c2:	ea4f 429c 	mov.w	r2, ip, lsr #18
    86c6:	327c      	adds	r2, #124	; 0x7c
    86c8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    86cc:	e721      	b.n	8512 <_malloc_r+0x3e6>
    86ce:	bf00      	nop

000086d0 <memchr>:
    86d0:	f010 0f03 	tst.w	r0, #3
    86d4:	b2c9      	uxtb	r1, r1
    86d6:	b410      	push	{r4}
    86d8:	d010      	beq.n	86fc <memchr+0x2c>
    86da:	2a00      	cmp	r2, #0
    86dc:	d02f      	beq.n	873e <memchr+0x6e>
    86de:	7803      	ldrb	r3, [r0, #0]
    86e0:	428b      	cmp	r3, r1
    86e2:	d02a      	beq.n	873a <memchr+0x6a>
    86e4:	3a01      	subs	r2, #1
    86e6:	e005      	b.n	86f4 <memchr+0x24>
    86e8:	2a00      	cmp	r2, #0
    86ea:	d028      	beq.n	873e <memchr+0x6e>
    86ec:	7803      	ldrb	r3, [r0, #0]
    86ee:	3a01      	subs	r2, #1
    86f0:	428b      	cmp	r3, r1
    86f2:	d022      	beq.n	873a <memchr+0x6a>
    86f4:	3001      	adds	r0, #1
    86f6:	f010 0f03 	tst.w	r0, #3
    86fa:	d1f5      	bne.n	86e8 <memchr+0x18>
    86fc:	2a03      	cmp	r2, #3
    86fe:	d911      	bls.n	8724 <memchr+0x54>
    8700:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    8704:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    8708:	6803      	ldr	r3, [r0, #0]
    870a:	ea84 0303 	eor.w	r3, r4, r3
    870e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    8712:	ea2c 0303 	bic.w	r3, ip, r3
    8716:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    871a:	d103      	bne.n	8724 <memchr+0x54>
    871c:	3a04      	subs	r2, #4
    871e:	3004      	adds	r0, #4
    8720:	2a03      	cmp	r2, #3
    8722:	d8f1      	bhi.n	8708 <memchr+0x38>
    8724:	b15a      	cbz	r2, 873e <memchr+0x6e>
    8726:	7803      	ldrb	r3, [r0, #0]
    8728:	428b      	cmp	r3, r1
    872a:	d006      	beq.n	873a <memchr+0x6a>
    872c:	3a01      	subs	r2, #1
    872e:	b132      	cbz	r2, 873e <memchr+0x6e>
    8730:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    8734:	3a01      	subs	r2, #1
    8736:	428b      	cmp	r3, r1
    8738:	d1f9      	bne.n	872e <memchr+0x5e>
    873a:	bc10      	pop	{r4}
    873c:	4770      	bx	lr
    873e:	2000      	movs	r0, #0
    8740:	e7fb      	b.n	873a <memchr+0x6a>
    8742:	bf00      	nop

00008744 <memcpy>:
    8744:	2a03      	cmp	r2, #3
    8746:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    874a:	d80b      	bhi.n	8764 <memcpy+0x20>
    874c:	b13a      	cbz	r2, 875e <memcpy+0x1a>
    874e:	2300      	movs	r3, #0
    8750:	f811 c003 	ldrb.w	ip, [r1, r3]
    8754:	f800 c003 	strb.w	ip, [r0, r3]
    8758:	3301      	adds	r3, #1
    875a:	4293      	cmp	r3, r2
    875c:	d1f8      	bne.n	8750 <memcpy+0xc>
    875e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    8762:	4770      	bx	lr
    8764:	1882      	adds	r2, r0, r2
    8766:	460c      	mov	r4, r1
    8768:	4603      	mov	r3, r0
    876a:	e003      	b.n	8774 <memcpy+0x30>
    876c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    8770:	f803 1c01 	strb.w	r1, [r3, #-1]
    8774:	f003 0603 	and.w	r6, r3, #3
    8778:	4619      	mov	r1, r3
    877a:	46a4      	mov	ip, r4
    877c:	3301      	adds	r3, #1
    877e:	3401      	adds	r4, #1
    8780:	2e00      	cmp	r6, #0
    8782:	d1f3      	bne.n	876c <memcpy+0x28>
    8784:	f01c 0403 	ands.w	r4, ip, #3
    8788:	4663      	mov	r3, ip
    878a:	bf08      	it	eq
    878c:	ebc1 0c02 	rsbeq	ip, r1, r2
    8790:	d068      	beq.n	8864 <memcpy+0x120>
    8792:	4265      	negs	r5, r4
    8794:	f1c4 0a04 	rsb	sl, r4, #4
    8798:	eb0c 0705 	add.w	r7, ip, r5
    879c:	4633      	mov	r3, r6
    879e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    87a2:	f85c 6005 	ldr.w	r6, [ip, r5]
    87a6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    87aa:	1a55      	subs	r5, r2, r1
    87ac:	e008      	b.n	87c0 <memcpy+0x7c>
    87ae:	f857 4f04 	ldr.w	r4, [r7, #4]!
    87b2:	4626      	mov	r6, r4
    87b4:	fa04 f40a 	lsl.w	r4, r4, sl
    87b8:	ea49 0404 	orr.w	r4, r9, r4
    87bc:	50cc      	str	r4, [r1, r3]
    87be:	3304      	adds	r3, #4
    87c0:	185c      	adds	r4, r3, r1
    87c2:	2d03      	cmp	r5, #3
    87c4:	fa26 f908 	lsr.w	r9, r6, r8
    87c8:	f1a5 0504 	sub.w	r5, r5, #4
    87cc:	eb0c 0603 	add.w	r6, ip, r3
    87d0:	dced      	bgt.n	87ae <memcpy+0x6a>
    87d2:	2300      	movs	r3, #0
    87d4:	e002      	b.n	87dc <memcpy+0x98>
    87d6:	5cf1      	ldrb	r1, [r6, r3]
    87d8:	54e1      	strb	r1, [r4, r3]
    87da:	3301      	adds	r3, #1
    87dc:	1919      	adds	r1, r3, r4
    87de:	4291      	cmp	r1, r2
    87e0:	d3f9      	bcc.n	87d6 <memcpy+0x92>
    87e2:	e7bc      	b.n	875e <memcpy+0x1a>
    87e4:	f853 4c40 	ldr.w	r4, [r3, #-64]
    87e8:	f841 4c40 	str.w	r4, [r1, #-64]
    87ec:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    87f0:	f841 4c3c 	str.w	r4, [r1, #-60]
    87f4:	f853 4c38 	ldr.w	r4, [r3, #-56]
    87f8:	f841 4c38 	str.w	r4, [r1, #-56]
    87fc:	f853 4c34 	ldr.w	r4, [r3, #-52]
    8800:	f841 4c34 	str.w	r4, [r1, #-52]
    8804:	f853 4c30 	ldr.w	r4, [r3, #-48]
    8808:	f841 4c30 	str.w	r4, [r1, #-48]
    880c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    8810:	f841 4c2c 	str.w	r4, [r1, #-44]
    8814:	f853 4c28 	ldr.w	r4, [r3, #-40]
    8818:	f841 4c28 	str.w	r4, [r1, #-40]
    881c:	f853 4c24 	ldr.w	r4, [r3, #-36]
    8820:	f841 4c24 	str.w	r4, [r1, #-36]
    8824:	f853 4c20 	ldr.w	r4, [r3, #-32]
    8828:	f841 4c20 	str.w	r4, [r1, #-32]
    882c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    8830:	f841 4c1c 	str.w	r4, [r1, #-28]
    8834:	f853 4c18 	ldr.w	r4, [r3, #-24]
    8838:	f841 4c18 	str.w	r4, [r1, #-24]
    883c:	f853 4c14 	ldr.w	r4, [r3, #-20]
    8840:	f841 4c14 	str.w	r4, [r1, #-20]
    8844:	f853 4c10 	ldr.w	r4, [r3, #-16]
    8848:	f841 4c10 	str.w	r4, [r1, #-16]
    884c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    8850:	f841 4c0c 	str.w	r4, [r1, #-12]
    8854:	f853 4c08 	ldr.w	r4, [r3, #-8]
    8858:	f841 4c08 	str.w	r4, [r1, #-8]
    885c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    8860:	f841 4c04 	str.w	r4, [r1, #-4]
    8864:	461c      	mov	r4, r3
    8866:	460d      	mov	r5, r1
    8868:	3340      	adds	r3, #64	; 0x40
    886a:	3140      	adds	r1, #64	; 0x40
    886c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    8870:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    8874:	dcb6      	bgt.n	87e4 <memcpy+0xa0>
    8876:	4621      	mov	r1, r4
    8878:	462b      	mov	r3, r5
    887a:	1b54      	subs	r4, r2, r5
    887c:	e00f      	b.n	889e <memcpy+0x15a>
    887e:	f851 5c10 	ldr.w	r5, [r1, #-16]
    8882:	f843 5c10 	str.w	r5, [r3, #-16]
    8886:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    888a:	f843 5c0c 	str.w	r5, [r3, #-12]
    888e:	f851 5c08 	ldr.w	r5, [r1, #-8]
    8892:	f843 5c08 	str.w	r5, [r3, #-8]
    8896:	f851 5c04 	ldr.w	r5, [r1, #-4]
    889a:	f843 5c04 	str.w	r5, [r3, #-4]
    889e:	2c0f      	cmp	r4, #15
    88a0:	460d      	mov	r5, r1
    88a2:	469c      	mov	ip, r3
    88a4:	f101 0110 	add.w	r1, r1, #16
    88a8:	f103 0310 	add.w	r3, r3, #16
    88ac:	f1a4 0410 	sub.w	r4, r4, #16
    88b0:	dce5      	bgt.n	887e <memcpy+0x13a>
    88b2:	ebcc 0102 	rsb	r1, ip, r2
    88b6:	2300      	movs	r3, #0
    88b8:	e003      	b.n	88c2 <memcpy+0x17e>
    88ba:	58ec      	ldr	r4, [r5, r3]
    88bc:	f84c 4003 	str.w	r4, [ip, r3]
    88c0:	3304      	adds	r3, #4
    88c2:	195e      	adds	r6, r3, r5
    88c4:	2903      	cmp	r1, #3
    88c6:	eb03 040c 	add.w	r4, r3, ip
    88ca:	f1a1 0104 	sub.w	r1, r1, #4
    88ce:	dcf4      	bgt.n	88ba <memcpy+0x176>
    88d0:	e77f      	b.n	87d2 <memcpy+0x8e>
    88d2:	bf00      	nop

000088d4 <memmove>:
    88d4:	4288      	cmp	r0, r1
    88d6:	468c      	mov	ip, r1
    88d8:	b470      	push	{r4, r5, r6}
    88da:	4605      	mov	r5, r0
    88dc:	4614      	mov	r4, r2
    88de:	d90e      	bls.n	88fe <memmove+0x2a>
    88e0:	188b      	adds	r3, r1, r2
    88e2:	4298      	cmp	r0, r3
    88e4:	d20b      	bcs.n	88fe <memmove+0x2a>
    88e6:	b142      	cbz	r2, 88fa <memmove+0x26>
    88e8:	ebc2 0c03 	rsb	ip, r2, r3
    88ec:	4601      	mov	r1, r0
    88ee:	1e53      	subs	r3, r2, #1
    88f0:	f81c 2003 	ldrb.w	r2, [ip, r3]
    88f4:	54ca      	strb	r2, [r1, r3]
    88f6:	3b01      	subs	r3, #1
    88f8:	d2fa      	bcs.n	88f0 <memmove+0x1c>
    88fa:	bc70      	pop	{r4, r5, r6}
    88fc:	4770      	bx	lr
    88fe:	2a0f      	cmp	r2, #15
    8900:	d809      	bhi.n	8916 <memmove+0x42>
    8902:	2c00      	cmp	r4, #0
    8904:	d0f9      	beq.n	88fa <memmove+0x26>
    8906:	2300      	movs	r3, #0
    8908:	f81c 2003 	ldrb.w	r2, [ip, r3]
    890c:	54ea      	strb	r2, [r5, r3]
    890e:	3301      	adds	r3, #1
    8910:	42a3      	cmp	r3, r4
    8912:	d1f9      	bne.n	8908 <memmove+0x34>
    8914:	e7f1      	b.n	88fa <memmove+0x26>
    8916:	ea41 0300 	orr.w	r3, r1, r0
    891a:	f013 0f03 	tst.w	r3, #3
    891e:	d1f0      	bne.n	8902 <memmove+0x2e>
    8920:	4694      	mov	ip, r2
    8922:	460c      	mov	r4, r1
    8924:	4603      	mov	r3, r0
    8926:	6825      	ldr	r5, [r4, #0]
    8928:	f1ac 0c10 	sub.w	ip, ip, #16
    892c:	601d      	str	r5, [r3, #0]
    892e:	6865      	ldr	r5, [r4, #4]
    8930:	605d      	str	r5, [r3, #4]
    8932:	68a5      	ldr	r5, [r4, #8]
    8934:	609d      	str	r5, [r3, #8]
    8936:	68e5      	ldr	r5, [r4, #12]
    8938:	3410      	adds	r4, #16
    893a:	60dd      	str	r5, [r3, #12]
    893c:	3310      	adds	r3, #16
    893e:	f1bc 0f0f 	cmp.w	ip, #15
    8942:	d8f0      	bhi.n	8926 <memmove+0x52>
    8944:	3a10      	subs	r2, #16
    8946:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    894a:	f10c 0501 	add.w	r5, ip, #1
    894e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    8952:	012d      	lsls	r5, r5, #4
    8954:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    8958:	eb01 0c05 	add.w	ip, r1, r5
    895c:	1945      	adds	r5, r0, r5
    895e:	2e03      	cmp	r6, #3
    8960:	4634      	mov	r4, r6
    8962:	d9ce      	bls.n	8902 <memmove+0x2e>
    8964:	2300      	movs	r3, #0
    8966:	f85c 2003 	ldr.w	r2, [ip, r3]
    896a:	50ea      	str	r2, [r5, r3]
    896c:	3304      	adds	r3, #4
    896e:	1af2      	subs	r2, r6, r3
    8970:	2a03      	cmp	r2, #3
    8972:	d8f8      	bhi.n	8966 <memmove+0x92>
    8974:	3e04      	subs	r6, #4
    8976:	08b3      	lsrs	r3, r6, #2
    8978:	1c5a      	adds	r2, r3, #1
    897a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    897e:	0092      	lsls	r2, r2, #2
    8980:	4494      	add	ip, r2
    8982:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    8986:	18ad      	adds	r5, r5, r2
    8988:	e7bb      	b.n	8902 <memmove+0x2e>
    898a:	bf00      	nop

0000898c <__malloc_lock>:
    898c:	4770      	bx	lr
    898e:	bf00      	nop

00008990 <__malloc_unlock>:
    8990:	4770      	bx	lr
    8992:	bf00      	nop

00008994 <__hi0bits>:
    8994:	0c02      	lsrs	r2, r0, #16
    8996:	4603      	mov	r3, r0
    8998:	0412      	lsls	r2, r2, #16
    899a:	b1b2      	cbz	r2, 89ca <__hi0bits+0x36>
    899c:	2000      	movs	r0, #0
    899e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    89a2:	d101      	bne.n	89a8 <__hi0bits+0x14>
    89a4:	3008      	adds	r0, #8
    89a6:	021b      	lsls	r3, r3, #8
    89a8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    89ac:	d101      	bne.n	89b2 <__hi0bits+0x1e>
    89ae:	3004      	adds	r0, #4
    89b0:	011b      	lsls	r3, r3, #4
    89b2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    89b6:	d101      	bne.n	89bc <__hi0bits+0x28>
    89b8:	3002      	adds	r0, #2
    89ba:	009b      	lsls	r3, r3, #2
    89bc:	2b00      	cmp	r3, #0
    89be:	db03      	blt.n	89c8 <__hi0bits+0x34>
    89c0:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    89c4:	d004      	beq.n	89d0 <__hi0bits+0x3c>
    89c6:	3001      	adds	r0, #1
    89c8:	4770      	bx	lr
    89ca:	0403      	lsls	r3, r0, #16
    89cc:	2010      	movs	r0, #16
    89ce:	e7e6      	b.n	899e <__hi0bits+0xa>
    89d0:	2020      	movs	r0, #32
    89d2:	4770      	bx	lr

000089d4 <__lo0bits>:
    89d4:	6803      	ldr	r3, [r0, #0]
    89d6:	4602      	mov	r2, r0
    89d8:	f013 0007 	ands.w	r0, r3, #7
    89dc:	d009      	beq.n	89f2 <__lo0bits+0x1e>
    89de:	f013 0f01 	tst.w	r3, #1
    89e2:	d121      	bne.n	8a28 <__lo0bits+0x54>
    89e4:	f013 0f02 	tst.w	r3, #2
    89e8:	d122      	bne.n	8a30 <__lo0bits+0x5c>
    89ea:	089b      	lsrs	r3, r3, #2
    89ec:	2002      	movs	r0, #2
    89ee:	6013      	str	r3, [r2, #0]
    89f0:	4770      	bx	lr
    89f2:	b299      	uxth	r1, r3
    89f4:	b909      	cbnz	r1, 89fa <__lo0bits+0x26>
    89f6:	0c1b      	lsrs	r3, r3, #16
    89f8:	2010      	movs	r0, #16
    89fa:	f013 0fff 	tst.w	r3, #255	; 0xff
    89fe:	d101      	bne.n	8a04 <__lo0bits+0x30>
    8a00:	3008      	adds	r0, #8
    8a02:	0a1b      	lsrs	r3, r3, #8
    8a04:	f013 0f0f 	tst.w	r3, #15
    8a08:	d101      	bne.n	8a0e <__lo0bits+0x3a>
    8a0a:	3004      	adds	r0, #4
    8a0c:	091b      	lsrs	r3, r3, #4
    8a0e:	f013 0f03 	tst.w	r3, #3
    8a12:	d101      	bne.n	8a18 <__lo0bits+0x44>
    8a14:	3002      	adds	r0, #2
    8a16:	089b      	lsrs	r3, r3, #2
    8a18:	f013 0f01 	tst.w	r3, #1
    8a1c:	d102      	bne.n	8a24 <__lo0bits+0x50>
    8a1e:	085b      	lsrs	r3, r3, #1
    8a20:	d004      	beq.n	8a2c <__lo0bits+0x58>
    8a22:	3001      	adds	r0, #1
    8a24:	6013      	str	r3, [r2, #0]
    8a26:	4770      	bx	lr
    8a28:	2000      	movs	r0, #0
    8a2a:	4770      	bx	lr
    8a2c:	2020      	movs	r0, #32
    8a2e:	4770      	bx	lr
    8a30:	085b      	lsrs	r3, r3, #1
    8a32:	2001      	movs	r0, #1
    8a34:	6013      	str	r3, [r2, #0]
    8a36:	4770      	bx	lr

00008a38 <__mcmp>:
    8a38:	4603      	mov	r3, r0
    8a3a:	690a      	ldr	r2, [r1, #16]
    8a3c:	6900      	ldr	r0, [r0, #16]
    8a3e:	b410      	push	{r4}
    8a40:	1a80      	subs	r0, r0, r2
    8a42:	d111      	bne.n	8a68 <__mcmp+0x30>
    8a44:	3204      	adds	r2, #4
    8a46:	f103 0c14 	add.w	ip, r3, #20
    8a4a:	0092      	lsls	r2, r2, #2
    8a4c:	189b      	adds	r3, r3, r2
    8a4e:	1889      	adds	r1, r1, r2
    8a50:	3104      	adds	r1, #4
    8a52:	3304      	adds	r3, #4
    8a54:	f853 4c04 	ldr.w	r4, [r3, #-4]
    8a58:	3b04      	subs	r3, #4
    8a5a:	f851 2c04 	ldr.w	r2, [r1, #-4]
    8a5e:	3904      	subs	r1, #4
    8a60:	4294      	cmp	r4, r2
    8a62:	d103      	bne.n	8a6c <__mcmp+0x34>
    8a64:	459c      	cmp	ip, r3
    8a66:	d3f5      	bcc.n	8a54 <__mcmp+0x1c>
    8a68:	bc10      	pop	{r4}
    8a6a:	4770      	bx	lr
    8a6c:	bf38      	it	cc
    8a6e:	f04f 30ff 	movcc.w	r0, #4294967295
    8a72:	d3f9      	bcc.n	8a68 <__mcmp+0x30>
    8a74:	2001      	movs	r0, #1
    8a76:	e7f7      	b.n	8a68 <__mcmp+0x30>

00008a78 <__ulp>:
    8a78:	f240 0300 	movw	r3, #0
    8a7c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    8a80:	ea01 0303 	and.w	r3, r1, r3
    8a84:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    8a88:	2b00      	cmp	r3, #0
    8a8a:	dd02      	ble.n	8a92 <__ulp+0x1a>
    8a8c:	4619      	mov	r1, r3
    8a8e:	2000      	movs	r0, #0
    8a90:	4770      	bx	lr
    8a92:	425b      	negs	r3, r3
    8a94:	151b      	asrs	r3, r3, #20
    8a96:	2b13      	cmp	r3, #19
    8a98:	dd0e      	ble.n	8ab8 <__ulp+0x40>
    8a9a:	3b14      	subs	r3, #20
    8a9c:	2b1e      	cmp	r3, #30
    8a9e:	dd03      	ble.n	8aa8 <__ulp+0x30>
    8aa0:	2301      	movs	r3, #1
    8aa2:	2100      	movs	r1, #0
    8aa4:	4618      	mov	r0, r3
    8aa6:	4770      	bx	lr
    8aa8:	2201      	movs	r2, #1
    8aaa:	f1c3 031f 	rsb	r3, r3, #31
    8aae:	2100      	movs	r1, #0
    8ab0:	fa12 f303 	lsls.w	r3, r2, r3
    8ab4:	4618      	mov	r0, r3
    8ab6:	4770      	bx	lr
    8ab8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8abc:	2000      	movs	r0, #0
    8abe:	fa52 f103 	asrs.w	r1, r2, r3
    8ac2:	4770      	bx	lr

00008ac4 <__b2d>:
    8ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8ac8:	6904      	ldr	r4, [r0, #16]
    8aca:	f100 0614 	add.w	r6, r0, #20
    8ace:	460f      	mov	r7, r1
    8ad0:	3404      	adds	r4, #4
    8ad2:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    8ad6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    8ada:	46a0      	mov	r8, r4
    8adc:	4628      	mov	r0, r5
    8ade:	f7ff ff59 	bl	8994 <__hi0bits>
    8ae2:	280a      	cmp	r0, #10
    8ae4:	f1c0 0320 	rsb	r3, r0, #32
    8ae8:	603b      	str	r3, [r7, #0]
    8aea:	dc14      	bgt.n	8b16 <__b2d+0x52>
    8aec:	42a6      	cmp	r6, r4
    8aee:	f1c0 030b 	rsb	r3, r0, #11
    8af2:	d237      	bcs.n	8b64 <__b2d+0xa0>
    8af4:	f854 1c04 	ldr.w	r1, [r4, #-4]
    8af8:	40d9      	lsrs	r1, r3
    8afa:	fa25 fc03 	lsr.w	ip, r5, r3
    8afe:	3015      	adds	r0, #21
    8b00:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    8b04:	4085      	lsls	r5, r0
    8b06:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    8b0a:	ea41 0205 	orr.w	r2, r1, r5
    8b0e:	4610      	mov	r0, r2
    8b10:	4619      	mov	r1, r3
    8b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8b16:	42a6      	cmp	r6, r4
    8b18:	d320      	bcc.n	8b5c <__b2d+0x98>
    8b1a:	2100      	movs	r1, #0
    8b1c:	380b      	subs	r0, #11
    8b1e:	bf02      	ittt	eq
    8b20:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    8b24:	460a      	moveq	r2, r1
    8b26:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    8b2a:	d0f0      	beq.n	8b0e <__b2d+0x4a>
    8b2c:	42b4      	cmp	r4, r6
    8b2e:	f1c0 0320 	rsb	r3, r0, #32
    8b32:	d919      	bls.n	8b68 <__b2d+0xa4>
    8b34:	f854 4c04 	ldr.w	r4, [r4, #-4]
    8b38:	40dc      	lsrs	r4, r3
    8b3a:	4085      	lsls	r5, r0
    8b3c:	fa21 fc03 	lsr.w	ip, r1, r3
    8b40:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    8b44:	fa11 f000 	lsls.w	r0, r1, r0
    8b48:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    8b4c:	ea44 0200 	orr.w	r2, r4, r0
    8b50:	ea45 030c 	orr.w	r3, r5, ip
    8b54:	4610      	mov	r0, r2
    8b56:	4619      	mov	r1, r3
    8b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8b5c:	f854 1c04 	ldr.w	r1, [r4, #-4]
    8b60:	3c04      	subs	r4, #4
    8b62:	e7db      	b.n	8b1c <__b2d+0x58>
    8b64:	2100      	movs	r1, #0
    8b66:	e7c8      	b.n	8afa <__b2d+0x36>
    8b68:	2400      	movs	r4, #0
    8b6a:	e7e6      	b.n	8b3a <__b2d+0x76>

00008b6c <__ratio>:
    8b6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    8b70:	b083      	sub	sp, #12
    8b72:	460e      	mov	r6, r1
    8b74:	a901      	add	r1, sp, #4
    8b76:	4607      	mov	r7, r0
    8b78:	f7ff ffa4 	bl	8ac4 <__b2d>
    8b7c:	460d      	mov	r5, r1
    8b7e:	4604      	mov	r4, r0
    8b80:	4669      	mov	r1, sp
    8b82:	4630      	mov	r0, r6
    8b84:	f7ff ff9e 	bl	8ac4 <__b2d>
    8b88:	f8dd c004 	ldr.w	ip, [sp, #4]
    8b8c:	46a9      	mov	r9, r5
    8b8e:	46a0      	mov	r8, r4
    8b90:	460b      	mov	r3, r1
    8b92:	4602      	mov	r2, r0
    8b94:	6931      	ldr	r1, [r6, #16]
    8b96:	4616      	mov	r6, r2
    8b98:	6938      	ldr	r0, [r7, #16]
    8b9a:	461f      	mov	r7, r3
    8b9c:	1a40      	subs	r0, r0, r1
    8b9e:	9900      	ldr	r1, [sp, #0]
    8ba0:	ebc1 010c 	rsb	r1, r1, ip
    8ba4:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    8ba8:	2900      	cmp	r1, #0
    8baa:	bfc9      	itett	gt
    8bac:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    8bb0:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    8bb4:	4624      	movgt	r4, r4
    8bb6:	464d      	movgt	r5, r9
    8bb8:	bfdc      	itt	le
    8bba:	4612      	movle	r2, r2
    8bbc:	463b      	movle	r3, r7
    8bbe:	4620      	mov	r0, r4
    8bc0:	4629      	mov	r1, r5
    8bc2:	f7fb fd01 	bl	45c8 <__aeabi_ddiv>
    8bc6:	b003      	add	sp, #12
    8bc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00008bcc <_mprec_log10>:
    8bcc:	2817      	cmp	r0, #23
    8bce:	b510      	push	{r4, lr}
    8bd0:	4604      	mov	r4, r0
    8bd2:	dd0e      	ble.n	8bf2 <_mprec_log10+0x26>
    8bd4:	f240 0100 	movw	r1, #0
    8bd8:	2000      	movs	r0, #0
    8bda:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    8bde:	f240 0300 	movw	r3, #0
    8be2:	2200      	movs	r2, #0
    8be4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8be8:	f7fb fbc4 	bl	4374 <__aeabi_dmul>
    8bec:	3c01      	subs	r4, #1
    8bee:	d1f6      	bne.n	8bde <_mprec_log10+0x12>
    8bf0:	bd10      	pop	{r4, pc}
    8bf2:	f64a 13d8 	movw	r3, #43480	; 0xa9d8
    8bf6:	f2c0 0300 	movt	r3, #0
    8bfa:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    8bfe:	e9d3 0100 	ldrd	r0, r1, [r3]
    8c02:	bd10      	pop	{r4, pc}

00008c04 <__copybits>:
    8c04:	6913      	ldr	r3, [r2, #16]
    8c06:	3901      	subs	r1, #1
    8c08:	f102 0c14 	add.w	ip, r2, #20
    8c0c:	b410      	push	{r4}
    8c0e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    8c12:	114c      	asrs	r4, r1, #5
    8c14:	3214      	adds	r2, #20
    8c16:	3401      	adds	r4, #1
    8c18:	4594      	cmp	ip, r2
    8c1a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    8c1e:	d20f      	bcs.n	8c40 <__copybits+0x3c>
    8c20:	2300      	movs	r3, #0
    8c22:	f85c 1003 	ldr.w	r1, [ip, r3]
    8c26:	50c1      	str	r1, [r0, r3]
    8c28:	3304      	adds	r3, #4
    8c2a:	eb03 010c 	add.w	r1, r3, ip
    8c2e:	428a      	cmp	r2, r1
    8c30:	d8f7      	bhi.n	8c22 <__copybits+0x1e>
    8c32:	ea6f 0c0c 	mvn.w	ip, ip
    8c36:	4462      	add	r2, ip
    8c38:	f022 0203 	bic.w	r2, r2, #3
    8c3c:	3204      	adds	r2, #4
    8c3e:	1880      	adds	r0, r0, r2
    8c40:	4284      	cmp	r4, r0
    8c42:	d904      	bls.n	8c4e <__copybits+0x4a>
    8c44:	2300      	movs	r3, #0
    8c46:	f840 3b04 	str.w	r3, [r0], #4
    8c4a:	4284      	cmp	r4, r0
    8c4c:	d8fb      	bhi.n	8c46 <__copybits+0x42>
    8c4e:	bc10      	pop	{r4}
    8c50:	4770      	bx	lr
    8c52:	bf00      	nop

00008c54 <__any_on>:
    8c54:	6902      	ldr	r2, [r0, #16]
    8c56:	114b      	asrs	r3, r1, #5
    8c58:	429a      	cmp	r2, r3
    8c5a:	db10      	blt.n	8c7e <__any_on+0x2a>
    8c5c:	dd0e      	ble.n	8c7c <__any_on+0x28>
    8c5e:	f011 011f 	ands.w	r1, r1, #31
    8c62:	d00b      	beq.n	8c7c <__any_on+0x28>
    8c64:	461a      	mov	r2, r3
    8c66:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    8c6a:	695b      	ldr	r3, [r3, #20]
    8c6c:	fa23 fc01 	lsr.w	ip, r3, r1
    8c70:	fa0c f101 	lsl.w	r1, ip, r1
    8c74:	4299      	cmp	r1, r3
    8c76:	d002      	beq.n	8c7e <__any_on+0x2a>
    8c78:	2001      	movs	r0, #1
    8c7a:	4770      	bx	lr
    8c7c:	461a      	mov	r2, r3
    8c7e:	3204      	adds	r2, #4
    8c80:	f100 0114 	add.w	r1, r0, #20
    8c84:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    8c88:	f103 0c04 	add.w	ip, r3, #4
    8c8c:	4561      	cmp	r1, ip
    8c8e:	d20b      	bcs.n	8ca8 <__any_on+0x54>
    8c90:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    8c94:	2a00      	cmp	r2, #0
    8c96:	d1ef      	bne.n	8c78 <__any_on+0x24>
    8c98:	4299      	cmp	r1, r3
    8c9a:	d205      	bcs.n	8ca8 <__any_on+0x54>
    8c9c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    8ca0:	2a00      	cmp	r2, #0
    8ca2:	d1e9      	bne.n	8c78 <__any_on+0x24>
    8ca4:	4299      	cmp	r1, r3
    8ca6:	d3f9      	bcc.n	8c9c <__any_on+0x48>
    8ca8:	2000      	movs	r0, #0
    8caa:	4770      	bx	lr

00008cac <_Bfree>:
    8cac:	b530      	push	{r4, r5, lr}
    8cae:	6a45      	ldr	r5, [r0, #36]	; 0x24
    8cb0:	b083      	sub	sp, #12
    8cb2:	4604      	mov	r4, r0
    8cb4:	b155      	cbz	r5, 8ccc <_Bfree+0x20>
    8cb6:	b139      	cbz	r1, 8cc8 <_Bfree+0x1c>
    8cb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8cba:	684a      	ldr	r2, [r1, #4]
    8cbc:	68db      	ldr	r3, [r3, #12]
    8cbe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    8cc2:	6008      	str	r0, [r1, #0]
    8cc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    8cc8:	b003      	add	sp, #12
    8cca:	bd30      	pop	{r4, r5, pc}
    8ccc:	2010      	movs	r0, #16
    8cce:	9101      	str	r1, [sp, #4]
    8cd0:	f7ff fa24 	bl	811c <malloc>
    8cd4:	9901      	ldr	r1, [sp, #4]
    8cd6:	6260      	str	r0, [r4, #36]	; 0x24
    8cd8:	60c5      	str	r5, [r0, #12]
    8cda:	6045      	str	r5, [r0, #4]
    8cdc:	6085      	str	r5, [r0, #8]
    8cde:	6005      	str	r5, [r0, #0]
    8ce0:	e7e9      	b.n	8cb6 <_Bfree+0xa>
    8ce2:	bf00      	nop

00008ce4 <_Balloc>:
    8ce4:	b570      	push	{r4, r5, r6, lr}
    8ce6:	6a44      	ldr	r4, [r0, #36]	; 0x24
    8ce8:	4606      	mov	r6, r0
    8cea:	460d      	mov	r5, r1
    8cec:	b164      	cbz	r4, 8d08 <_Balloc+0x24>
    8cee:	68e2      	ldr	r2, [r4, #12]
    8cf0:	b1a2      	cbz	r2, 8d1c <_Balloc+0x38>
    8cf2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    8cf6:	b1eb      	cbz	r3, 8d34 <_Balloc+0x50>
    8cf8:	6819      	ldr	r1, [r3, #0]
    8cfa:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    8cfe:	2200      	movs	r2, #0
    8d00:	60da      	str	r2, [r3, #12]
    8d02:	611a      	str	r2, [r3, #16]
    8d04:	4618      	mov	r0, r3
    8d06:	bd70      	pop	{r4, r5, r6, pc}
    8d08:	2010      	movs	r0, #16
    8d0a:	f7ff fa07 	bl	811c <malloc>
    8d0e:	2300      	movs	r3, #0
    8d10:	4604      	mov	r4, r0
    8d12:	6270      	str	r0, [r6, #36]	; 0x24
    8d14:	60c3      	str	r3, [r0, #12]
    8d16:	6043      	str	r3, [r0, #4]
    8d18:	6083      	str	r3, [r0, #8]
    8d1a:	6003      	str	r3, [r0, #0]
    8d1c:	2210      	movs	r2, #16
    8d1e:	4630      	mov	r0, r6
    8d20:	2104      	movs	r1, #4
    8d22:	f000 fe57 	bl	99d4 <_calloc_r>
    8d26:	6a73      	ldr	r3, [r6, #36]	; 0x24
    8d28:	60e0      	str	r0, [r4, #12]
    8d2a:	68da      	ldr	r2, [r3, #12]
    8d2c:	2a00      	cmp	r2, #0
    8d2e:	d1e0      	bne.n	8cf2 <_Balloc+0xe>
    8d30:	4613      	mov	r3, r2
    8d32:	e7e7      	b.n	8d04 <_Balloc+0x20>
    8d34:	2401      	movs	r4, #1
    8d36:	4630      	mov	r0, r6
    8d38:	4621      	mov	r1, r4
    8d3a:	40ac      	lsls	r4, r5
    8d3c:	1d62      	adds	r2, r4, #5
    8d3e:	0092      	lsls	r2, r2, #2
    8d40:	f000 fe48 	bl	99d4 <_calloc_r>
    8d44:	4603      	mov	r3, r0
    8d46:	2800      	cmp	r0, #0
    8d48:	d0dc      	beq.n	8d04 <_Balloc+0x20>
    8d4a:	6045      	str	r5, [r0, #4]
    8d4c:	6084      	str	r4, [r0, #8]
    8d4e:	e7d6      	b.n	8cfe <_Balloc+0x1a>

00008d50 <__d2b>:
    8d50:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    8d54:	b083      	sub	sp, #12
    8d56:	2101      	movs	r1, #1
    8d58:	461d      	mov	r5, r3
    8d5a:	4614      	mov	r4, r2
    8d5c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    8d5e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    8d60:	f7ff ffc0 	bl	8ce4 <_Balloc>
    8d64:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    8d68:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    8d6c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8d70:	4615      	mov	r5, r2
    8d72:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    8d76:	9300      	str	r3, [sp, #0]
    8d78:	bf1c      	itt	ne
    8d7a:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    8d7e:	9300      	strne	r3, [sp, #0]
    8d80:	4680      	mov	r8, r0
    8d82:	2c00      	cmp	r4, #0
    8d84:	d023      	beq.n	8dce <__d2b+0x7e>
    8d86:	a802      	add	r0, sp, #8
    8d88:	f840 4d04 	str.w	r4, [r0, #-4]!
    8d8c:	f7ff fe22 	bl	89d4 <__lo0bits>
    8d90:	4603      	mov	r3, r0
    8d92:	2800      	cmp	r0, #0
    8d94:	d137      	bne.n	8e06 <__d2b+0xb6>
    8d96:	9901      	ldr	r1, [sp, #4]
    8d98:	9a00      	ldr	r2, [sp, #0]
    8d9a:	f8c8 1014 	str.w	r1, [r8, #20]
    8d9e:	2a00      	cmp	r2, #0
    8da0:	bf14      	ite	ne
    8da2:	2402      	movne	r4, #2
    8da4:	2401      	moveq	r4, #1
    8da6:	f8c8 2018 	str.w	r2, [r8, #24]
    8daa:	f8c8 4010 	str.w	r4, [r8, #16]
    8dae:	f1ba 0f00 	cmp.w	sl, #0
    8db2:	d01b      	beq.n	8dec <__d2b+0x9c>
    8db4:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    8db8:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    8dbc:	f1aa 0a03 	sub.w	sl, sl, #3
    8dc0:	4453      	add	r3, sl
    8dc2:	603b      	str	r3, [r7, #0]
    8dc4:	6032      	str	r2, [r6, #0]
    8dc6:	4640      	mov	r0, r8
    8dc8:	b003      	add	sp, #12
    8dca:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    8dce:	4668      	mov	r0, sp
    8dd0:	f7ff fe00 	bl	89d4 <__lo0bits>
    8dd4:	2301      	movs	r3, #1
    8dd6:	461c      	mov	r4, r3
    8dd8:	f8c8 3010 	str.w	r3, [r8, #16]
    8ddc:	9b00      	ldr	r3, [sp, #0]
    8dde:	f8c8 3014 	str.w	r3, [r8, #20]
    8de2:	f100 0320 	add.w	r3, r0, #32
    8de6:	f1ba 0f00 	cmp.w	sl, #0
    8dea:	d1e3      	bne.n	8db4 <__d2b+0x64>
    8dec:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    8df0:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    8df4:	3b02      	subs	r3, #2
    8df6:	603b      	str	r3, [r7, #0]
    8df8:	6910      	ldr	r0, [r2, #16]
    8dfa:	f7ff fdcb 	bl	8994 <__hi0bits>
    8dfe:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    8e02:	6030      	str	r0, [r6, #0]
    8e04:	e7df      	b.n	8dc6 <__d2b+0x76>
    8e06:	9a00      	ldr	r2, [sp, #0]
    8e08:	f1c0 0120 	rsb	r1, r0, #32
    8e0c:	fa12 f101 	lsls.w	r1, r2, r1
    8e10:	40c2      	lsrs	r2, r0
    8e12:	9801      	ldr	r0, [sp, #4]
    8e14:	4301      	orrs	r1, r0
    8e16:	f8c8 1014 	str.w	r1, [r8, #20]
    8e1a:	9200      	str	r2, [sp, #0]
    8e1c:	e7bf      	b.n	8d9e <__d2b+0x4e>
    8e1e:	bf00      	nop

00008e20 <__mdiff>:
    8e20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8e24:	6913      	ldr	r3, [r2, #16]
    8e26:	690f      	ldr	r7, [r1, #16]
    8e28:	460c      	mov	r4, r1
    8e2a:	4615      	mov	r5, r2
    8e2c:	1aff      	subs	r7, r7, r3
    8e2e:	2f00      	cmp	r7, #0
    8e30:	d04f      	beq.n	8ed2 <__mdiff+0xb2>
    8e32:	db6a      	blt.n	8f0a <__mdiff+0xea>
    8e34:	2700      	movs	r7, #0
    8e36:	f101 0614 	add.w	r6, r1, #20
    8e3a:	6861      	ldr	r1, [r4, #4]
    8e3c:	f7ff ff52 	bl	8ce4 <_Balloc>
    8e40:	f8d5 8010 	ldr.w	r8, [r5, #16]
    8e44:	f8d4 c010 	ldr.w	ip, [r4, #16]
    8e48:	f105 0114 	add.w	r1, r5, #20
    8e4c:	2200      	movs	r2, #0
    8e4e:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    8e52:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    8e56:	f105 0814 	add.w	r8, r5, #20
    8e5a:	3414      	adds	r4, #20
    8e5c:	f100 0314 	add.w	r3, r0, #20
    8e60:	60c7      	str	r7, [r0, #12]
    8e62:	f851 7b04 	ldr.w	r7, [r1], #4
    8e66:	f856 5b04 	ldr.w	r5, [r6], #4
    8e6a:	46bb      	mov	fp, r7
    8e6c:	fa1f fa87 	uxth.w	sl, r7
    8e70:	0c3f      	lsrs	r7, r7, #16
    8e72:	fa1f f985 	uxth.w	r9, r5
    8e76:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    8e7a:	ebca 0a09 	rsb	sl, sl, r9
    8e7e:	4452      	add	r2, sl
    8e80:	eb07 4722 	add.w	r7, r7, r2, asr #16
    8e84:	b292      	uxth	r2, r2
    8e86:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    8e8a:	f843 2b04 	str.w	r2, [r3], #4
    8e8e:	143a      	asrs	r2, r7, #16
    8e90:	4588      	cmp	r8, r1
    8e92:	d8e6      	bhi.n	8e62 <__mdiff+0x42>
    8e94:	42a6      	cmp	r6, r4
    8e96:	d20e      	bcs.n	8eb6 <__mdiff+0x96>
    8e98:	f856 1b04 	ldr.w	r1, [r6], #4
    8e9c:	b28d      	uxth	r5, r1
    8e9e:	0c09      	lsrs	r1, r1, #16
    8ea0:	1952      	adds	r2, r2, r5
    8ea2:	eb01 4122 	add.w	r1, r1, r2, asr #16
    8ea6:	b292      	uxth	r2, r2
    8ea8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    8eac:	f843 2b04 	str.w	r2, [r3], #4
    8eb0:	140a      	asrs	r2, r1, #16
    8eb2:	42b4      	cmp	r4, r6
    8eb4:	d8f0      	bhi.n	8e98 <__mdiff+0x78>
    8eb6:	f853 2c04 	ldr.w	r2, [r3, #-4]
    8eba:	b932      	cbnz	r2, 8eca <__mdiff+0xaa>
    8ebc:	f853 2c08 	ldr.w	r2, [r3, #-8]
    8ec0:	f10c 3cff 	add.w	ip, ip, #4294967295
    8ec4:	3b04      	subs	r3, #4
    8ec6:	2a00      	cmp	r2, #0
    8ec8:	d0f8      	beq.n	8ebc <__mdiff+0x9c>
    8eca:	f8c0 c010 	str.w	ip, [r0, #16]
    8ece:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8ed2:	3304      	adds	r3, #4
    8ed4:	f101 0614 	add.w	r6, r1, #20
    8ed8:	009b      	lsls	r3, r3, #2
    8eda:	18d2      	adds	r2, r2, r3
    8edc:	18cb      	adds	r3, r1, r3
    8ede:	3304      	adds	r3, #4
    8ee0:	3204      	adds	r2, #4
    8ee2:	f853 cc04 	ldr.w	ip, [r3, #-4]
    8ee6:	3b04      	subs	r3, #4
    8ee8:	f852 1c04 	ldr.w	r1, [r2, #-4]
    8eec:	3a04      	subs	r2, #4
    8eee:	458c      	cmp	ip, r1
    8ef0:	d10a      	bne.n	8f08 <__mdiff+0xe8>
    8ef2:	429e      	cmp	r6, r3
    8ef4:	d3f5      	bcc.n	8ee2 <__mdiff+0xc2>
    8ef6:	2100      	movs	r1, #0
    8ef8:	f7ff fef4 	bl	8ce4 <_Balloc>
    8efc:	2301      	movs	r3, #1
    8efe:	6103      	str	r3, [r0, #16]
    8f00:	2300      	movs	r3, #0
    8f02:	6143      	str	r3, [r0, #20]
    8f04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8f08:	d297      	bcs.n	8e3a <__mdiff+0x1a>
    8f0a:	4623      	mov	r3, r4
    8f0c:	462c      	mov	r4, r5
    8f0e:	2701      	movs	r7, #1
    8f10:	461d      	mov	r5, r3
    8f12:	f104 0614 	add.w	r6, r4, #20
    8f16:	e790      	b.n	8e3a <__mdiff+0x1a>

00008f18 <__lshift>:
    8f18:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    8f1c:	690d      	ldr	r5, [r1, #16]
    8f1e:	688b      	ldr	r3, [r1, #8]
    8f20:	1156      	asrs	r6, r2, #5
    8f22:	3501      	adds	r5, #1
    8f24:	460c      	mov	r4, r1
    8f26:	19ad      	adds	r5, r5, r6
    8f28:	4690      	mov	r8, r2
    8f2a:	429d      	cmp	r5, r3
    8f2c:	4682      	mov	sl, r0
    8f2e:	6849      	ldr	r1, [r1, #4]
    8f30:	dd03      	ble.n	8f3a <__lshift+0x22>
    8f32:	005b      	lsls	r3, r3, #1
    8f34:	3101      	adds	r1, #1
    8f36:	429d      	cmp	r5, r3
    8f38:	dcfb      	bgt.n	8f32 <__lshift+0x1a>
    8f3a:	4650      	mov	r0, sl
    8f3c:	f7ff fed2 	bl	8ce4 <_Balloc>
    8f40:	2e00      	cmp	r6, #0
    8f42:	4607      	mov	r7, r0
    8f44:	f100 0214 	add.w	r2, r0, #20
    8f48:	dd0a      	ble.n	8f60 <__lshift+0x48>
    8f4a:	2300      	movs	r3, #0
    8f4c:	4619      	mov	r1, r3
    8f4e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    8f52:	3301      	adds	r3, #1
    8f54:	42b3      	cmp	r3, r6
    8f56:	d1fa      	bne.n	8f4e <__lshift+0x36>
    8f58:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    8f5c:	f103 0214 	add.w	r2, r3, #20
    8f60:	6920      	ldr	r0, [r4, #16]
    8f62:	f104 0314 	add.w	r3, r4, #20
    8f66:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    8f6a:	3014      	adds	r0, #20
    8f6c:	f018 081f 	ands.w	r8, r8, #31
    8f70:	d01b      	beq.n	8faa <__lshift+0x92>
    8f72:	f1c8 0e20 	rsb	lr, r8, #32
    8f76:	2100      	movs	r1, #0
    8f78:	681e      	ldr	r6, [r3, #0]
    8f7a:	fa06 fc08 	lsl.w	ip, r6, r8
    8f7e:	ea41 010c 	orr.w	r1, r1, ip
    8f82:	f842 1b04 	str.w	r1, [r2], #4
    8f86:	f853 1b04 	ldr.w	r1, [r3], #4
    8f8a:	4298      	cmp	r0, r3
    8f8c:	fa21 f10e 	lsr.w	r1, r1, lr
    8f90:	d8f2      	bhi.n	8f78 <__lshift+0x60>
    8f92:	6011      	str	r1, [r2, #0]
    8f94:	b101      	cbz	r1, 8f98 <__lshift+0x80>
    8f96:	3501      	adds	r5, #1
    8f98:	4650      	mov	r0, sl
    8f9a:	3d01      	subs	r5, #1
    8f9c:	4621      	mov	r1, r4
    8f9e:	613d      	str	r5, [r7, #16]
    8fa0:	f7ff fe84 	bl	8cac <_Bfree>
    8fa4:	4638      	mov	r0, r7
    8fa6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    8faa:	f853 1008 	ldr.w	r1, [r3, r8]
    8fae:	f842 1008 	str.w	r1, [r2, r8]
    8fb2:	f108 0804 	add.w	r8, r8, #4
    8fb6:	eb08 0103 	add.w	r1, r8, r3
    8fba:	4288      	cmp	r0, r1
    8fbc:	d9ec      	bls.n	8f98 <__lshift+0x80>
    8fbe:	f853 1008 	ldr.w	r1, [r3, r8]
    8fc2:	f842 1008 	str.w	r1, [r2, r8]
    8fc6:	f108 0804 	add.w	r8, r8, #4
    8fca:	eb08 0103 	add.w	r1, r8, r3
    8fce:	4288      	cmp	r0, r1
    8fd0:	d8eb      	bhi.n	8faa <__lshift+0x92>
    8fd2:	e7e1      	b.n	8f98 <__lshift+0x80>

00008fd4 <__multiply>:
    8fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8fd8:	f8d1 8010 	ldr.w	r8, [r1, #16]
    8fdc:	6917      	ldr	r7, [r2, #16]
    8fde:	460d      	mov	r5, r1
    8fe0:	4616      	mov	r6, r2
    8fe2:	b087      	sub	sp, #28
    8fe4:	45b8      	cmp	r8, r7
    8fe6:	bfb5      	itete	lt
    8fe8:	4615      	movlt	r5, r2
    8fea:	463b      	movge	r3, r7
    8fec:	460b      	movlt	r3, r1
    8fee:	4647      	movge	r7, r8
    8ff0:	bfb4      	ite	lt
    8ff2:	461e      	movlt	r6, r3
    8ff4:	4698      	movge	r8, r3
    8ff6:	68ab      	ldr	r3, [r5, #8]
    8ff8:	eb08 0407 	add.w	r4, r8, r7
    8ffc:	6869      	ldr	r1, [r5, #4]
    8ffe:	429c      	cmp	r4, r3
    9000:	bfc8      	it	gt
    9002:	3101      	addgt	r1, #1
    9004:	f7ff fe6e 	bl	8ce4 <_Balloc>
    9008:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    900c:	f100 0b14 	add.w	fp, r0, #20
    9010:	3314      	adds	r3, #20
    9012:	9003      	str	r0, [sp, #12]
    9014:	459b      	cmp	fp, r3
    9016:	9304      	str	r3, [sp, #16]
    9018:	d206      	bcs.n	9028 <__multiply+0x54>
    901a:	9904      	ldr	r1, [sp, #16]
    901c:	465b      	mov	r3, fp
    901e:	2200      	movs	r2, #0
    9020:	f843 2b04 	str.w	r2, [r3], #4
    9024:	4299      	cmp	r1, r3
    9026:	d8fb      	bhi.n	9020 <__multiply+0x4c>
    9028:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    902c:	f106 0914 	add.w	r9, r6, #20
    9030:	f108 0814 	add.w	r8, r8, #20
    9034:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    9038:	3514      	adds	r5, #20
    903a:	45c1      	cmp	r9, r8
    903c:	f8cd 8004 	str.w	r8, [sp, #4]
    9040:	f10c 0c14 	add.w	ip, ip, #20
    9044:	9502      	str	r5, [sp, #8]
    9046:	d24b      	bcs.n	90e0 <__multiply+0x10c>
    9048:	f04f 0a00 	mov.w	sl, #0
    904c:	9405      	str	r4, [sp, #20]
    904e:	f859 400a 	ldr.w	r4, [r9, sl]
    9052:	eb0a 080b 	add.w	r8, sl, fp
    9056:	b2a0      	uxth	r0, r4
    9058:	b1d8      	cbz	r0, 9092 <__multiply+0xbe>
    905a:	9a02      	ldr	r2, [sp, #8]
    905c:	4643      	mov	r3, r8
    905e:	2400      	movs	r4, #0
    9060:	f852 5b04 	ldr.w	r5, [r2], #4
    9064:	6819      	ldr	r1, [r3, #0]
    9066:	b2af      	uxth	r7, r5
    9068:	0c2d      	lsrs	r5, r5, #16
    906a:	b28e      	uxth	r6, r1
    906c:	0c09      	lsrs	r1, r1, #16
    906e:	fb00 6607 	mla	r6, r0, r7, r6
    9072:	fb00 1105 	mla	r1, r0, r5, r1
    9076:	1936      	adds	r6, r6, r4
    9078:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    907c:	b2b6      	uxth	r6, r6
    907e:	0c0c      	lsrs	r4, r1, #16
    9080:	4594      	cmp	ip, r2
    9082:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    9086:	f843 6b04 	str.w	r6, [r3], #4
    908a:	d8e9      	bhi.n	9060 <__multiply+0x8c>
    908c:	601c      	str	r4, [r3, #0]
    908e:	f859 400a 	ldr.w	r4, [r9, sl]
    9092:	0c24      	lsrs	r4, r4, #16
    9094:	d01c      	beq.n	90d0 <__multiply+0xfc>
    9096:	f85b 200a 	ldr.w	r2, [fp, sl]
    909a:	4641      	mov	r1, r8
    909c:	9b02      	ldr	r3, [sp, #8]
    909e:	2500      	movs	r5, #0
    90a0:	4610      	mov	r0, r2
    90a2:	881e      	ldrh	r6, [r3, #0]
    90a4:	b297      	uxth	r7, r2
    90a6:	fb06 5504 	mla	r5, r6, r4, r5
    90aa:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    90ae:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    90b2:	600f      	str	r7, [r1, #0]
    90b4:	f851 0f04 	ldr.w	r0, [r1, #4]!
    90b8:	f853 2b04 	ldr.w	r2, [r3], #4
    90bc:	b286      	uxth	r6, r0
    90be:	0c12      	lsrs	r2, r2, #16
    90c0:	fb02 6204 	mla	r2, r2, r4, r6
    90c4:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    90c8:	0c15      	lsrs	r5, r2, #16
    90ca:	459c      	cmp	ip, r3
    90cc:	d8e9      	bhi.n	90a2 <__multiply+0xce>
    90ce:	600a      	str	r2, [r1, #0]
    90d0:	f10a 0a04 	add.w	sl, sl, #4
    90d4:	9a01      	ldr	r2, [sp, #4]
    90d6:	eb0a 0309 	add.w	r3, sl, r9
    90da:	429a      	cmp	r2, r3
    90dc:	d8b7      	bhi.n	904e <__multiply+0x7a>
    90de:	9c05      	ldr	r4, [sp, #20]
    90e0:	2c00      	cmp	r4, #0
    90e2:	dd0b      	ble.n	90fc <__multiply+0x128>
    90e4:	9a04      	ldr	r2, [sp, #16]
    90e6:	f852 3c04 	ldr.w	r3, [r2, #-4]
    90ea:	b93b      	cbnz	r3, 90fc <__multiply+0x128>
    90ec:	4613      	mov	r3, r2
    90ee:	e003      	b.n	90f8 <__multiply+0x124>
    90f0:	f853 2c08 	ldr.w	r2, [r3, #-8]
    90f4:	3b04      	subs	r3, #4
    90f6:	b90a      	cbnz	r2, 90fc <__multiply+0x128>
    90f8:	3c01      	subs	r4, #1
    90fa:	d1f9      	bne.n	90f0 <__multiply+0x11c>
    90fc:	9b03      	ldr	r3, [sp, #12]
    90fe:	4618      	mov	r0, r3
    9100:	611c      	str	r4, [r3, #16]
    9102:	b007      	add	sp, #28
    9104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00009108 <__i2b>:
    9108:	b510      	push	{r4, lr}
    910a:	460c      	mov	r4, r1
    910c:	2101      	movs	r1, #1
    910e:	f7ff fde9 	bl	8ce4 <_Balloc>
    9112:	2201      	movs	r2, #1
    9114:	6144      	str	r4, [r0, #20]
    9116:	6102      	str	r2, [r0, #16]
    9118:	bd10      	pop	{r4, pc}
    911a:	bf00      	nop

0000911c <__multadd>:
    911c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    9120:	460d      	mov	r5, r1
    9122:	2100      	movs	r1, #0
    9124:	4606      	mov	r6, r0
    9126:	692c      	ldr	r4, [r5, #16]
    9128:	b083      	sub	sp, #12
    912a:	f105 0814 	add.w	r8, r5, #20
    912e:	4608      	mov	r0, r1
    9130:	f858 7001 	ldr.w	r7, [r8, r1]
    9134:	3001      	adds	r0, #1
    9136:	fa1f fa87 	uxth.w	sl, r7
    913a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    913e:	fb0a 3302 	mla	r3, sl, r2, r3
    9142:	fb0c fc02 	mul.w	ip, ip, r2
    9146:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    914a:	b29b      	uxth	r3, r3
    914c:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    9150:	f848 3001 	str.w	r3, [r8, r1]
    9154:	3104      	adds	r1, #4
    9156:	4284      	cmp	r4, r0
    9158:	ea4f 431c 	mov.w	r3, ip, lsr #16
    915c:	dce8      	bgt.n	9130 <__multadd+0x14>
    915e:	b13b      	cbz	r3, 9170 <__multadd+0x54>
    9160:	68aa      	ldr	r2, [r5, #8]
    9162:	4294      	cmp	r4, r2
    9164:	da08      	bge.n	9178 <__multadd+0x5c>
    9166:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    916a:	3401      	adds	r4, #1
    916c:	612c      	str	r4, [r5, #16]
    916e:	6153      	str	r3, [r2, #20]
    9170:	4628      	mov	r0, r5
    9172:	b003      	add	sp, #12
    9174:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    9178:	6869      	ldr	r1, [r5, #4]
    917a:	4630      	mov	r0, r6
    917c:	9301      	str	r3, [sp, #4]
    917e:	3101      	adds	r1, #1
    9180:	f7ff fdb0 	bl	8ce4 <_Balloc>
    9184:	692a      	ldr	r2, [r5, #16]
    9186:	f105 010c 	add.w	r1, r5, #12
    918a:	3202      	adds	r2, #2
    918c:	0092      	lsls	r2, r2, #2
    918e:	4607      	mov	r7, r0
    9190:	300c      	adds	r0, #12
    9192:	f7ff fad7 	bl	8744 <memcpy>
    9196:	4629      	mov	r1, r5
    9198:	4630      	mov	r0, r6
    919a:	463d      	mov	r5, r7
    919c:	f7ff fd86 	bl	8cac <_Bfree>
    91a0:	9b01      	ldr	r3, [sp, #4]
    91a2:	e7e0      	b.n	9166 <__multadd+0x4a>

000091a4 <__pow5mult>:
    91a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    91a8:	4615      	mov	r5, r2
    91aa:	f012 0203 	ands.w	r2, r2, #3
    91ae:	4604      	mov	r4, r0
    91b0:	4688      	mov	r8, r1
    91b2:	d12c      	bne.n	920e <__pow5mult+0x6a>
    91b4:	10ad      	asrs	r5, r5, #2
    91b6:	d01e      	beq.n	91f6 <__pow5mult+0x52>
    91b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
    91ba:	2e00      	cmp	r6, #0
    91bc:	d034      	beq.n	9228 <__pow5mult+0x84>
    91be:	68b7      	ldr	r7, [r6, #8]
    91c0:	2f00      	cmp	r7, #0
    91c2:	d03b      	beq.n	923c <__pow5mult+0x98>
    91c4:	f015 0f01 	tst.w	r5, #1
    91c8:	d108      	bne.n	91dc <__pow5mult+0x38>
    91ca:	106d      	asrs	r5, r5, #1
    91cc:	d013      	beq.n	91f6 <__pow5mult+0x52>
    91ce:	683e      	ldr	r6, [r7, #0]
    91d0:	b1a6      	cbz	r6, 91fc <__pow5mult+0x58>
    91d2:	4630      	mov	r0, r6
    91d4:	4607      	mov	r7, r0
    91d6:	f015 0f01 	tst.w	r5, #1
    91da:	d0f6      	beq.n	91ca <__pow5mult+0x26>
    91dc:	4641      	mov	r1, r8
    91de:	463a      	mov	r2, r7
    91e0:	4620      	mov	r0, r4
    91e2:	f7ff fef7 	bl	8fd4 <__multiply>
    91e6:	4641      	mov	r1, r8
    91e8:	4606      	mov	r6, r0
    91ea:	4620      	mov	r0, r4
    91ec:	f7ff fd5e 	bl	8cac <_Bfree>
    91f0:	106d      	asrs	r5, r5, #1
    91f2:	46b0      	mov	r8, r6
    91f4:	d1eb      	bne.n	91ce <__pow5mult+0x2a>
    91f6:	4640      	mov	r0, r8
    91f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    91fc:	4639      	mov	r1, r7
    91fe:	463a      	mov	r2, r7
    9200:	4620      	mov	r0, r4
    9202:	f7ff fee7 	bl	8fd4 <__multiply>
    9206:	6038      	str	r0, [r7, #0]
    9208:	4607      	mov	r7, r0
    920a:	6006      	str	r6, [r0, #0]
    920c:	e7e3      	b.n	91d6 <__pow5mult+0x32>
    920e:	f64a 1cd8 	movw	ip, #43480	; 0xa9d8
    9212:	2300      	movs	r3, #0
    9214:	f2c0 0c00 	movt	ip, #0
    9218:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    921c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    9220:	f7ff ff7c 	bl	911c <__multadd>
    9224:	4680      	mov	r8, r0
    9226:	e7c5      	b.n	91b4 <__pow5mult+0x10>
    9228:	2010      	movs	r0, #16
    922a:	f7fe ff77 	bl	811c <malloc>
    922e:	2300      	movs	r3, #0
    9230:	4606      	mov	r6, r0
    9232:	6260      	str	r0, [r4, #36]	; 0x24
    9234:	60c3      	str	r3, [r0, #12]
    9236:	6043      	str	r3, [r0, #4]
    9238:	6083      	str	r3, [r0, #8]
    923a:	6003      	str	r3, [r0, #0]
    923c:	4620      	mov	r0, r4
    923e:	f240 2171 	movw	r1, #625	; 0x271
    9242:	f7ff ff61 	bl	9108 <__i2b>
    9246:	2300      	movs	r3, #0
    9248:	60b0      	str	r0, [r6, #8]
    924a:	4607      	mov	r7, r0
    924c:	6003      	str	r3, [r0, #0]
    924e:	e7b9      	b.n	91c4 <__pow5mult+0x20>

00009250 <__s2b>:
    9250:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    9254:	461e      	mov	r6, r3
    9256:	f648 6339 	movw	r3, #36409	; 0x8e39
    925a:	f106 0c08 	add.w	ip, r6, #8
    925e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    9262:	4688      	mov	r8, r1
    9264:	4605      	mov	r5, r0
    9266:	4617      	mov	r7, r2
    9268:	fb83 130c 	smull	r1, r3, r3, ip
    926c:	ea4f 7cec 	mov.w	ip, ip, asr #31
    9270:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    9274:	f1bc 0f01 	cmp.w	ip, #1
    9278:	dd35      	ble.n	92e6 <__s2b+0x96>
    927a:	2100      	movs	r1, #0
    927c:	2201      	movs	r2, #1
    927e:	0052      	lsls	r2, r2, #1
    9280:	3101      	adds	r1, #1
    9282:	4594      	cmp	ip, r2
    9284:	dcfb      	bgt.n	927e <__s2b+0x2e>
    9286:	4628      	mov	r0, r5
    9288:	f7ff fd2c 	bl	8ce4 <_Balloc>
    928c:	9b08      	ldr	r3, [sp, #32]
    928e:	6143      	str	r3, [r0, #20]
    9290:	2301      	movs	r3, #1
    9292:	2f09      	cmp	r7, #9
    9294:	6103      	str	r3, [r0, #16]
    9296:	dd22      	ble.n	92de <__s2b+0x8e>
    9298:	f108 0a09 	add.w	sl, r8, #9
    929c:	2409      	movs	r4, #9
    929e:	f818 3004 	ldrb.w	r3, [r8, r4]
    92a2:	4601      	mov	r1, r0
    92a4:	220a      	movs	r2, #10
    92a6:	3401      	adds	r4, #1
    92a8:	3b30      	subs	r3, #48	; 0x30
    92aa:	4628      	mov	r0, r5
    92ac:	f7ff ff36 	bl	911c <__multadd>
    92b0:	42a7      	cmp	r7, r4
    92b2:	dcf4      	bgt.n	929e <__s2b+0x4e>
    92b4:	eb0a 0807 	add.w	r8, sl, r7
    92b8:	f1a8 0808 	sub.w	r8, r8, #8
    92bc:	42be      	cmp	r6, r7
    92be:	dd0c      	ble.n	92da <__s2b+0x8a>
    92c0:	2400      	movs	r4, #0
    92c2:	f818 3004 	ldrb.w	r3, [r8, r4]
    92c6:	4601      	mov	r1, r0
    92c8:	3401      	adds	r4, #1
    92ca:	220a      	movs	r2, #10
    92cc:	3b30      	subs	r3, #48	; 0x30
    92ce:	4628      	mov	r0, r5
    92d0:	f7ff ff24 	bl	911c <__multadd>
    92d4:	19e3      	adds	r3, r4, r7
    92d6:	429e      	cmp	r6, r3
    92d8:	dcf3      	bgt.n	92c2 <__s2b+0x72>
    92da:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    92de:	f108 080a 	add.w	r8, r8, #10
    92e2:	2709      	movs	r7, #9
    92e4:	e7ea      	b.n	92bc <__s2b+0x6c>
    92e6:	2100      	movs	r1, #0
    92e8:	e7cd      	b.n	9286 <__s2b+0x36>
    92ea:	bf00      	nop

000092ec <_realloc_r>:
    92ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    92f0:	4691      	mov	r9, r2
    92f2:	b083      	sub	sp, #12
    92f4:	4607      	mov	r7, r0
    92f6:	460e      	mov	r6, r1
    92f8:	2900      	cmp	r1, #0
    92fa:	f000 813a 	beq.w	9572 <_realloc_r+0x286>
    92fe:	f1a1 0808 	sub.w	r8, r1, #8
    9302:	f109 040b 	add.w	r4, r9, #11
    9306:	f7ff fb41 	bl	898c <__malloc_lock>
    930a:	2c16      	cmp	r4, #22
    930c:	f8d8 1004 	ldr.w	r1, [r8, #4]
    9310:	460b      	mov	r3, r1
    9312:	f200 80a0 	bhi.w	9456 <_realloc_r+0x16a>
    9316:	2210      	movs	r2, #16
    9318:	2500      	movs	r5, #0
    931a:	4614      	mov	r4, r2
    931c:	454c      	cmp	r4, r9
    931e:	bf38      	it	cc
    9320:	f045 0501 	orrcc.w	r5, r5, #1
    9324:	2d00      	cmp	r5, #0
    9326:	f040 812a 	bne.w	957e <_realloc_r+0x292>
    932a:	f021 0a03 	bic.w	sl, r1, #3
    932e:	4592      	cmp	sl, r2
    9330:	bfa2      	ittt	ge
    9332:	4640      	movge	r0, r8
    9334:	4655      	movge	r5, sl
    9336:	f108 0808 	addge.w	r8, r8, #8
    933a:	da75      	bge.n	9428 <_realloc_r+0x13c>
    933c:	f240 1378 	movw	r3, #376	; 0x178
    9340:	eb08 000a 	add.w	r0, r8, sl
    9344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9348:	f8d3 e008 	ldr.w	lr, [r3, #8]
    934c:	4586      	cmp	lr, r0
    934e:	f000 811a 	beq.w	9586 <_realloc_r+0x29a>
    9352:	f8d0 c004 	ldr.w	ip, [r0, #4]
    9356:	f02c 0b01 	bic.w	fp, ip, #1
    935a:	4483      	add	fp, r0
    935c:	f8db b004 	ldr.w	fp, [fp, #4]
    9360:	f01b 0f01 	tst.w	fp, #1
    9364:	d07c      	beq.n	9460 <_realloc_r+0x174>
    9366:	46ac      	mov	ip, r5
    9368:	4628      	mov	r0, r5
    936a:	f011 0f01 	tst.w	r1, #1
    936e:	f040 809b 	bne.w	94a8 <_realloc_r+0x1bc>
    9372:	f856 1c08 	ldr.w	r1, [r6, #-8]
    9376:	ebc1 0b08 	rsb	fp, r1, r8
    937a:	f8db 5004 	ldr.w	r5, [fp, #4]
    937e:	f025 0503 	bic.w	r5, r5, #3
    9382:	2800      	cmp	r0, #0
    9384:	f000 80dd 	beq.w	9542 <_realloc_r+0x256>
    9388:	4570      	cmp	r0, lr
    938a:	f000 811f 	beq.w	95cc <_realloc_r+0x2e0>
    938e:	eb05 030a 	add.w	r3, r5, sl
    9392:	eb0c 0503 	add.w	r5, ip, r3
    9396:	4295      	cmp	r5, r2
    9398:	bfb8      	it	lt
    939a:	461d      	movlt	r5, r3
    939c:	f2c0 80d2 	blt.w	9544 <_realloc_r+0x258>
    93a0:	6881      	ldr	r1, [r0, #8]
    93a2:	465b      	mov	r3, fp
    93a4:	68c0      	ldr	r0, [r0, #12]
    93a6:	f1aa 0204 	sub.w	r2, sl, #4
    93aa:	2a24      	cmp	r2, #36	; 0x24
    93ac:	6081      	str	r1, [r0, #8]
    93ae:	60c8      	str	r0, [r1, #12]
    93b0:	f853 1f08 	ldr.w	r1, [r3, #8]!
    93b4:	f8db 000c 	ldr.w	r0, [fp, #12]
    93b8:	6081      	str	r1, [r0, #8]
    93ba:	60c8      	str	r0, [r1, #12]
    93bc:	f200 80d0 	bhi.w	9560 <_realloc_r+0x274>
    93c0:	2a13      	cmp	r2, #19
    93c2:	469c      	mov	ip, r3
    93c4:	d921      	bls.n	940a <_realloc_r+0x11e>
    93c6:	4631      	mov	r1, r6
    93c8:	f10b 0c10 	add.w	ip, fp, #16
    93cc:	f851 0b04 	ldr.w	r0, [r1], #4
    93d0:	f8cb 0008 	str.w	r0, [fp, #8]
    93d4:	6870      	ldr	r0, [r6, #4]
    93d6:	1d0e      	adds	r6, r1, #4
    93d8:	2a1b      	cmp	r2, #27
    93da:	f8cb 000c 	str.w	r0, [fp, #12]
    93de:	d914      	bls.n	940a <_realloc_r+0x11e>
    93e0:	6848      	ldr	r0, [r1, #4]
    93e2:	1d31      	adds	r1, r6, #4
    93e4:	f10b 0c18 	add.w	ip, fp, #24
    93e8:	f8cb 0010 	str.w	r0, [fp, #16]
    93ec:	6870      	ldr	r0, [r6, #4]
    93ee:	1d0e      	adds	r6, r1, #4
    93f0:	2a24      	cmp	r2, #36	; 0x24
    93f2:	f8cb 0014 	str.w	r0, [fp, #20]
    93f6:	d108      	bne.n	940a <_realloc_r+0x11e>
    93f8:	684a      	ldr	r2, [r1, #4]
    93fa:	f10b 0c20 	add.w	ip, fp, #32
    93fe:	f8cb 2018 	str.w	r2, [fp, #24]
    9402:	6872      	ldr	r2, [r6, #4]
    9404:	3608      	adds	r6, #8
    9406:	f8cb 201c 	str.w	r2, [fp, #28]
    940a:	4631      	mov	r1, r6
    940c:	4698      	mov	r8, r3
    940e:	4662      	mov	r2, ip
    9410:	4658      	mov	r0, fp
    9412:	f851 3b04 	ldr.w	r3, [r1], #4
    9416:	f842 3b04 	str.w	r3, [r2], #4
    941a:	6873      	ldr	r3, [r6, #4]
    941c:	f8cc 3004 	str.w	r3, [ip, #4]
    9420:	684b      	ldr	r3, [r1, #4]
    9422:	6053      	str	r3, [r2, #4]
    9424:	f8db 3004 	ldr.w	r3, [fp, #4]
    9428:	ebc4 0c05 	rsb	ip, r4, r5
    942c:	f1bc 0f0f 	cmp.w	ip, #15
    9430:	d826      	bhi.n	9480 <_realloc_r+0x194>
    9432:	1942      	adds	r2, r0, r5
    9434:	f003 0301 	and.w	r3, r3, #1
    9438:	ea43 0505 	orr.w	r5, r3, r5
    943c:	6045      	str	r5, [r0, #4]
    943e:	6853      	ldr	r3, [r2, #4]
    9440:	f043 0301 	orr.w	r3, r3, #1
    9444:	6053      	str	r3, [r2, #4]
    9446:	4638      	mov	r0, r7
    9448:	4645      	mov	r5, r8
    944a:	f7ff faa1 	bl	8990 <__malloc_unlock>
    944e:	4628      	mov	r0, r5
    9450:	b003      	add	sp, #12
    9452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9456:	f024 0407 	bic.w	r4, r4, #7
    945a:	4622      	mov	r2, r4
    945c:	0fe5      	lsrs	r5, r4, #31
    945e:	e75d      	b.n	931c <_realloc_r+0x30>
    9460:	f02c 0c03 	bic.w	ip, ip, #3
    9464:	eb0c 050a 	add.w	r5, ip, sl
    9468:	4295      	cmp	r5, r2
    946a:	f6ff af7e 	blt.w	936a <_realloc_r+0x7e>
    946e:	6882      	ldr	r2, [r0, #8]
    9470:	460b      	mov	r3, r1
    9472:	68c1      	ldr	r1, [r0, #12]
    9474:	4640      	mov	r0, r8
    9476:	f108 0808 	add.w	r8, r8, #8
    947a:	608a      	str	r2, [r1, #8]
    947c:	60d1      	str	r1, [r2, #12]
    947e:	e7d3      	b.n	9428 <_realloc_r+0x13c>
    9480:	1901      	adds	r1, r0, r4
    9482:	f003 0301 	and.w	r3, r3, #1
    9486:	eb01 020c 	add.w	r2, r1, ip
    948a:	ea43 0404 	orr.w	r4, r3, r4
    948e:	f04c 0301 	orr.w	r3, ip, #1
    9492:	6044      	str	r4, [r0, #4]
    9494:	604b      	str	r3, [r1, #4]
    9496:	4638      	mov	r0, r7
    9498:	6853      	ldr	r3, [r2, #4]
    949a:	3108      	adds	r1, #8
    949c:	f043 0301 	orr.w	r3, r3, #1
    94a0:	6053      	str	r3, [r2, #4]
    94a2:	f7fe fac1 	bl	7a28 <_free_r>
    94a6:	e7ce      	b.n	9446 <_realloc_r+0x15a>
    94a8:	4649      	mov	r1, r9
    94aa:	4638      	mov	r0, r7
    94ac:	f7fe fe3e 	bl	812c <_malloc_r>
    94b0:	4605      	mov	r5, r0
    94b2:	2800      	cmp	r0, #0
    94b4:	d041      	beq.n	953a <_realloc_r+0x24e>
    94b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
    94ba:	f1a0 0208 	sub.w	r2, r0, #8
    94be:	f023 0101 	bic.w	r1, r3, #1
    94c2:	4441      	add	r1, r8
    94c4:	428a      	cmp	r2, r1
    94c6:	f000 80d7 	beq.w	9678 <_realloc_r+0x38c>
    94ca:	f1aa 0204 	sub.w	r2, sl, #4
    94ce:	4631      	mov	r1, r6
    94d0:	2a24      	cmp	r2, #36	; 0x24
    94d2:	d878      	bhi.n	95c6 <_realloc_r+0x2da>
    94d4:	2a13      	cmp	r2, #19
    94d6:	4603      	mov	r3, r0
    94d8:	d921      	bls.n	951e <_realloc_r+0x232>
    94da:	4634      	mov	r4, r6
    94dc:	f854 3b04 	ldr.w	r3, [r4], #4
    94e0:	1d21      	adds	r1, r4, #4
    94e2:	f840 3b04 	str.w	r3, [r0], #4
    94e6:	1d03      	adds	r3, r0, #4
    94e8:	f8d6 c004 	ldr.w	ip, [r6, #4]
    94ec:	2a1b      	cmp	r2, #27
    94ee:	f8c5 c004 	str.w	ip, [r5, #4]
    94f2:	d914      	bls.n	951e <_realloc_r+0x232>
    94f4:	f8d4 e004 	ldr.w	lr, [r4, #4]
    94f8:	1d1c      	adds	r4, r3, #4
    94fa:	f101 0c04 	add.w	ip, r1, #4
    94fe:	f8c0 e004 	str.w	lr, [r0, #4]
    9502:	6848      	ldr	r0, [r1, #4]
    9504:	f10c 0104 	add.w	r1, ip, #4
    9508:	6058      	str	r0, [r3, #4]
    950a:	1d23      	adds	r3, r4, #4
    950c:	2a24      	cmp	r2, #36	; 0x24
    950e:	d106      	bne.n	951e <_realloc_r+0x232>
    9510:	f8dc 2004 	ldr.w	r2, [ip, #4]
    9514:	6062      	str	r2, [r4, #4]
    9516:	684a      	ldr	r2, [r1, #4]
    9518:	3108      	adds	r1, #8
    951a:	605a      	str	r2, [r3, #4]
    951c:	3308      	adds	r3, #8
    951e:	4608      	mov	r0, r1
    9520:	461a      	mov	r2, r3
    9522:	f850 4b04 	ldr.w	r4, [r0], #4
    9526:	f842 4b04 	str.w	r4, [r2], #4
    952a:	6849      	ldr	r1, [r1, #4]
    952c:	6059      	str	r1, [r3, #4]
    952e:	6843      	ldr	r3, [r0, #4]
    9530:	6053      	str	r3, [r2, #4]
    9532:	4631      	mov	r1, r6
    9534:	4638      	mov	r0, r7
    9536:	f7fe fa77 	bl	7a28 <_free_r>
    953a:	4638      	mov	r0, r7
    953c:	f7ff fa28 	bl	8990 <__malloc_unlock>
    9540:	e785      	b.n	944e <_realloc_r+0x162>
    9542:	4455      	add	r5, sl
    9544:	4295      	cmp	r5, r2
    9546:	dbaf      	blt.n	94a8 <_realloc_r+0x1bc>
    9548:	465b      	mov	r3, fp
    954a:	f8db 000c 	ldr.w	r0, [fp, #12]
    954e:	f1aa 0204 	sub.w	r2, sl, #4
    9552:	f853 1f08 	ldr.w	r1, [r3, #8]!
    9556:	2a24      	cmp	r2, #36	; 0x24
    9558:	6081      	str	r1, [r0, #8]
    955a:	60c8      	str	r0, [r1, #12]
    955c:	f67f af30 	bls.w	93c0 <_realloc_r+0xd4>
    9560:	4618      	mov	r0, r3
    9562:	4631      	mov	r1, r6
    9564:	4698      	mov	r8, r3
    9566:	f7ff f9b5 	bl	88d4 <memmove>
    956a:	4658      	mov	r0, fp
    956c:	f8db 3004 	ldr.w	r3, [fp, #4]
    9570:	e75a      	b.n	9428 <_realloc_r+0x13c>
    9572:	4611      	mov	r1, r2
    9574:	b003      	add	sp, #12
    9576:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    957a:	f7fe bdd7 	b.w	812c <_malloc_r>
    957e:	230c      	movs	r3, #12
    9580:	2500      	movs	r5, #0
    9582:	603b      	str	r3, [r7, #0]
    9584:	e763      	b.n	944e <_realloc_r+0x162>
    9586:	f8de 5004 	ldr.w	r5, [lr, #4]
    958a:	f104 0b10 	add.w	fp, r4, #16
    958e:	f025 0c03 	bic.w	ip, r5, #3
    9592:	eb0c 000a 	add.w	r0, ip, sl
    9596:	4558      	cmp	r0, fp
    9598:	bfb8      	it	lt
    959a:	4670      	movlt	r0, lr
    959c:	f6ff aee5 	blt.w	936a <_realloc_r+0x7e>
    95a0:	eb08 0204 	add.w	r2, r8, r4
    95a4:	1b01      	subs	r1, r0, r4
    95a6:	f041 0101 	orr.w	r1, r1, #1
    95aa:	609a      	str	r2, [r3, #8]
    95ac:	6051      	str	r1, [r2, #4]
    95ae:	4638      	mov	r0, r7
    95b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
    95b4:	4635      	mov	r5, r6
    95b6:	f001 0301 	and.w	r3, r1, #1
    95ba:	431c      	orrs	r4, r3
    95bc:	f8c8 4004 	str.w	r4, [r8, #4]
    95c0:	f7ff f9e6 	bl	8990 <__malloc_unlock>
    95c4:	e743      	b.n	944e <_realloc_r+0x162>
    95c6:	f7ff f985 	bl	88d4 <memmove>
    95ca:	e7b2      	b.n	9532 <_realloc_r+0x246>
    95cc:	4455      	add	r5, sl
    95ce:	f104 0110 	add.w	r1, r4, #16
    95d2:	44ac      	add	ip, r5
    95d4:	458c      	cmp	ip, r1
    95d6:	dbb5      	blt.n	9544 <_realloc_r+0x258>
    95d8:	465d      	mov	r5, fp
    95da:	f8db 000c 	ldr.w	r0, [fp, #12]
    95de:	f1aa 0204 	sub.w	r2, sl, #4
    95e2:	f855 1f08 	ldr.w	r1, [r5, #8]!
    95e6:	2a24      	cmp	r2, #36	; 0x24
    95e8:	6081      	str	r1, [r0, #8]
    95ea:	60c8      	str	r0, [r1, #12]
    95ec:	d84c      	bhi.n	9688 <_realloc_r+0x39c>
    95ee:	2a13      	cmp	r2, #19
    95f0:	4628      	mov	r0, r5
    95f2:	d924      	bls.n	963e <_realloc_r+0x352>
    95f4:	4631      	mov	r1, r6
    95f6:	f10b 0010 	add.w	r0, fp, #16
    95fa:	f851 eb04 	ldr.w	lr, [r1], #4
    95fe:	f8cb e008 	str.w	lr, [fp, #8]
    9602:	f8d6 e004 	ldr.w	lr, [r6, #4]
    9606:	1d0e      	adds	r6, r1, #4
    9608:	2a1b      	cmp	r2, #27
    960a:	f8cb e00c 	str.w	lr, [fp, #12]
    960e:	d916      	bls.n	963e <_realloc_r+0x352>
    9610:	f8d1 e004 	ldr.w	lr, [r1, #4]
    9614:	1d31      	adds	r1, r6, #4
    9616:	f10b 0018 	add.w	r0, fp, #24
    961a:	f8cb e010 	str.w	lr, [fp, #16]
    961e:	f8d6 e004 	ldr.w	lr, [r6, #4]
    9622:	1d0e      	adds	r6, r1, #4
    9624:	2a24      	cmp	r2, #36	; 0x24
    9626:	f8cb e014 	str.w	lr, [fp, #20]
    962a:	d108      	bne.n	963e <_realloc_r+0x352>
    962c:	684a      	ldr	r2, [r1, #4]
    962e:	f10b 0020 	add.w	r0, fp, #32
    9632:	f8cb 2018 	str.w	r2, [fp, #24]
    9636:	6872      	ldr	r2, [r6, #4]
    9638:	3608      	adds	r6, #8
    963a:	f8cb 201c 	str.w	r2, [fp, #28]
    963e:	4631      	mov	r1, r6
    9640:	4602      	mov	r2, r0
    9642:	f851 eb04 	ldr.w	lr, [r1], #4
    9646:	f842 eb04 	str.w	lr, [r2], #4
    964a:	6876      	ldr	r6, [r6, #4]
    964c:	6046      	str	r6, [r0, #4]
    964e:	6849      	ldr	r1, [r1, #4]
    9650:	6051      	str	r1, [r2, #4]
    9652:	eb0b 0204 	add.w	r2, fp, r4
    9656:	ebc4 010c 	rsb	r1, r4, ip
    965a:	f041 0101 	orr.w	r1, r1, #1
    965e:	609a      	str	r2, [r3, #8]
    9660:	6051      	str	r1, [r2, #4]
    9662:	4638      	mov	r0, r7
    9664:	f8db 1004 	ldr.w	r1, [fp, #4]
    9668:	f001 0301 	and.w	r3, r1, #1
    966c:	431c      	orrs	r4, r3
    966e:	f8cb 4004 	str.w	r4, [fp, #4]
    9672:	f7ff f98d 	bl	8990 <__malloc_unlock>
    9676:	e6ea      	b.n	944e <_realloc_r+0x162>
    9678:	6855      	ldr	r5, [r2, #4]
    967a:	4640      	mov	r0, r8
    967c:	f108 0808 	add.w	r8, r8, #8
    9680:	f025 0503 	bic.w	r5, r5, #3
    9684:	4455      	add	r5, sl
    9686:	e6cf      	b.n	9428 <_realloc_r+0x13c>
    9688:	4631      	mov	r1, r6
    968a:	4628      	mov	r0, r5
    968c:	9300      	str	r3, [sp, #0]
    968e:	f8cd c004 	str.w	ip, [sp, #4]
    9692:	f7ff f91f 	bl	88d4 <memmove>
    9696:	f8dd c004 	ldr.w	ip, [sp, #4]
    969a:	9b00      	ldr	r3, [sp, #0]
    969c:	e7d9      	b.n	9652 <_realloc_r+0x366>
    969e:	bf00      	nop

000096a0 <__isinfd>:
    96a0:	4602      	mov	r2, r0
    96a2:	4240      	negs	r0, r0
    96a4:	ea40 0302 	orr.w	r3, r0, r2
    96a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    96ac:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    96b0:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    96b4:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    96b8:	4258      	negs	r0, r3
    96ba:	ea40 0303 	orr.w	r3, r0, r3
    96be:	17d8      	asrs	r0, r3, #31
    96c0:	3001      	adds	r0, #1
    96c2:	4770      	bx	lr

000096c4 <__isnand>:
    96c4:	4602      	mov	r2, r0
    96c6:	4240      	negs	r0, r0
    96c8:	4310      	orrs	r0, r2
    96ca:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    96ce:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    96d2:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    96d6:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    96da:	0fc0      	lsrs	r0, r0, #31
    96dc:	4770      	bx	lr
    96de:	bf00      	nop

000096e0 <_sbrk_r>:
    96e0:	b538      	push	{r3, r4, r5, lr}
    96e2:	f640 0460 	movw	r4, #2144	; 0x860
    96e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    96ea:	4605      	mov	r5, r0
    96ec:	4608      	mov	r0, r1
    96ee:	2300      	movs	r3, #0
    96f0:	6023      	str	r3, [r4, #0]
    96f2:	f7f7 ffbb 	bl	166c <_sbrk>
    96f6:	f1b0 3fff 	cmp.w	r0, #4294967295
    96fa:	d000      	beq.n	96fe <_sbrk_r+0x1e>
    96fc:	bd38      	pop	{r3, r4, r5, pc}
    96fe:	6823      	ldr	r3, [r4, #0]
    9700:	2b00      	cmp	r3, #0
    9702:	d0fb      	beq.n	96fc <_sbrk_r+0x1c>
    9704:	602b      	str	r3, [r5, #0]
    9706:	bd38      	pop	{r3, r4, r5, pc}

00009708 <__sclose>:
    9708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    970c:	f000 b990 	b.w	9a30 <_close_r>

00009710 <__sseek>:
    9710:	b510      	push	{r4, lr}
    9712:	460c      	mov	r4, r1
    9714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9718:	f000 fa2e 	bl	9b78 <_lseek_r>
    971c:	89a3      	ldrh	r3, [r4, #12]
    971e:	f1b0 3fff 	cmp.w	r0, #4294967295
    9722:	bf15      	itete	ne
    9724:	6560      	strne	r0, [r4, #84]	; 0x54
    9726:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    972a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    972e:	81a3      	strheq	r3, [r4, #12]
    9730:	bf18      	it	ne
    9732:	81a3      	strhne	r3, [r4, #12]
    9734:	bd10      	pop	{r4, pc}
    9736:	bf00      	nop

00009738 <__swrite>:
    9738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    973c:	461d      	mov	r5, r3
    973e:	898b      	ldrh	r3, [r1, #12]
    9740:	460c      	mov	r4, r1
    9742:	4616      	mov	r6, r2
    9744:	4607      	mov	r7, r0
    9746:	f413 7f80 	tst.w	r3, #256	; 0x100
    974a:	d006      	beq.n	975a <__swrite+0x22>
    974c:	2302      	movs	r3, #2
    974e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9752:	2200      	movs	r2, #0
    9754:	f000 fa10 	bl	9b78 <_lseek_r>
    9758:	89a3      	ldrh	r3, [r4, #12]
    975a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    975e:	4638      	mov	r0, r7
    9760:	81a3      	strh	r3, [r4, #12]
    9762:	4632      	mov	r2, r6
    9764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    9768:	462b      	mov	r3, r5
    976a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    976e:	f7f7 bf59 	b.w	1624 <_write_r>
    9772:	bf00      	nop

00009774 <__sread>:
    9774:	b510      	push	{r4, lr}
    9776:	460c      	mov	r4, r1
    9778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    977c:	f000 fa12 	bl	9ba4 <_read_r>
    9780:	2800      	cmp	r0, #0
    9782:	db03      	blt.n	978c <__sread+0x18>
    9784:	6d63      	ldr	r3, [r4, #84]	; 0x54
    9786:	181b      	adds	r3, r3, r0
    9788:	6563      	str	r3, [r4, #84]	; 0x54
    978a:	bd10      	pop	{r4, pc}
    978c:	89a3      	ldrh	r3, [r4, #12]
    978e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    9792:	81a3      	strh	r3, [r4, #12]
    9794:	bd10      	pop	{r4, pc}
    9796:	bf00      	nop

00009798 <strcmp>:
    9798:	ea80 0201 	eor.w	r2, r0, r1
    979c:	f012 0f03 	tst.w	r2, #3
    97a0:	d13a      	bne.n	9818 <strcmp_unaligned>
    97a2:	f010 0203 	ands.w	r2, r0, #3
    97a6:	f020 0003 	bic.w	r0, r0, #3
    97aa:	f021 0103 	bic.w	r1, r1, #3
    97ae:	f850 cb04 	ldr.w	ip, [r0], #4
    97b2:	bf08      	it	eq
    97b4:	f851 3b04 	ldreq.w	r3, [r1], #4
    97b8:	d00d      	beq.n	97d6 <strcmp+0x3e>
    97ba:	f082 0203 	eor.w	r2, r2, #3
    97be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    97c2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    97c6:	fa23 f202 	lsr.w	r2, r3, r2
    97ca:	f851 3b04 	ldr.w	r3, [r1], #4
    97ce:	ea4c 0c02 	orr.w	ip, ip, r2
    97d2:	ea43 0302 	orr.w	r3, r3, r2
    97d6:	bf00      	nop
    97d8:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    97dc:	459c      	cmp	ip, r3
    97de:	bf01      	itttt	eq
    97e0:	ea22 020c 	biceq.w	r2, r2, ip
    97e4:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    97e8:	f850 cb04 	ldreq.w	ip, [r0], #4
    97ec:	f851 3b04 	ldreq.w	r3, [r1], #4
    97f0:	d0f2      	beq.n	97d8 <strcmp+0x40>
    97f2:	ea4f 600c 	mov.w	r0, ip, lsl #24
    97f6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    97fa:	2801      	cmp	r0, #1
    97fc:	bf28      	it	cs
    97fe:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    9802:	bf08      	it	eq
    9804:	0a1b      	lsreq	r3, r3, #8
    9806:	d0f4      	beq.n	97f2 <strcmp+0x5a>
    9808:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    980c:	ea4f 6010 	mov.w	r0, r0, lsr #24
    9810:	eba0 0003 	sub.w	r0, r0, r3
    9814:	4770      	bx	lr
    9816:	bf00      	nop

00009818 <strcmp_unaligned>:
    9818:	f010 0f03 	tst.w	r0, #3
    981c:	d00a      	beq.n	9834 <strcmp_unaligned+0x1c>
    981e:	f810 2b01 	ldrb.w	r2, [r0], #1
    9822:	f811 3b01 	ldrb.w	r3, [r1], #1
    9826:	2a01      	cmp	r2, #1
    9828:	bf28      	it	cs
    982a:	429a      	cmpcs	r2, r3
    982c:	d0f4      	beq.n	9818 <strcmp_unaligned>
    982e:	eba2 0003 	sub.w	r0, r2, r3
    9832:	4770      	bx	lr
    9834:	f84d 5d04 	str.w	r5, [sp, #-4]!
    9838:	f84d 4d04 	str.w	r4, [sp, #-4]!
    983c:	f04f 0201 	mov.w	r2, #1
    9840:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    9844:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    9848:	f001 0c03 	and.w	ip, r1, #3
    984c:	f021 0103 	bic.w	r1, r1, #3
    9850:	f850 4b04 	ldr.w	r4, [r0], #4
    9854:	f851 5b04 	ldr.w	r5, [r1], #4
    9858:	f1bc 0f02 	cmp.w	ip, #2
    985c:	d026      	beq.n	98ac <strcmp_unaligned+0x94>
    985e:	d84b      	bhi.n	98f8 <strcmp_unaligned+0xe0>
    9860:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    9864:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    9868:	eba4 0302 	sub.w	r3, r4, r2
    986c:	ea23 0304 	bic.w	r3, r3, r4
    9870:	d10d      	bne.n	988e <strcmp_unaligned+0x76>
    9872:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9876:	bf08      	it	eq
    9878:	f851 5b04 	ldreq.w	r5, [r1], #4
    987c:	d10a      	bne.n	9894 <strcmp_unaligned+0x7c>
    987e:	ea8c 0c04 	eor.w	ip, ip, r4
    9882:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    9886:	d10c      	bne.n	98a2 <strcmp_unaligned+0x8a>
    9888:	f850 4b04 	ldr.w	r4, [r0], #4
    988c:	e7e8      	b.n	9860 <strcmp_unaligned+0x48>
    988e:	ea4f 2515 	mov.w	r5, r5, lsr #8
    9892:	e05c      	b.n	994e <strcmp_unaligned+0x136>
    9894:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    9898:	d152      	bne.n	9940 <strcmp_unaligned+0x128>
    989a:	780d      	ldrb	r5, [r1, #0]
    989c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    98a0:	e055      	b.n	994e <strcmp_unaligned+0x136>
    98a2:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    98a6:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    98aa:	e050      	b.n	994e <strcmp_unaligned+0x136>
    98ac:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    98b0:	eba4 0302 	sub.w	r3, r4, r2
    98b4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    98b8:	ea23 0304 	bic.w	r3, r3, r4
    98bc:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    98c0:	d117      	bne.n	98f2 <strcmp_unaligned+0xda>
    98c2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    98c6:	bf08      	it	eq
    98c8:	f851 5b04 	ldreq.w	r5, [r1], #4
    98cc:	d107      	bne.n	98de <strcmp_unaligned+0xc6>
    98ce:	ea8c 0c04 	eor.w	ip, ip, r4
    98d2:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    98d6:	d108      	bne.n	98ea <strcmp_unaligned+0xd2>
    98d8:	f850 4b04 	ldr.w	r4, [r0], #4
    98dc:	e7e6      	b.n	98ac <strcmp_unaligned+0x94>
    98de:	041b      	lsls	r3, r3, #16
    98e0:	d12e      	bne.n	9940 <strcmp_unaligned+0x128>
    98e2:	880d      	ldrh	r5, [r1, #0]
    98e4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    98e8:	e031      	b.n	994e <strcmp_unaligned+0x136>
    98ea:	ea4f 4505 	mov.w	r5, r5, lsl #16
    98ee:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    98f2:	ea4f 4515 	mov.w	r5, r5, lsr #16
    98f6:	e02a      	b.n	994e <strcmp_unaligned+0x136>
    98f8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    98fc:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    9900:	eba4 0302 	sub.w	r3, r4, r2
    9904:	ea23 0304 	bic.w	r3, r3, r4
    9908:	d10d      	bne.n	9926 <strcmp_unaligned+0x10e>
    990a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    990e:	bf08      	it	eq
    9910:	f851 5b04 	ldreq.w	r5, [r1], #4
    9914:	d10a      	bne.n	992c <strcmp_unaligned+0x114>
    9916:	ea8c 0c04 	eor.w	ip, ip, r4
    991a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    991e:	d10a      	bne.n	9936 <strcmp_unaligned+0x11e>
    9920:	f850 4b04 	ldr.w	r4, [r0], #4
    9924:	e7e8      	b.n	98f8 <strcmp_unaligned+0xe0>
    9926:	ea4f 6515 	mov.w	r5, r5, lsr #24
    992a:	e010      	b.n	994e <strcmp_unaligned+0x136>
    992c:	f014 0fff 	tst.w	r4, #255	; 0xff
    9930:	d006      	beq.n	9940 <strcmp_unaligned+0x128>
    9932:	f851 5b04 	ldr.w	r5, [r1], #4
    9936:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    993a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    993e:	e006      	b.n	994e <strcmp_unaligned+0x136>
    9940:	f04f 0000 	mov.w	r0, #0
    9944:	f85d 4b04 	ldr.w	r4, [sp], #4
    9948:	f85d 5b04 	ldr.w	r5, [sp], #4
    994c:	4770      	bx	lr
    994e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    9952:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    9956:	2801      	cmp	r0, #1
    9958:	bf28      	it	cs
    995a:	4290      	cmpcs	r0, r2
    995c:	bf04      	itt	eq
    995e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    9962:	0a2d      	lsreq	r5, r5, #8
    9964:	d0f3      	beq.n	994e <strcmp_unaligned+0x136>
    9966:	eba2 0000 	sub.w	r0, r2, r0
    996a:	f85d 4b04 	ldr.w	r4, [sp], #4
    996e:	f85d 5b04 	ldr.w	r5, [sp], #4
    9972:	4770      	bx	lr

00009974 <strlen>:
    9974:	f020 0103 	bic.w	r1, r0, #3
    9978:	f010 0003 	ands.w	r0, r0, #3
    997c:	f1c0 0000 	rsb	r0, r0, #0
    9980:	f851 3b04 	ldr.w	r3, [r1], #4
    9984:	f100 0c04 	add.w	ip, r0, #4
    9988:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    998c:	f06f 0200 	mvn.w	r2, #0
    9990:	bf1c      	itt	ne
    9992:	fa22 f20c 	lsrne.w	r2, r2, ip
    9996:	4313      	orrne	r3, r2
    9998:	f04f 0c01 	mov.w	ip, #1
    999c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    99a0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    99a4:	eba3 020c 	sub.w	r2, r3, ip
    99a8:	ea22 0203 	bic.w	r2, r2, r3
    99ac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    99b0:	bf04      	itt	eq
    99b2:	f851 3b04 	ldreq.w	r3, [r1], #4
    99b6:	3004      	addeq	r0, #4
    99b8:	d0f4      	beq.n	99a4 <strlen+0x30>
    99ba:	f013 0fff 	tst.w	r3, #255	; 0xff
    99be:	bf1f      	itttt	ne
    99c0:	3001      	addne	r0, #1
    99c2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    99c6:	3001      	addne	r0, #1
    99c8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    99cc:	bf18      	it	ne
    99ce:	3001      	addne	r0, #1
    99d0:	4770      	bx	lr
    99d2:	bf00      	nop

000099d4 <_calloc_r>:
    99d4:	b538      	push	{r3, r4, r5, lr}
    99d6:	fb01 f102 	mul.w	r1, r1, r2
    99da:	f7fe fba7 	bl	812c <_malloc_r>
    99de:	4604      	mov	r4, r0
    99e0:	b1f8      	cbz	r0, 9a22 <_calloc_r+0x4e>
    99e2:	f850 2c04 	ldr.w	r2, [r0, #-4]
    99e6:	f022 0203 	bic.w	r2, r2, #3
    99ea:	3a04      	subs	r2, #4
    99ec:	2a24      	cmp	r2, #36	; 0x24
    99ee:	d81a      	bhi.n	9a26 <_calloc_r+0x52>
    99f0:	2a13      	cmp	r2, #19
    99f2:	4603      	mov	r3, r0
    99f4:	d90f      	bls.n	9a16 <_calloc_r+0x42>
    99f6:	2100      	movs	r1, #0
    99f8:	f840 1b04 	str.w	r1, [r0], #4
    99fc:	1d03      	adds	r3, r0, #4
    99fe:	2a1b      	cmp	r2, #27
    9a00:	6061      	str	r1, [r4, #4]
    9a02:	d908      	bls.n	9a16 <_calloc_r+0x42>
    9a04:	1d1d      	adds	r5, r3, #4
    9a06:	6041      	str	r1, [r0, #4]
    9a08:	6059      	str	r1, [r3, #4]
    9a0a:	1d2b      	adds	r3, r5, #4
    9a0c:	2a24      	cmp	r2, #36	; 0x24
    9a0e:	bf02      	ittt	eq
    9a10:	6069      	streq	r1, [r5, #4]
    9a12:	6059      	streq	r1, [r3, #4]
    9a14:	3308      	addeq	r3, #8
    9a16:	461a      	mov	r2, r3
    9a18:	2100      	movs	r1, #0
    9a1a:	f842 1b04 	str.w	r1, [r2], #4
    9a1e:	6059      	str	r1, [r3, #4]
    9a20:	6051      	str	r1, [r2, #4]
    9a22:	4620      	mov	r0, r4
    9a24:	bd38      	pop	{r3, r4, r5, pc}
    9a26:	2100      	movs	r1, #0
    9a28:	f7fb f81a 	bl	4a60 <memset>
    9a2c:	4620      	mov	r0, r4
    9a2e:	bd38      	pop	{r3, r4, r5, pc}

00009a30 <_close_r>:
    9a30:	b538      	push	{r3, r4, r5, lr}
    9a32:	f640 0460 	movw	r4, #2144	; 0x860
    9a36:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9a3a:	4605      	mov	r5, r0
    9a3c:	4608      	mov	r0, r1
    9a3e:	2300      	movs	r3, #0
    9a40:	6023      	str	r3, [r4, #0]
    9a42:	f7f7 fd89 	bl	1558 <_close>
    9a46:	f1b0 3fff 	cmp.w	r0, #4294967295
    9a4a:	d000      	beq.n	9a4e <_close_r+0x1e>
    9a4c:	bd38      	pop	{r3, r4, r5, pc}
    9a4e:	6823      	ldr	r3, [r4, #0]
    9a50:	2b00      	cmp	r3, #0
    9a52:	d0fb      	beq.n	9a4c <_close_r+0x1c>
    9a54:	602b      	str	r3, [r5, #0]
    9a56:	bd38      	pop	{r3, r4, r5, pc}

00009a58 <_fclose_r>:
    9a58:	b570      	push	{r4, r5, r6, lr}
    9a5a:	4605      	mov	r5, r0
    9a5c:	460c      	mov	r4, r1
    9a5e:	2900      	cmp	r1, #0
    9a60:	d04b      	beq.n	9afa <_fclose_r+0xa2>
    9a62:	f7fd fea9 	bl	77b8 <__sfp_lock_acquire>
    9a66:	b115      	cbz	r5, 9a6e <_fclose_r+0x16>
    9a68:	69ab      	ldr	r3, [r5, #24]
    9a6a:	2b00      	cmp	r3, #0
    9a6c:	d048      	beq.n	9b00 <_fclose_r+0xa8>
    9a6e:	f64a 1330 	movw	r3, #43312	; 0xa930
    9a72:	f2c0 0300 	movt	r3, #0
    9a76:	429c      	cmp	r4, r3
    9a78:	bf08      	it	eq
    9a7a:	686c      	ldreq	r4, [r5, #4]
    9a7c:	d00e      	beq.n	9a9c <_fclose_r+0x44>
    9a7e:	f64a 1350 	movw	r3, #43344	; 0xa950
    9a82:	f2c0 0300 	movt	r3, #0
    9a86:	429c      	cmp	r4, r3
    9a88:	bf08      	it	eq
    9a8a:	68ac      	ldreq	r4, [r5, #8]
    9a8c:	d006      	beq.n	9a9c <_fclose_r+0x44>
    9a8e:	f64a 1370 	movw	r3, #43376	; 0xa970
    9a92:	f2c0 0300 	movt	r3, #0
    9a96:	429c      	cmp	r4, r3
    9a98:	bf08      	it	eq
    9a9a:	68ec      	ldreq	r4, [r5, #12]
    9a9c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    9aa0:	b33e      	cbz	r6, 9af2 <_fclose_r+0x9a>
    9aa2:	4628      	mov	r0, r5
    9aa4:	4621      	mov	r1, r4
    9aa6:	f7fd fdcb 	bl	7640 <_fflush_r>
    9aaa:	6b23      	ldr	r3, [r4, #48]	; 0x30
    9aac:	4606      	mov	r6, r0
    9aae:	b13b      	cbz	r3, 9ac0 <_fclose_r+0x68>
    9ab0:	4628      	mov	r0, r5
    9ab2:	6a21      	ldr	r1, [r4, #32]
    9ab4:	4798      	blx	r3
    9ab6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    9aba:	bf28      	it	cs
    9abc:	f04f 36ff 	movcs.w	r6, #4294967295
    9ac0:	89a3      	ldrh	r3, [r4, #12]
    9ac2:	f013 0f80 	tst.w	r3, #128	; 0x80
    9ac6:	d11f      	bne.n	9b08 <_fclose_r+0xb0>
    9ac8:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9aca:	b141      	cbz	r1, 9ade <_fclose_r+0x86>
    9acc:	f104 0344 	add.w	r3, r4, #68	; 0x44
    9ad0:	4299      	cmp	r1, r3
    9ad2:	d002      	beq.n	9ada <_fclose_r+0x82>
    9ad4:	4628      	mov	r0, r5
    9ad6:	f7fd ffa7 	bl	7a28 <_free_r>
    9ada:	2300      	movs	r3, #0
    9adc:	6363      	str	r3, [r4, #52]	; 0x34
    9ade:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    9ae0:	b121      	cbz	r1, 9aec <_fclose_r+0x94>
    9ae2:	4628      	mov	r0, r5
    9ae4:	f7fd ffa0 	bl	7a28 <_free_r>
    9ae8:	2300      	movs	r3, #0
    9aea:	64a3      	str	r3, [r4, #72]	; 0x48
    9aec:	f04f 0300 	mov.w	r3, #0
    9af0:	81a3      	strh	r3, [r4, #12]
    9af2:	f7fd fe63 	bl	77bc <__sfp_lock_release>
    9af6:	4630      	mov	r0, r6
    9af8:	bd70      	pop	{r4, r5, r6, pc}
    9afa:	460e      	mov	r6, r1
    9afc:	4630      	mov	r0, r6
    9afe:	bd70      	pop	{r4, r5, r6, pc}
    9b00:	4628      	mov	r0, r5
    9b02:	f7fd ff0d 	bl	7920 <__sinit>
    9b06:	e7b2      	b.n	9a6e <_fclose_r+0x16>
    9b08:	4628      	mov	r0, r5
    9b0a:	6921      	ldr	r1, [r4, #16]
    9b0c:	f7fd ff8c 	bl	7a28 <_free_r>
    9b10:	e7da      	b.n	9ac8 <_fclose_r+0x70>
    9b12:	bf00      	nop

00009b14 <fclose>:
    9b14:	f240 0384 	movw	r3, #132	; 0x84
    9b18:	4601      	mov	r1, r0
    9b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b1e:	6818      	ldr	r0, [r3, #0]
    9b20:	e79a      	b.n	9a58 <_fclose_r>
    9b22:	bf00      	nop

00009b24 <_fstat_r>:
    9b24:	b538      	push	{r3, r4, r5, lr}
    9b26:	f640 0460 	movw	r4, #2144	; 0x860
    9b2a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9b2e:	4605      	mov	r5, r0
    9b30:	4608      	mov	r0, r1
    9b32:	4611      	mov	r1, r2
    9b34:	2300      	movs	r3, #0
    9b36:	6023      	str	r3, [r4, #0]
    9b38:	f7f7 fd14 	bl	1564 <_fstat>
    9b3c:	f1b0 3fff 	cmp.w	r0, #4294967295
    9b40:	d000      	beq.n	9b44 <_fstat_r+0x20>
    9b42:	bd38      	pop	{r3, r4, r5, pc}
    9b44:	6823      	ldr	r3, [r4, #0]
    9b46:	2b00      	cmp	r3, #0
    9b48:	d0fb      	beq.n	9b42 <_fstat_r+0x1e>
    9b4a:	602b      	str	r3, [r5, #0]
    9b4c:	bd38      	pop	{r3, r4, r5, pc}
    9b4e:	bf00      	nop

00009b50 <_isatty_r>:
    9b50:	b538      	push	{r3, r4, r5, lr}
    9b52:	f640 0460 	movw	r4, #2144	; 0x860
    9b56:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9b5a:	4605      	mov	r5, r0
    9b5c:	4608      	mov	r0, r1
    9b5e:	2300      	movs	r3, #0
    9b60:	6023      	str	r3, [r4, #0]
    9b62:	f7f7 fd09 	bl	1578 <_isatty>
    9b66:	f1b0 3fff 	cmp.w	r0, #4294967295
    9b6a:	d000      	beq.n	9b6e <_isatty_r+0x1e>
    9b6c:	bd38      	pop	{r3, r4, r5, pc}
    9b6e:	6823      	ldr	r3, [r4, #0]
    9b70:	2b00      	cmp	r3, #0
    9b72:	d0fb      	beq.n	9b6c <_isatty_r+0x1c>
    9b74:	602b      	str	r3, [r5, #0]
    9b76:	bd38      	pop	{r3, r4, r5, pc}

00009b78 <_lseek_r>:
    9b78:	b538      	push	{r3, r4, r5, lr}
    9b7a:	f640 0460 	movw	r4, #2144	; 0x860
    9b7e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9b82:	4605      	mov	r5, r0
    9b84:	4608      	mov	r0, r1
    9b86:	4611      	mov	r1, r2
    9b88:	461a      	mov	r2, r3
    9b8a:	2300      	movs	r3, #0
    9b8c:	6023      	str	r3, [r4, #0]
    9b8e:	f7f7 fcf7 	bl	1580 <_lseek>
    9b92:	f1b0 3fff 	cmp.w	r0, #4294967295
    9b96:	d000      	beq.n	9b9a <_lseek_r+0x22>
    9b98:	bd38      	pop	{r3, r4, r5, pc}
    9b9a:	6823      	ldr	r3, [r4, #0]
    9b9c:	2b00      	cmp	r3, #0
    9b9e:	d0fb      	beq.n	9b98 <_lseek_r+0x20>
    9ba0:	602b      	str	r3, [r5, #0]
    9ba2:	bd38      	pop	{r3, r4, r5, pc}

00009ba4 <_read_r>:
    9ba4:	b538      	push	{r3, r4, r5, lr}
    9ba6:	f640 0460 	movw	r4, #2144	; 0x860
    9baa:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9bae:	4605      	mov	r5, r0
    9bb0:	4608      	mov	r0, r1
    9bb2:	4611      	mov	r1, r2
    9bb4:	461a      	mov	r2, r3
    9bb6:	2300      	movs	r3, #0
    9bb8:	6023      	str	r3, [r4, #0]
    9bba:	f7f7 fce9 	bl	1590 <_read>
    9bbe:	f1b0 3fff 	cmp.w	r0, #4294967295
    9bc2:	d000      	beq.n	9bc6 <_read_r+0x22>
    9bc4:	bd38      	pop	{r3, r4, r5, pc}
    9bc6:	6823      	ldr	r3, [r4, #0]
    9bc8:	2b00      	cmp	r3, #0
    9bca:	d0fb      	beq.n	9bc4 <_read_r+0x20>
    9bcc:	602b      	str	r3, [r5, #0]
    9bce:	bd38      	pop	{r3, r4, r5, pc}

00009bd0 <__aeabi_uidiv>:
    9bd0:	1e4a      	subs	r2, r1, #1
    9bd2:	bf08      	it	eq
    9bd4:	4770      	bxeq	lr
    9bd6:	f0c0 8124 	bcc.w	9e22 <__aeabi_uidiv+0x252>
    9bda:	4288      	cmp	r0, r1
    9bdc:	f240 8116 	bls.w	9e0c <__aeabi_uidiv+0x23c>
    9be0:	4211      	tst	r1, r2
    9be2:	f000 8117 	beq.w	9e14 <__aeabi_uidiv+0x244>
    9be6:	fab0 f380 	clz	r3, r0
    9bea:	fab1 f281 	clz	r2, r1
    9bee:	eba2 0303 	sub.w	r3, r2, r3
    9bf2:	f1c3 031f 	rsb	r3, r3, #31
    9bf6:	a204      	add	r2, pc, #16	; (adr r2, 9c08 <__aeabi_uidiv+0x38>)
    9bf8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    9bfc:	f04f 0200 	mov.w	r2, #0
    9c00:	469f      	mov	pc, r3
    9c02:	bf00      	nop
    9c04:	f3af 8000 	nop.w
    9c08:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    9c0c:	bf00      	nop
    9c0e:	eb42 0202 	adc.w	r2, r2, r2
    9c12:	bf28      	it	cs
    9c14:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    9c18:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    9c1c:	bf00      	nop
    9c1e:	eb42 0202 	adc.w	r2, r2, r2
    9c22:	bf28      	it	cs
    9c24:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    9c28:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    9c2c:	bf00      	nop
    9c2e:	eb42 0202 	adc.w	r2, r2, r2
    9c32:	bf28      	it	cs
    9c34:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    9c38:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    9c3c:	bf00      	nop
    9c3e:	eb42 0202 	adc.w	r2, r2, r2
    9c42:	bf28      	it	cs
    9c44:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    9c48:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    9c4c:	bf00      	nop
    9c4e:	eb42 0202 	adc.w	r2, r2, r2
    9c52:	bf28      	it	cs
    9c54:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    9c58:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    9c5c:	bf00      	nop
    9c5e:	eb42 0202 	adc.w	r2, r2, r2
    9c62:	bf28      	it	cs
    9c64:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    9c68:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    9c6c:	bf00      	nop
    9c6e:	eb42 0202 	adc.w	r2, r2, r2
    9c72:	bf28      	it	cs
    9c74:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    9c78:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    9c7c:	bf00      	nop
    9c7e:	eb42 0202 	adc.w	r2, r2, r2
    9c82:	bf28      	it	cs
    9c84:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    9c88:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    9c8c:	bf00      	nop
    9c8e:	eb42 0202 	adc.w	r2, r2, r2
    9c92:	bf28      	it	cs
    9c94:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    9c98:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    9c9c:	bf00      	nop
    9c9e:	eb42 0202 	adc.w	r2, r2, r2
    9ca2:	bf28      	it	cs
    9ca4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    9ca8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    9cac:	bf00      	nop
    9cae:	eb42 0202 	adc.w	r2, r2, r2
    9cb2:	bf28      	it	cs
    9cb4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    9cb8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    9cbc:	bf00      	nop
    9cbe:	eb42 0202 	adc.w	r2, r2, r2
    9cc2:	bf28      	it	cs
    9cc4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    9cc8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    9ccc:	bf00      	nop
    9cce:	eb42 0202 	adc.w	r2, r2, r2
    9cd2:	bf28      	it	cs
    9cd4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    9cd8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    9cdc:	bf00      	nop
    9cde:	eb42 0202 	adc.w	r2, r2, r2
    9ce2:	bf28      	it	cs
    9ce4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    9ce8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    9cec:	bf00      	nop
    9cee:	eb42 0202 	adc.w	r2, r2, r2
    9cf2:	bf28      	it	cs
    9cf4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    9cf8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    9cfc:	bf00      	nop
    9cfe:	eb42 0202 	adc.w	r2, r2, r2
    9d02:	bf28      	it	cs
    9d04:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    9d08:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    9d0c:	bf00      	nop
    9d0e:	eb42 0202 	adc.w	r2, r2, r2
    9d12:	bf28      	it	cs
    9d14:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    9d18:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    9d1c:	bf00      	nop
    9d1e:	eb42 0202 	adc.w	r2, r2, r2
    9d22:	bf28      	it	cs
    9d24:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    9d28:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    9d2c:	bf00      	nop
    9d2e:	eb42 0202 	adc.w	r2, r2, r2
    9d32:	bf28      	it	cs
    9d34:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    9d38:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    9d3c:	bf00      	nop
    9d3e:	eb42 0202 	adc.w	r2, r2, r2
    9d42:	bf28      	it	cs
    9d44:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    9d48:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    9d4c:	bf00      	nop
    9d4e:	eb42 0202 	adc.w	r2, r2, r2
    9d52:	bf28      	it	cs
    9d54:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    9d58:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    9d5c:	bf00      	nop
    9d5e:	eb42 0202 	adc.w	r2, r2, r2
    9d62:	bf28      	it	cs
    9d64:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    9d68:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    9d6c:	bf00      	nop
    9d6e:	eb42 0202 	adc.w	r2, r2, r2
    9d72:	bf28      	it	cs
    9d74:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    9d78:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    9d7c:	bf00      	nop
    9d7e:	eb42 0202 	adc.w	r2, r2, r2
    9d82:	bf28      	it	cs
    9d84:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    9d88:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    9d8c:	bf00      	nop
    9d8e:	eb42 0202 	adc.w	r2, r2, r2
    9d92:	bf28      	it	cs
    9d94:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    9d98:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    9d9c:	bf00      	nop
    9d9e:	eb42 0202 	adc.w	r2, r2, r2
    9da2:	bf28      	it	cs
    9da4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    9da8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    9dac:	bf00      	nop
    9dae:	eb42 0202 	adc.w	r2, r2, r2
    9db2:	bf28      	it	cs
    9db4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    9db8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    9dbc:	bf00      	nop
    9dbe:	eb42 0202 	adc.w	r2, r2, r2
    9dc2:	bf28      	it	cs
    9dc4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    9dc8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    9dcc:	bf00      	nop
    9dce:	eb42 0202 	adc.w	r2, r2, r2
    9dd2:	bf28      	it	cs
    9dd4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    9dd8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    9ddc:	bf00      	nop
    9dde:	eb42 0202 	adc.w	r2, r2, r2
    9de2:	bf28      	it	cs
    9de4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    9de8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    9dec:	bf00      	nop
    9dee:	eb42 0202 	adc.w	r2, r2, r2
    9df2:	bf28      	it	cs
    9df4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    9df8:	ebb0 0f01 	cmp.w	r0, r1
    9dfc:	bf00      	nop
    9dfe:	eb42 0202 	adc.w	r2, r2, r2
    9e02:	bf28      	it	cs
    9e04:	eba0 0001 	subcs.w	r0, r0, r1
    9e08:	4610      	mov	r0, r2
    9e0a:	4770      	bx	lr
    9e0c:	bf0c      	ite	eq
    9e0e:	2001      	moveq	r0, #1
    9e10:	2000      	movne	r0, #0
    9e12:	4770      	bx	lr
    9e14:	fab1 f281 	clz	r2, r1
    9e18:	f1c2 021f 	rsb	r2, r2, #31
    9e1c:	fa20 f002 	lsr.w	r0, r0, r2
    9e20:	4770      	bx	lr
    9e22:	b108      	cbz	r0, 9e28 <__aeabi_uidiv+0x258>
    9e24:	f04f 30ff 	mov.w	r0, #4294967295
    9e28:	f000 b80e 	b.w	9e48 <__aeabi_idiv0>

00009e2c <__aeabi_uidivmod>:
    9e2c:	2900      	cmp	r1, #0
    9e2e:	d0f8      	beq.n	9e22 <__aeabi_uidiv+0x252>
    9e30:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    9e34:	f7ff fecc 	bl	9bd0 <__aeabi_uidiv>
    9e38:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    9e3c:	fb02 f300 	mul.w	r3, r2, r0
    9e40:	eba1 0103 	sub.w	r1, r1, r3
    9e44:	4770      	bx	lr
    9e46:	bf00      	nop

00009e48 <__aeabi_idiv0>:
    9e48:	4770      	bx	lr
    9e4a:	bf00      	nop

00009e4c <__gedf2>:
    9e4c:	f04f 3cff 	mov.w	ip, #4294967295
    9e50:	e006      	b.n	9e60 <__cmpdf2+0x4>
    9e52:	bf00      	nop

00009e54 <__ledf2>:
    9e54:	f04f 0c01 	mov.w	ip, #1
    9e58:	e002      	b.n	9e60 <__cmpdf2+0x4>
    9e5a:	bf00      	nop

00009e5c <__cmpdf2>:
    9e5c:	f04f 0c01 	mov.w	ip, #1
    9e60:	f84d cd04 	str.w	ip, [sp, #-4]!
    9e64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9e68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9e6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9e70:	bf18      	it	ne
    9e72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    9e76:	d01b      	beq.n	9eb0 <__cmpdf2+0x54>
    9e78:	b001      	add	sp, #4
    9e7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    9e7e:	bf0c      	ite	eq
    9e80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    9e84:	ea91 0f03 	teqne	r1, r3
    9e88:	bf02      	ittt	eq
    9e8a:	ea90 0f02 	teqeq	r0, r2
    9e8e:	2000      	moveq	r0, #0
    9e90:	4770      	bxeq	lr
    9e92:	f110 0f00 	cmn.w	r0, #0
    9e96:	ea91 0f03 	teq	r1, r3
    9e9a:	bf58      	it	pl
    9e9c:	4299      	cmppl	r1, r3
    9e9e:	bf08      	it	eq
    9ea0:	4290      	cmpeq	r0, r2
    9ea2:	bf2c      	ite	cs
    9ea4:	17d8      	asrcs	r0, r3, #31
    9ea6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    9eaa:	f040 0001 	orr.w	r0, r0, #1
    9eae:	4770      	bx	lr
    9eb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9eb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9eb8:	d102      	bne.n	9ec0 <__cmpdf2+0x64>
    9eba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    9ebe:	d107      	bne.n	9ed0 <__cmpdf2+0x74>
    9ec0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9ec4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9ec8:	d1d6      	bne.n	9e78 <__cmpdf2+0x1c>
    9eca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    9ece:	d0d3      	beq.n	9e78 <__cmpdf2+0x1c>
    9ed0:	f85d 0b04 	ldr.w	r0, [sp], #4
    9ed4:	4770      	bx	lr
    9ed6:	bf00      	nop

00009ed8 <__aeabi_cdrcmple>:
    9ed8:	4684      	mov	ip, r0
    9eda:	4610      	mov	r0, r2
    9edc:	4662      	mov	r2, ip
    9ede:	468c      	mov	ip, r1
    9ee0:	4619      	mov	r1, r3
    9ee2:	4663      	mov	r3, ip
    9ee4:	e000      	b.n	9ee8 <__aeabi_cdcmpeq>
    9ee6:	bf00      	nop

00009ee8 <__aeabi_cdcmpeq>:
    9ee8:	b501      	push	{r0, lr}
    9eea:	f7ff ffb7 	bl	9e5c <__cmpdf2>
    9eee:	2800      	cmp	r0, #0
    9ef0:	bf48      	it	mi
    9ef2:	f110 0f00 	cmnmi.w	r0, #0
    9ef6:	bd01      	pop	{r0, pc}

00009ef8 <__aeabi_dcmpeq>:
    9ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
    9efc:	f7ff fff4 	bl	9ee8 <__aeabi_cdcmpeq>
    9f00:	bf0c      	ite	eq
    9f02:	2001      	moveq	r0, #1
    9f04:	2000      	movne	r0, #0
    9f06:	f85d fb08 	ldr.w	pc, [sp], #8
    9f0a:	bf00      	nop

00009f0c <__aeabi_dcmplt>:
    9f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
    9f10:	f7ff ffea 	bl	9ee8 <__aeabi_cdcmpeq>
    9f14:	bf34      	ite	cc
    9f16:	2001      	movcc	r0, #1
    9f18:	2000      	movcs	r0, #0
    9f1a:	f85d fb08 	ldr.w	pc, [sp], #8
    9f1e:	bf00      	nop

00009f20 <__aeabi_dcmple>:
    9f20:	f84d ed08 	str.w	lr, [sp, #-8]!
    9f24:	f7ff ffe0 	bl	9ee8 <__aeabi_cdcmpeq>
    9f28:	bf94      	ite	ls
    9f2a:	2001      	movls	r0, #1
    9f2c:	2000      	movhi	r0, #0
    9f2e:	f85d fb08 	ldr.w	pc, [sp], #8
    9f32:	bf00      	nop

00009f34 <__aeabi_dcmpge>:
    9f34:	f84d ed08 	str.w	lr, [sp, #-8]!
    9f38:	f7ff ffce 	bl	9ed8 <__aeabi_cdrcmple>
    9f3c:	bf94      	ite	ls
    9f3e:	2001      	movls	r0, #1
    9f40:	2000      	movhi	r0, #0
    9f42:	f85d fb08 	ldr.w	pc, [sp], #8
    9f46:	bf00      	nop

00009f48 <__aeabi_dcmpgt>:
    9f48:	f84d ed08 	str.w	lr, [sp, #-8]!
    9f4c:	f7ff ffc4 	bl	9ed8 <__aeabi_cdrcmple>
    9f50:	bf34      	ite	cc
    9f52:	2001      	movcc	r0, #1
    9f54:	2000      	movcs	r0, #0
    9f56:	f85d fb08 	ldr.w	pc, [sp], #8
    9f5a:	bf00      	nop

00009f5c <__aeabi_uldivmod>:
    9f5c:	b94b      	cbnz	r3, 9f72 <__aeabi_uldivmod+0x16>
    9f5e:	b942      	cbnz	r2, 9f72 <__aeabi_uldivmod+0x16>
    9f60:	2900      	cmp	r1, #0
    9f62:	bf08      	it	eq
    9f64:	2800      	cmpeq	r0, #0
    9f66:	d002      	beq.n	9f6e <__aeabi_uldivmod+0x12>
    9f68:	f04f 31ff 	mov.w	r1, #4294967295
    9f6c:	4608      	mov	r0, r1
    9f6e:	f7ff bf6b 	b.w	9e48 <__aeabi_idiv0>
    9f72:	b082      	sub	sp, #8
    9f74:	46ec      	mov	ip, sp
    9f76:	e92d 5000 	stmdb	sp!, {ip, lr}
    9f7a:	f000 f805 	bl	9f88 <__gnu_uldivmod_helper>
    9f7e:	f8dd e004 	ldr.w	lr, [sp, #4]
    9f82:	b002      	add	sp, #8
    9f84:	bc0c      	pop	{r2, r3}
    9f86:	4770      	bx	lr

00009f88 <__gnu_uldivmod_helper>:
    9f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9f8a:	4614      	mov	r4, r2
    9f8c:	461d      	mov	r5, r3
    9f8e:	4606      	mov	r6, r0
    9f90:	460f      	mov	r7, r1
    9f92:	f000 f9d7 	bl	a344 <__udivdi3>
    9f96:	fb00 f505 	mul.w	r5, r0, r5
    9f9a:	fba0 2304 	umull	r2, r3, r0, r4
    9f9e:	fb04 5401 	mla	r4, r4, r1, r5
    9fa2:	18e3      	adds	r3, r4, r3
    9fa4:	1ab6      	subs	r6, r6, r2
    9fa6:	eb67 0703 	sbc.w	r7, r7, r3
    9faa:	9b06      	ldr	r3, [sp, #24]
    9fac:	e9c3 6700 	strd	r6, r7, [r3]
    9fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9fb2:	bf00      	nop

00009fb4 <__gnu_ldivmod_helper>:
    9fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9fb6:	4614      	mov	r4, r2
    9fb8:	461d      	mov	r5, r3
    9fba:	4606      	mov	r6, r0
    9fbc:	460f      	mov	r7, r1
    9fbe:	f000 f80f 	bl	9fe0 <__divdi3>
    9fc2:	fb00 f505 	mul.w	r5, r0, r5
    9fc6:	fba0 2304 	umull	r2, r3, r0, r4
    9fca:	fb04 5401 	mla	r4, r4, r1, r5
    9fce:	18e3      	adds	r3, r4, r3
    9fd0:	1ab6      	subs	r6, r6, r2
    9fd2:	eb67 0703 	sbc.w	r7, r7, r3
    9fd6:	9b06      	ldr	r3, [sp, #24]
    9fd8:	e9c3 6700 	strd	r6, r7, [r3]
    9fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9fde:	bf00      	nop

00009fe0 <__divdi3>:
    9fe0:	2900      	cmp	r1, #0
    9fe2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9fe6:	b085      	sub	sp, #20
    9fe8:	f2c0 80c8 	blt.w	a17c <__divdi3+0x19c>
    9fec:	2600      	movs	r6, #0
    9fee:	2b00      	cmp	r3, #0
    9ff0:	f2c0 80bf 	blt.w	a172 <__divdi3+0x192>
    9ff4:	4689      	mov	r9, r1
    9ff6:	4614      	mov	r4, r2
    9ff8:	4605      	mov	r5, r0
    9ffa:	469b      	mov	fp, r3
    9ffc:	2b00      	cmp	r3, #0
    9ffe:	d14a      	bne.n	a096 <__divdi3+0xb6>
    a000:	428a      	cmp	r2, r1
    a002:	d957      	bls.n	a0b4 <__divdi3+0xd4>
    a004:	fab2 f382 	clz	r3, r2
    a008:	b153      	cbz	r3, a020 <__divdi3+0x40>
    a00a:	f1c3 0020 	rsb	r0, r3, #32
    a00e:	fa01 f903 	lsl.w	r9, r1, r3
    a012:	fa25 f800 	lsr.w	r8, r5, r0
    a016:	fa12 f403 	lsls.w	r4, r2, r3
    a01a:	409d      	lsls	r5, r3
    a01c:	ea48 0909 	orr.w	r9, r8, r9
    a020:	0c27      	lsrs	r7, r4, #16
    a022:	4648      	mov	r0, r9
    a024:	4639      	mov	r1, r7
    a026:	fa1f fb84 	uxth.w	fp, r4
    a02a:	f7ff fdd1 	bl	9bd0 <__aeabi_uidiv>
    a02e:	4639      	mov	r1, r7
    a030:	4682      	mov	sl, r0
    a032:	4648      	mov	r0, r9
    a034:	f7ff fefa 	bl	9e2c <__aeabi_uidivmod>
    a038:	0c2a      	lsrs	r2, r5, #16
    a03a:	fb0b f30a 	mul.w	r3, fp, sl
    a03e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    a042:	454b      	cmp	r3, r9
    a044:	d909      	bls.n	a05a <__divdi3+0x7a>
    a046:	eb19 0904 	adds.w	r9, r9, r4
    a04a:	f10a 3aff 	add.w	sl, sl, #4294967295
    a04e:	d204      	bcs.n	a05a <__divdi3+0x7a>
    a050:	454b      	cmp	r3, r9
    a052:	bf84      	itt	hi
    a054:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a058:	44a1      	addhi	r9, r4
    a05a:	ebc3 0909 	rsb	r9, r3, r9
    a05e:	4639      	mov	r1, r7
    a060:	4648      	mov	r0, r9
    a062:	b2ad      	uxth	r5, r5
    a064:	f7ff fdb4 	bl	9bd0 <__aeabi_uidiv>
    a068:	4639      	mov	r1, r7
    a06a:	4680      	mov	r8, r0
    a06c:	4648      	mov	r0, r9
    a06e:	f7ff fedd 	bl	9e2c <__aeabi_uidivmod>
    a072:	fb0b fb08 	mul.w	fp, fp, r8
    a076:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    a07a:	45ab      	cmp	fp, r5
    a07c:	d907      	bls.n	a08e <__divdi3+0xae>
    a07e:	192d      	adds	r5, r5, r4
    a080:	f108 38ff 	add.w	r8, r8, #4294967295
    a084:	d203      	bcs.n	a08e <__divdi3+0xae>
    a086:	45ab      	cmp	fp, r5
    a088:	bf88      	it	hi
    a08a:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a08e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    a092:	2700      	movs	r7, #0
    a094:	e003      	b.n	a09e <__divdi3+0xbe>
    a096:	428b      	cmp	r3, r1
    a098:	d957      	bls.n	a14a <__divdi3+0x16a>
    a09a:	2700      	movs	r7, #0
    a09c:	46b8      	mov	r8, r7
    a09e:	4642      	mov	r2, r8
    a0a0:	463b      	mov	r3, r7
    a0a2:	b116      	cbz	r6, a0aa <__divdi3+0xca>
    a0a4:	4252      	negs	r2, r2
    a0a6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a0aa:	4619      	mov	r1, r3
    a0ac:	4610      	mov	r0, r2
    a0ae:	b005      	add	sp, #20
    a0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a0b4:	b922      	cbnz	r2, a0c0 <__divdi3+0xe0>
    a0b6:	4611      	mov	r1, r2
    a0b8:	2001      	movs	r0, #1
    a0ba:	f7ff fd89 	bl	9bd0 <__aeabi_uidiv>
    a0be:	4604      	mov	r4, r0
    a0c0:	fab4 f884 	clz	r8, r4
    a0c4:	f1b8 0f00 	cmp.w	r8, #0
    a0c8:	d15e      	bne.n	a188 <__divdi3+0x1a8>
    a0ca:	ebc4 0809 	rsb	r8, r4, r9
    a0ce:	0c27      	lsrs	r7, r4, #16
    a0d0:	fa1f f984 	uxth.w	r9, r4
    a0d4:	2101      	movs	r1, #1
    a0d6:	9102      	str	r1, [sp, #8]
    a0d8:	4639      	mov	r1, r7
    a0da:	4640      	mov	r0, r8
    a0dc:	f7ff fd78 	bl	9bd0 <__aeabi_uidiv>
    a0e0:	4639      	mov	r1, r7
    a0e2:	4682      	mov	sl, r0
    a0e4:	4640      	mov	r0, r8
    a0e6:	f7ff fea1 	bl	9e2c <__aeabi_uidivmod>
    a0ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
    a0ee:	fb09 f30a 	mul.w	r3, r9, sl
    a0f2:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    a0f6:	455b      	cmp	r3, fp
    a0f8:	d909      	bls.n	a10e <__divdi3+0x12e>
    a0fa:	eb1b 0b04 	adds.w	fp, fp, r4
    a0fe:	f10a 3aff 	add.w	sl, sl, #4294967295
    a102:	d204      	bcs.n	a10e <__divdi3+0x12e>
    a104:	455b      	cmp	r3, fp
    a106:	bf84      	itt	hi
    a108:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a10c:	44a3      	addhi	fp, r4
    a10e:	ebc3 0b0b 	rsb	fp, r3, fp
    a112:	4639      	mov	r1, r7
    a114:	4658      	mov	r0, fp
    a116:	b2ad      	uxth	r5, r5
    a118:	f7ff fd5a 	bl	9bd0 <__aeabi_uidiv>
    a11c:	4639      	mov	r1, r7
    a11e:	4680      	mov	r8, r0
    a120:	4658      	mov	r0, fp
    a122:	f7ff fe83 	bl	9e2c <__aeabi_uidivmod>
    a126:	fb09 f908 	mul.w	r9, r9, r8
    a12a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    a12e:	45a9      	cmp	r9, r5
    a130:	d907      	bls.n	a142 <__divdi3+0x162>
    a132:	192d      	adds	r5, r5, r4
    a134:	f108 38ff 	add.w	r8, r8, #4294967295
    a138:	d203      	bcs.n	a142 <__divdi3+0x162>
    a13a:	45a9      	cmp	r9, r5
    a13c:	bf88      	it	hi
    a13e:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a142:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    a146:	9f02      	ldr	r7, [sp, #8]
    a148:	e7a9      	b.n	a09e <__divdi3+0xbe>
    a14a:	fab3 f783 	clz	r7, r3
    a14e:	2f00      	cmp	r7, #0
    a150:	d168      	bne.n	a224 <__divdi3+0x244>
    a152:	428b      	cmp	r3, r1
    a154:	bf2c      	ite	cs
    a156:	f04f 0900 	movcs.w	r9, #0
    a15a:	f04f 0901 	movcc.w	r9, #1
    a15e:	4282      	cmp	r2, r0
    a160:	bf8c      	ite	hi
    a162:	464c      	movhi	r4, r9
    a164:	f049 0401 	orrls.w	r4, r9, #1
    a168:	2c00      	cmp	r4, #0
    a16a:	d096      	beq.n	a09a <__divdi3+0xba>
    a16c:	f04f 0801 	mov.w	r8, #1
    a170:	e795      	b.n	a09e <__divdi3+0xbe>
    a172:	4252      	negs	r2, r2
    a174:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a178:	43f6      	mvns	r6, r6
    a17a:	e73b      	b.n	9ff4 <__divdi3+0x14>
    a17c:	4240      	negs	r0, r0
    a17e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    a182:	f04f 36ff 	mov.w	r6, #4294967295
    a186:	e732      	b.n	9fee <__divdi3+0xe>
    a188:	fa04 f408 	lsl.w	r4, r4, r8
    a18c:	f1c8 0720 	rsb	r7, r8, #32
    a190:	fa35 f307 	lsrs.w	r3, r5, r7
    a194:	fa29 fa07 	lsr.w	sl, r9, r7
    a198:	0c27      	lsrs	r7, r4, #16
    a19a:	fa09 fb08 	lsl.w	fp, r9, r8
    a19e:	4639      	mov	r1, r7
    a1a0:	4650      	mov	r0, sl
    a1a2:	ea43 020b 	orr.w	r2, r3, fp
    a1a6:	9202      	str	r2, [sp, #8]
    a1a8:	f7ff fd12 	bl	9bd0 <__aeabi_uidiv>
    a1ac:	4639      	mov	r1, r7
    a1ae:	fa1f f984 	uxth.w	r9, r4
    a1b2:	4683      	mov	fp, r0
    a1b4:	4650      	mov	r0, sl
    a1b6:	f7ff fe39 	bl	9e2c <__aeabi_uidivmod>
    a1ba:	9802      	ldr	r0, [sp, #8]
    a1bc:	fb09 f20b 	mul.w	r2, r9, fp
    a1c0:	0c03      	lsrs	r3, r0, #16
    a1c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    a1c6:	429a      	cmp	r2, r3
    a1c8:	d904      	bls.n	a1d4 <__divdi3+0x1f4>
    a1ca:	191b      	adds	r3, r3, r4
    a1cc:	f10b 3bff 	add.w	fp, fp, #4294967295
    a1d0:	f0c0 80b1 	bcc.w	a336 <__divdi3+0x356>
    a1d4:	1a9b      	subs	r3, r3, r2
    a1d6:	4639      	mov	r1, r7
    a1d8:	4618      	mov	r0, r3
    a1da:	9301      	str	r3, [sp, #4]
    a1dc:	f7ff fcf8 	bl	9bd0 <__aeabi_uidiv>
    a1e0:	9901      	ldr	r1, [sp, #4]
    a1e2:	4682      	mov	sl, r0
    a1e4:	4608      	mov	r0, r1
    a1e6:	4639      	mov	r1, r7
    a1e8:	f7ff fe20 	bl	9e2c <__aeabi_uidivmod>
    a1ec:	f8dd c008 	ldr.w	ip, [sp, #8]
    a1f0:	fb09 f30a 	mul.w	r3, r9, sl
    a1f4:	fa1f f08c 	uxth.w	r0, ip
    a1f8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    a1fc:	4293      	cmp	r3, r2
    a1fe:	d908      	bls.n	a212 <__divdi3+0x232>
    a200:	1912      	adds	r2, r2, r4
    a202:	f10a 3aff 	add.w	sl, sl, #4294967295
    a206:	d204      	bcs.n	a212 <__divdi3+0x232>
    a208:	4293      	cmp	r3, r2
    a20a:	bf84      	itt	hi
    a20c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a210:	1912      	addhi	r2, r2, r4
    a212:	fa05 f508 	lsl.w	r5, r5, r8
    a216:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    a21a:	ebc3 0802 	rsb	r8, r3, r2
    a21e:	f8cd e008 	str.w	lr, [sp, #8]
    a222:	e759      	b.n	a0d8 <__divdi3+0xf8>
    a224:	f1c7 0020 	rsb	r0, r7, #32
    a228:	fa03 fa07 	lsl.w	sl, r3, r7
    a22c:	40c2      	lsrs	r2, r0
    a22e:	fa35 f300 	lsrs.w	r3, r5, r0
    a232:	ea42 0b0a 	orr.w	fp, r2, sl
    a236:	fa21 f800 	lsr.w	r8, r1, r0
    a23a:	fa01 f907 	lsl.w	r9, r1, r7
    a23e:	4640      	mov	r0, r8
    a240:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    a244:	ea43 0109 	orr.w	r1, r3, r9
    a248:	9102      	str	r1, [sp, #8]
    a24a:	4651      	mov	r1, sl
    a24c:	fa1f f28b 	uxth.w	r2, fp
    a250:	9203      	str	r2, [sp, #12]
    a252:	f7ff fcbd 	bl	9bd0 <__aeabi_uidiv>
    a256:	4651      	mov	r1, sl
    a258:	4681      	mov	r9, r0
    a25a:	4640      	mov	r0, r8
    a25c:	f7ff fde6 	bl	9e2c <__aeabi_uidivmod>
    a260:	9b03      	ldr	r3, [sp, #12]
    a262:	f8dd c008 	ldr.w	ip, [sp, #8]
    a266:	fb03 f209 	mul.w	r2, r3, r9
    a26a:	ea4f 401c 	mov.w	r0, ip, lsr #16
    a26e:	fa14 f307 	lsls.w	r3, r4, r7
    a272:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    a276:	42a2      	cmp	r2, r4
    a278:	d904      	bls.n	a284 <__divdi3+0x2a4>
    a27a:	eb14 040b 	adds.w	r4, r4, fp
    a27e:	f109 39ff 	add.w	r9, r9, #4294967295
    a282:	d352      	bcc.n	a32a <__divdi3+0x34a>
    a284:	1aa4      	subs	r4, r4, r2
    a286:	4651      	mov	r1, sl
    a288:	4620      	mov	r0, r4
    a28a:	9301      	str	r3, [sp, #4]
    a28c:	f7ff fca0 	bl	9bd0 <__aeabi_uidiv>
    a290:	4651      	mov	r1, sl
    a292:	4680      	mov	r8, r0
    a294:	4620      	mov	r0, r4
    a296:	f7ff fdc9 	bl	9e2c <__aeabi_uidivmod>
    a29a:	9803      	ldr	r0, [sp, #12]
    a29c:	f8dd c008 	ldr.w	ip, [sp, #8]
    a2a0:	fb00 f208 	mul.w	r2, r0, r8
    a2a4:	fa1f f38c 	uxth.w	r3, ip
    a2a8:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    a2ac:	9b01      	ldr	r3, [sp, #4]
    a2ae:	4282      	cmp	r2, r0
    a2b0:	d904      	bls.n	a2bc <__divdi3+0x2dc>
    a2b2:	eb10 000b 	adds.w	r0, r0, fp
    a2b6:	f108 38ff 	add.w	r8, r8, #4294967295
    a2ba:	d330      	bcc.n	a31e <__divdi3+0x33e>
    a2bc:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    a2c0:	fa1f fc83 	uxth.w	ip, r3
    a2c4:	0c1b      	lsrs	r3, r3, #16
    a2c6:	1a80      	subs	r0, r0, r2
    a2c8:	fa1f fe88 	uxth.w	lr, r8
    a2cc:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    a2d0:	fb0c f90e 	mul.w	r9, ip, lr
    a2d4:	fb0c fc0a 	mul.w	ip, ip, sl
    a2d8:	fb03 c10e 	mla	r1, r3, lr, ip
    a2dc:	fb03 f20a 	mul.w	r2, r3, sl
    a2e0:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    a2e4:	458c      	cmp	ip, r1
    a2e6:	bf88      	it	hi
    a2e8:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    a2ec:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    a2f0:	4570      	cmp	r0, lr
    a2f2:	d310      	bcc.n	a316 <__divdi3+0x336>
    a2f4:	fa1f f989 	uxth.w	r9, r9
    a2f8:	fa05 f707 	lsl.w	r7, r5, r7
    a2fc:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    a300:	bf14      	ite	ne
    a302:	2200      	movne	r2, #0
    a304:	2201      	moveq	r2, #1
    a306:	4287      	cmp	r7, r0
    a308:	bf2c      	ite	cs
    a30a:	2700      	movcs	r7, #0
    a30c:	f002 0701 	andcc.w	r7, r2, #1
    a310:	2f00      	cmp	r7, #0
    a312:	f43f aec4 	beq.w	a09e <__divdi3+0xbe>
    a316:	f108 38ff 	add.w	r8, r8, #4294967295
    a31a:	2700      	movs	r7, #0
    a31c:	e6bf      	b.n	a09e <__divdi3+0xbe>
    a31e:	4282      	cmp	r2, r0
    a320:	bf84      	itt	hi
    a322:	4458      	addhi	r0, fp
    a324:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a328:	e7c8      	b.n	a2bc <__divdi3+0x2dc>
    a32a:	42a2      	cmp	r2, r4
    a32c:	bf84      	itt	hi
    a32e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a332:	445c      	addhi	r4, fp
    a334:	e7a6      	b.n	a284 <__divdi3+0x2a4>
    a336:	429a      	cmp	r2, r3
    a338:	bf84      	itt	hi
    a33a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    a33e:	191b      	addhi	r3, r3, r4
    a340:	e748      	b.n	a1d4 <__divdi3+0x1f4>
    a342:	bf00      	nop

0000a344 <__udivdi3>:
    a344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a348:	460c      	mov	r4, r1
    a34a:	b083      	sub	sp, #12
    a34c:	4680      	mov	r8, r0
    a34e:	4616      	mov	r6, r2
    a350:	4689      	mov	r9, r1
    a352:	461f      	mov	r7, r3
    a354:	4615      	mov	r5, r2
    a356:	468a      	mov	sl, r1
    a358:	2b00      	cmp	r3, #0
    a35a:	d14b      	bne.n	a3f4 <__udivdi3+0xb0>
    a35c:	428a      	cmp	r2, r1
    a35e:	d95c      	bls.n	a41a <__udivdi3+0xd6>
    a360:	fab2 f382 	clz	r3, r2
    a364:	b15b      	cbz	r3, a37e <__udivdi3+0x3a>
    a366:	f1c3 0020 	rsb	r0, r3, #32
    a36a:	fa01 fa03 	lsl.w	sl, r1, r3
    a36e:	fa28 f200 	lsr.w	r2, r8, r0
    a372:	fa16 f503 	lsls.w	r5, r6, r3
    a376:	fa08 f803 	lsl.w	r8, r8, r3
    a37a:	ea42 0a0a 	orr.w	sl, r2, sl
    a37e:	0c2e      	lsrs	r6, r5, #16
    a380:	4650      	mov	r0, sl
    a382:	4631      	mov	r1, r6
    a384:	b2af      	uxth	r7, r5
    a386:	f7ff fc23 	bl	9bd0 <__aeabi_uidiv>
    a38a:	4631      	mov	r1, r6
    a38c:	ea4f 4418 	mov.w	r4, r8, lsr #16
    a390:	4681      	mov	r9, r0
    a392:	4650      	mov	r0, sl
    a394:	f7ff fd4a 	bl	9e2c <__aeabi_uidivmod>
    a398:	fb07 f309 	mul.w	r3, r7, r9
    a39c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    a3a0:	4553      	cmp	r3, sl
    a3a2:	d909      	bls.n	a3b8 <__udivdi3+0x74>
    a3a4:	eb1a 0a05 	adds.w	sl, sl, r5
    a3a8:	f109 39ff 	add.w	r9, r9, #4294967295
    a3ac:	d204      	bcs.n	a3b8 <__udivdi3+0x74>
    a3ae:	4553      	cmp	r3, sl
    a3b0:	bf84      	itt	hi
    a3b2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a3b6:	44aa      	addhi	sl, r5
    a3b8:	ebc3 0a0a 	rsb	sl, r3, sl
    a3bc:	4631      	mov	r1, r6
    a3be:	4650      	mov	r0, sl
    a3c0:	fa1f f888 	uxth.w	r8, r8
    a3c4:	f7ff fc04 	bl	9bd0 <__aeabi_uidiv>
    a3c8:	4631      	mov	r1, r6
    a3ca:	4604      	mov	r4, r0
    a3cc:	4650      	mov	r0, sl
    a3ce:	f7ff fd2d 	bl	9e2c <__aeabi_uidivmod>
    a3d2:	fb07 f704 	mul.w	r7, r7, r4
    a3d6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    a3da:	4547      	cmp	r7, r8
    a3dc:	d906      	bls.n	a3ec <__udivdi3+0xa8>
    a3de:	3c01      	subs	r4, #1
    a3e0:	eb18 0805 	adds.w	r8, r8, r5
    a3e4:	d202      	bcs.n	a3ec <__udivdi3+0xa8>
    a3e6:	4547      	cmp	r7, r8
    a3e8:	bf88      	it	hi
    a3ea:	3c01      	subhi	r4, #1
    a3ec:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a3f0:	2600      	movs	r6, #0
    a3f2:	e05c      	b.n	a4ae <__udivdi3+0x16a>
    a3f4:	428b      	cmp	r3, r1
    a3f6:	d858      	bhi.n	a4aa <__udivdi3+0x166>
    a3f8:	fab3 f683 	clz	r6, r3
    a3fc:	2e00      	cmp	r6, #0
    a3fe:	d15b      	bne.n	a4b8 <__udivdi3+0x174>
    a400:	428b      	cmp	r3, r1
    a402:	bf2c      	ite	cs
    a404:	2200      	movcs	r2, #0
    a406:	2201      	movcc	r2, #1
    a408:	4285      	cmp	r5, r0
    a40a:	bf8c      	ite	hi
    a40c:	4615      	movhi	r5, r2
    a40e:	f042 0501 	orrls.w	r5, r2, #1
    a412:	2d00      	cmp	r5, #0
    a414:	d049      	beq.n	a4aa <__udivdi3+0x166>
    a416:	2401      	movs	r4, #1
    a418:	e049      	b.n	a4ae <__udivdi3+0x16a>
    a41a:	b922      	cbnz	r2, a426 <__udivdi3+0xe2>
    a41c:	4611      	mov	r1, r2
    a41e:	2001      	movs	r0, #1
    a420:	f7ff fbd6 	bl	9bd0 <__aeabi_uidiv>
    a424:	4605      	mov	r5, r0
    a426:	fab5 f685 	clz	r6, r5
    a42a:	2e00      	cmp	r6, #0
    a42c:	f040 80ba 	bne.w	a5a4 <__udivdi3+0x260>
    a430:	1b64      	subs	r4, r4, r5
    a432:	0c2f      	lsrs	r7, r5, #16
    a434:	fa1f fa85 	uxth.w	sl, r5
    a438:	2601      	movs	r6, #1
    a43a:	4639      	mov	r1, r7
    a43c:	4620      	mov	r0, r4
    a43e:	f7ff fbc7 	bl	9bd0 <__aeabi_uidiv>
    a442:	4639      	mov	r1, r7
    a444:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    a448:	4681      	mov	r9, r0
    a44a:	4620      	mov	r0, r4
    a44c:	f7ff fcee 	bl	9e2c <__aeabi_uidivmod>
    a450:	fb0a f309 	mul.w	r3, sl, r9
    a454:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    a458:	455b      	cmp	r3, fp
    a45a:	d909      	bls.n	a470 <__udivdi3+0x12c>
    a45c:	eb1b 0b05 	adds.w	fp, fp, r5
    a460:	f109 39ff 	add.w	r9, r9, #4294967295
    a464:	d204      	bcs.n	a470 <__udivdi3+0x12c>
    a466:	455b      	cmp	r3, fp
    a468:	bf84      	itt	hi
    a46a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a46e:	44ab      	addhi	fp, r5
    a470:	ebc3 0b0b 	rsb	fp, r3, fp
    a474:	4639      	mov	r1, r7
    a476:	4658      	mov	r0, fp
    a478:	fa1f f888 	uxth.w	r8, r8
    a47c:	f7ff fba8 	bl	9bd0 <__aeabi_uidiv>
    a480:	4639      	mov	r1, r7
    a482:	4604      	mov	r4, r0
    a484:	4658      	mov	r0, fp
    a486:	f7ff fcd1 	bl	9e2c <__aeabi_uidivmod>
    a48a:	fb0a fa04 	mul.w	sl, sl, r4
    a48e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    a492:	45c2      	cmp	sl, r8
    a494:	d906      	bls.n	a4a4 <__udivdi3+0x160>
    a496:	3c01      	subs	r4, #1
    a498:	eb18 0805 	adds.w	r8, r8, r5
    a49c:	d202      	bcs.n	a4a4 <__udivdi3+0x160>
    a49e:	45c2      	cmp	sl, r8
    a4a0:	bf88      	it	hi
    a4a2:	3c01      	subhi	r4, #1
    a4a4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a4a8:	e001      	b.n	a4ae <__udivdi3+0x16a>
    a4aa:	2600      	movs	r6, #0
    a4ac:	4634      	mov	r4, r6
    a4ae:	4631      	mov	r1, r6
    a4b0:	4620      	mov	r0, r4
    a4b2:	b003      	add	sp, #12
    a4b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a4b8:	f1c6 0020 	rsb	r0, r6, #32
    a4bc:	40b3      	lsls	r3, r6
    a4be:	fa32 f700 	lsrs.w	r7, r2, r0
    a4c2:	fa21 fb00 	lsr.w	fp, r1, r0
    a4c6:	431f      	orrs	r7, r3
    a4c8:	fa14 f206 	lsls.w	r2, r4, r6
    a4cc:	fa28 f100 	lsr.w	r1, r8, r0
    a4d0:	4658      	mov	r0, fp
    a4d2:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    a4d6:	4311      	orrs	r1, r2
    a4d8:	9100      	str	r1, [sp, #0]
    a4da:	4651      	mov	r1, sl
    a4dc:	b2bb      	uxth	r3, r7
    a4de:	9301      	str	r3, [sp, #4]
    a4e0:	f7ff fb76 	bl	9bd0 <__aeabi_uidiv>
    a4e4:	4651      	mov	r1, sl
    a4e6:	40b5      	lsls	r5, r6
    a4e8:	4681      	mov	r9, r0
    a4ea:	4658      	mov	r0, fp
    a4ec:	f7ff fc9e 	bl	9e2c <__aeabi_uidivmod>
    a4f0:	9c01      	ldr	r4, [sp, #4]
    a4f2:	9800      	ldr	r0, [sp, #0]
    a4f4:	fb04 f309 	mul.w	r3, r4, r9
    a4f8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    a4fc:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    a500:	455b      	cmp	r3, fp
    a502:	d905      	bls.n	a510 <__udivdi3+0x1cc>
    a504:	eb1b 0b07 	adds.w	fp, fp, r7
    a508:	f109 39ff 	add.w	r9, r9, #4294967295
    a50c:	f0c0 808e 	bcc.w	a62c <__udivdi3+0x2e8>
    a510:	ebc3 0b0b 	rsb	fp, r3, fp
    a514:	4651      	mov	r1, sl
    a516:	4658      	mov	r0, fp
    a518:	f7ff fb5a 	bl	9bd0 <__aeabi_uidiv>
    a51c:	4651      	mov	r1, sl
    a51e:	4604      	mov	r4, r0
    a520:	4658      	mov	r0, fp
    a522:	f7ff fc83 	bl	9e2c <__aeabi_uidivmod>
    a526:	9801      	ldr	r0, [sp, #4]
    a528:	9a00      	ldr	r2, [sp, #0]
    a52a:	fb00 f304 	mul.w	r3, r0, r4
    a52e:	fa1f fc82 	uxth.w	ip, r2
    a532:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    a536:	4293      	cmp	r3, r2
    a538:	d906      	bls.n	a548 <__udivdi3+0x204>
    a53a:	3c01      	subs	r4, #1
    a53c:	19d2      	adds	r2, r2, r7
    a53e:	d203      	bcs.n	a548 <__udivdi3+0x204>
    a540:	4293      	cmp	r3, r2
    a542:	d901      	bls.n	a548 <__udivdi3+0x204>
    a544:	19d2      	adds	r2, r2, r7
    a546:	3c01      	subs	r4, #1
    a548:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a54c:	b2a8      	uxth	r0, r5
    a54e:	1ad2      	subs	r2, r2, r3
    a550:	0c2d      	lsrs	r5, r5, #16
    a552:	fa1f fc84 	uxth.w	ip, r4
    a556:	0c23      	lsrs	r3, r4, #16
    a558:	fb00 f70c 	mul.w	r7, r0, ip
    a55c:	fb00 fe03 	mul.w	lr, r0, r3
    a560:	fb05 e10c 	mla	r1, r5, ip, lr
    a564:	fb05 f503 	mul.w	r5, r5, r3
    a568:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    a56c:	458e      	cmp	lr, r1
    a56e:	bf88      	it	hi
    a570:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    a574:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    a578:	42aa      	cmp	r2, r5
    a57a:	d310      	bcc.n	a59e <__udivdi3+0x25a>
    a57c:	b2bf      	uxth	r7, r7
    a57e:	fa08 f606 	lsl.w	r6, r8, r6
    a582:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    a586:	bf14      	ite	ne
    a588:	f04f 0e00 	movne.w	lr, #0
    a58c:	f04f 0e01 	moveq.w	lr, #1
    a590:	4296      	cmp	r6, r2
    a592:	bf2c      	ite	cs
    a594:	2600      	movcs	r6, #0
    a596:	f00e 0601 	andcc.w	r6, lr, #1
    a59a:	2e00      	cmp	r6, #0
    a59c:	d087      	beq.n	a4ae <__udivdi3+0x16a>
    a59e:	3c01      	subs	r4, #1
    a5a0:	2600      	movs	r6, #0
    a5a2:	e784      	b.n	a4ae <__udivdi3+0x16a>
    a5a4:	40b5      	lsls	r5, r6
    a5a6:	f1c6 0120 	rsb	r1, r6, #32
    a5aa:	fa24 f901 	lsr.w	r9, r4, r1
    a5ae:	fa28 f201 	lsr.w	r2, r8, r1
    a5b2:	0c2f      	lsrs	r7, r5, #16
    a5b4:	40b4      	lsls	r4, r6
    a5b6:	4639      	mov	r1, r7
    a5b8:	4648      	mov	r0, r9
    a5ba:	4322      	orrs	r2, r4
    a5bc:	9200      	str	r2, [sp, #0]
    a5be:	f7ff fb07 	bl	9bd0 <__aeabi_uidiv>
    a5c2:	4639      	mov	r1, r7
    a5c4:	fa1f fa85 	uxth.w	sl, r5
    a5c8:	4683      	mov	fp, r0
    a5ca:	4648      	mov	r0, r9
    a5cc:	f7ff fc2e 	bl	9e2c <__aeabi_uidivmod>
    a5d0:	9b00      	ldr	r3, [sp, #0]
    a5d2:	0c1a      	lsrs	r2, r3, #16
    a5d4:	fb0a f30b 	mul.w	r3, sl, fp
    a5d8:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    a5dc:	42a3      	cmp	r3, r4
    a5de:	d903      	bls.n	a5e8 <__udivdi3+0x2a4>
    a5e0:	1964      	adds	r4, r4, r5
    a5e2:	f10b 3bff 	add.w	fp, fp, #4294967295
    a5e6:	d327      	bcc.n	a638 <__udivdi3+0x2f4>
    a5e8:	1ae4      	subs	r4, r4, r3
    a5ea:	4639      	mov	r1, r7
    a5ec:	4620      	mov	r0, r4
    a5ee:	f7ff faef 	bl	9bd0 <__aeabi_uidiv>
    a5f2:	4639      	mov	r1, r7
    a5f4:	4681      	mov	r9, r0
    a5f6:	4620      	mov	r0, r4
    a5f8:	f7ff fc18 	bl	9e2c <__aeabi_uidivmod>
    a5fc:	9800      	ldr	r0, [sp, #0]
    a5fe:	fb0a f309 	mul.w	r3, sl, r9
    a602:	fa1f fc80 	uxth.w	ip, r0
    a606:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    a60a:	42a3      	cmp	r3, r4
    a60c:	d908      	bls.n	a620 <__udivdi3+0x2dc>
    a60e:	1964      	adds	r4, r4, r5
    a610:	f109 39ff 	add.w	r9, r9, #4294967295
    a614:	d204      	bcs.n	a620 <__udivdi3+0x2dc>
    a616:	42a3      	cmp	r3, r4
    a618:	bf84      	itt	hi
    a61a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a61e:	1964      	addhi	r4, r4, r5
    a620:	fa08 f806 	lsl.w	r8, r8, r6
    a624:	1ae4      	subs	r4, r4, r3
    a626:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    a62a:	e706      	b.n	a43a <__udivdi3+0xf6>
    a62c:	455b      	cmp	r3, fp
    a62e:	bf84      	itt	hi
    a630:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a634:	44bb      	addhi	fp, r7
    a636:	e76b      	b.n	a510 <__udivdi3+0x1cc>
    a638:	42a3      	cmp	r3, r4
    a63a:	bf84      	itt	hi
    a63c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    a640:	1964      	addhi	r4, r4, r5
    a642:	e7d1      	b.n	a5e8 <__udivdi3+0x2a4>
    a644:	44434441 	.word	0x44434441
    a648:	63657269 	.word	0x63657269
    a64c:	706e4974 	.word	0x706e4974
    a650:	305f7475 	.word	0x305f7475
    a654:	00000000 	.word	0x00000000
    a658:	44434441 	.word	0x44434441
    a65c:	63657269 	.word	0x63657269
    a660:	706e4974 	.word	0x706e4974
    a664:	315f7475 	.word	0x315f7475
    a668:	00000000 	.word	0x00000000

0000a66c <C.18.4679>:
    a66c:	ffffffff ffffffff 0d0a0d0a 00000000     ................
    a67c:	203a6469 0d0a7525 00000000 25203a78     id: %u......x: %
    a68c:	000d0a75 25203a79 000d0a75 74646977     u...y: %u...widt
    a69c:	25203a68 000d0a75 67696568 203a7468     h: %u...height: 
    a6ac:	0d0a7525 00000000 203a6469 0d0a7825     %u......id: %x..
    a6bc:	00000000 20633269 6e617274 73696d73     ....i2c transmis
    a6cc:	6e6f6973 73736920 20736575 0d0a7825     sion issues %x..
    a6dc:	00000000 70616548 646e6120 61747320     ....Heap and sta
    a6ec:	63206b63 696c6c6f 6e6f6973 0000000a     ck collision....

0000a6fc <adc_status_reg_lut>:
    a6fc:	40021000 40021004 40021008              ...@...@...@

0000a708 <C.16.3498>:
    a708:	00040200                                ....

0000a70c <dac_ctrl_reg_lut>:
    a70c:	40020060 400200a0 400200e0              `..@...@...@

0000a718 <dac_enable_masks_lut>:
    a718:	00000010 00000020 00000040              .... ...@...

0000a724 <dac_byte2_reg_lut>:
    a724:	4002006c 400200ac 400200ec              l..@...@...@

0000a730 <dac_byte01_reg_lut>:
    a730:	40020500 40020504 40020508              ...@...@...@

0000a73c <comp_id_2_scb_lut>:
    a73c:	01010000 03030202 00000404              ............

0000a748 <C.16.2565>:
    a748:	00000001 00000002 00000004 00000001     ................

0000a758 <g_ace_current_resistors>:
    a758:	00010001 00010001                       ........

0000a760 <g_ace_external_varef_used>:
    a760:	00000000                                ....

0000a764 <g_ace_channel_0_name>:
    a764:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
    a774:	00000000                                ....

0000a778 <g_ace_channel_1_name>:
    a778:	44434441 63657269 706e4974 315f7475     ADCDirectInput_1
    a788:	00000000                                ....

0000a78c <g_ace_ppe_transforms_desc_table>:
    a78c:	00130012 00004000 001c001b 00004000     .....@.......@..

0000a79c <g_ace_sse_proc_0_name>:
    a79c:	30434441 49414d5f 0000004e              ADC0_MAIN...

0000a7a8 <g_ace_sse_proc_0_sequence>:
    a7a8:	16021706 00001200                       ........

0000a7b0 <g_ace_sse_proc_1_name>:
    a7b0:	31434441 49414d5f 0000004e              ADC1_MAIN...

0000a7bc <g_ace_sse_proc_1_sequence>:
    a7bc:	26022706 24cb2551 25510000 000024ca     .'.&Q%.$..Q%.$..
    a7cc:	000023ff 000023ff 000023ff 000023ff     .#...#...#...#..
    a7dc:	000023ff 00002319 00002005              .#...#... ..

0000a7e8 <channel_quad_lut>:
    a7e8:	000000ff 01010100 ffffff01 ffffffff     ................
    a7f8:	020202ff 03030302 ffffff03 ffffffff     ................
    a808:	040404ff ffffff04 ffffffff ffffffff     ................

0000a818 <channel_type_lut>:
    a818:	01000000 01000002 00000002 00ffff00     ................
    a828:	01000000 01000002 00000002 00ffff00     ................
    a838:	01000000 ffffff02 000000ff 00ffff00     ................

0000a848 <abps_channel_lut>:
    a848:	ff0000ff ff0101ff ffffffff ffffffff     ................
    a858:	ff0202ff ff0303ff ffffffff ffffffff     ................
    a868:	ff0404ff ffffffff ffffffff ffffffff     ................

0000a878 <abps_idx_lut>:
    a878:	ff0100ff ff0302ff ffffffff ffffffff     ................
    a888:	ff0504ff ff0706ff ffffffff ffffffff     ................
    a898:	ff0908ff ffffffff ffffffff ffffffff     ................

0000a8a8 <apbs_range>:
    a8a8:	28003c00 0a001400                       .<.(....

0000a8b0 <apbs_gain_lut>:
    a8b0:	0204080c                                ....

0000a8b4 <_global_impure_ptr>:
    a8b4:	20000088 00000043                       ... C...

0000a8bc <blanks.3577>:
    a8bc:	20202020 20202020 20202020 20202020                     

0000a8cc <zeroes.3578>:
    a8cc:	30303030 30303030 30303030 30303030     0000000000000000
    a8dc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    a8ec:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    a8fc:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    a90c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    a91c:	00000030 69666e49 7974696e 00000000     0...Infinity....
    a92c:	004e614e                                NaN.

0000a930 <__sf_fake_stdin>:
	...

0000a950 <__sf_fake_stdout>:
	...

0000a970 <__sf_fake_stderr>:
	...

0000a990 <charset>:
    a990:	0000a9c8                                ....

0000a994 <lconv>:
    a994:	0000a9c4 0000a8ec 0000a8ec 0000a8ec     ................
    a9a4:	0000a8ec 0000a8ec 0000a8ec 0000a8ec     ................
    a9b4:	0000a8ec 0000a8ec ffffffff ffffffff     ................
    a9c4:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
    a9d4:	00000000                                ....

0000a9d8 <__mprec_tens>:
    a9d8:	00000000 3ff00000 00000000 40240000     .......?......$@
    a9e8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    a9f8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    aa08:	00000000 412e8480 00000000 416312d0     .......A......cA
    aa18:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    aa28:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    aa38:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    aa48:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    aa58:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    aa68:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    aa78:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    aa88:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    aa98:	79d99db4 44ea7843                       ...yCx.D

0000aaa0 <p05.2463>:
    aaa0:	00000005 00000019 0000007d 00000000     ........}.......

0000aab0 <__mprec_bigtens>:
    aab0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    aac0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    aad0:	7f73bf3c 75154fdd                       <.s..O.u

0000aad8 <__mprec_tinytens>:
    aad8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    aae8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    aaf8:	64ac6f43 0ac80628                       Co.d(...

0000ab00 <_init>:
    ab00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ab02:	bf00      	nop
    ab04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ab06:	bc08      	pop	{r3}
    ab08:	469e      	mov	lr, r3
    ab0a:	4770      	bx	lr

0000ab0c <_fini>:
    ab0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ab0e:	bf00      	nop
    ab10:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ab12:	bc08      	pop	{r3}
    ab14:	469e      	mov	lr, r3
    ab16:	4770      	bx	lr

0000ab18 <__frame_dummy_init_array_entry>:
    ab18:	0485 0000                                   ....

0000ab1c <__do_global_dtors_aux_fini_array_entry>:
    ab1c:	0471 0000                                   q...
