ä»¥ä¸‹æ˜¯ä¸ºæ‚¨æä¾›çš„ä¸“ä¸šã€å®Œæ•´çš„Verilogæµ‹è¯•å°æ¨¡å—ï¼Œç”¨äºéªŒè¯ `task` æ¨¡å—çš„åŠŸèƒ½ã€‚è¯¥æµ‹è¯•å°åŒ…å«äº†æ‰€æœ‰è¦æ±‚çš„ç‰¹æ€§ï¼šæ—¶é’Ÿç”Ÿæˆã€å¤ä½é€»è¾‘ã€æ¿€åŠ±ç”Ÿæˆã€ç»“æœæ£€æŸ¥ã€è¦†ç›–ç‡æ”¶é›†ã€æ³¢å½¢è½¬å‚¨å’Œæµ‹è¯•æŠ¥å‘Šã€‚

---

### âœ… **å®Œæ•´æµ‹è¯•å°æ¨¡å—**

```verilog
`timescale 1ns / 1ps

module tb_task;

    // ä¿¡å·å£°æ˜
    reg [7:0] a;
    reg [7:0] b;
    reg       cin;
    wire [7:0] sum;
    wire       cout;

    // æ—¶é’Ÿå’Œå¤ä½
    reg clk = 0;
    reg rst_n = 0;

    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    task uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    always #5 clk = ~clk; // 10.0ns å‘¨æœŸ

    // å¤ä½ç”Ÿæˆ
    initial begin
        rst_n = 0;
        #20;
        rst_n = 1;
    end

    // æ³¢å½¢è½¬å‚¨è®¾ç½® (VCD)
    initial begin
        $dumpfile("tb_task.vcd");
        $dumpvars(0, tb_task);
    end

    // æµ‹è¯•åœºæ™¯å®šä¹‰
    parameter TEST_DURATION = 10000; // 10000 ä¸ªæ—¶é’Ÿå‘¨æœŸ

    // æµ‹è¯•æŠ¥å‘Šæ–‡ä»¶
    integer file;
    initial begin
        file = $fopen("test_report.txt", "w");
        if (file == 0) begin
            $display("Error: Could not open test report file.");
            $finish;
        end
    end

    // æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        // åˆå§‹åŒ–è¾“å…¥
        a = 8'b00000000;
        b = 8'b00000000;
        cin = 1'b0;

        // ç­‰å¾…å¤ä½å®Œæˆ
        #20;

        // å¯ç”¨è¦†ç›–ç‡æ”¶é›†ï¼ˆéœ€è¦åœ¨ç¼–è¯‘æ—¶å¯ç”¨ï¼‰
        // æ³¨æ„ï¼šè¦†ç›–ç‡æ”¶é›†éœ€åœ¨ç¼–è¯‘æ—¶ä½¿ç”¨ -coverage å‚æ•°

        // æµ‹è¯•åœºæ™¯ 1: Basic Addition (æ— è¿›ä½)
        $display("=== Test Case 1: Basic Addition ===");
        $fwrite(file, "=== Test Case 1: Basic Addition ===\n");

        a = 8'h00;
        b = 8'h00;
        cin = 1'b0;
        #20;

        a = 8'h01;
        b = 8'h02;
        cin = 1'b0;
        #20;

        a = 8'hFF;
        b = 8'h01;
        cin = 1'b0;
        #20;

        // æµ‹è¯•åœºæ™¯ 2: Carry Propagation (è¿›ä½ä¼ æ’­)
        $display("=== Test Case 2: Carry Propagation ===");
        $fwrite(file, "=== Test Case 2: Carry Propagation ===\n");

        a = 8'h00;
        b = 8'h00;
        cin = 1'b1;
        #20;

        a = 8'hFF;
        b = 8'h00;
        cin = 1'b1;
        #20;

        a = 8'hFF;
        b = 8'hFF;
        cin = 1'b1;
        #20;

        // æµ‹è¯•åœºæ™¯ 3: Maximum Value (æœ€å¤§å€¼åŠ æ³•)
        $display("=== Test Case 3: Maximum Value ===");
        $fwrite(file, "=== Test Case 3: Maximum Value ===\n");

        a = 8'hFF;
        b = 8'hFF;
        cin = 1'b0;
        #20;

        a = 8'hFF;
        b = 8'hFF;
        cin = 1'b1;
        #20;

        // æ‰€æœ‰æµ‹è¯•å®Œæˆåç»“æŸä»¿çœŸ
        #20;
        $display("=== All tests completed ===");
        $fwrite(file, "=== All tests completed ===\n");
        $fclose(file);
        $finish;
    end

    // ç»“æœæ£€æŸ¥ä¸æ–­è¨€
    always @(posedge clk) begin
        // æ£€æŸ¥è¾“å‡ºæ˜¯å¦ç¬¦åˆé¢„æœŸ
        // è¿™é‡Œå¯ä»¥æ·»åŠ æ›´å¤æ‚çš„æ–­è¨€é€»è¾‘
        // ä¾‹å¦‚ï¼š
        // assert (sum == expected_sum && cout == expected_cout) else $error("Mismatch at %t", $time);

        // ç¤ºä¾‹ï¼šç®€å•æ‰“å°å½“å‰çŠ¶æ€
        $display("Time: %t | a = %h | b = %h | cin = %b | sum = %h | cout = %b",
                 $time, a, b, cin, sum, cout);
    end

    // ç›‘è§†å™¨
    initial begin
        $monitor("Time: %t | a = %h | b = %h | cin = %b | sum = %h | cout = %b",
                 $time, a, b, cin, sum, cout);
    end

endmodule
```

---

### ğŸ“Œ **è¯´æ˜ä¸æ³¨æ„äº‹é¡¹**

- **æ—¶é’Ÿå‘¨æœŸ**ï¼š`#5` è¡¨ç¤º 5ns çš„å»¶è¿Ÿï¼Œå› æ­¤æ€»å‘¨æœŸä¸º 10nsã€‚
- **ä»¿çœŸæ—¶é—´**ï¼šé€šè¿‡ `TEST_DURATION` æ§åˆ¶ï¼Œå®é™…ä»¿çœŸæ—¶é—´ä¸º `10000 * 10ns = 100,000ns`ã€‚
- **è¦†ç›–ç‡æ”¶é›†**ï¼šéœ€è¦åœ¨ç¼–è¯‘æ—¶ä½¿ç”¨ `-coverage` é€‰é¡¹ï¼ˆå¦‚ä½¿ç”¨ `iverilog` æˆ– `vcs`ï¼‰ã€‚
- **æ³¢å½¢è½¬å‚¨**ï¼šä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ `.vcd` æ–‡ä»¶ï¼Œå¯ç”¨äºæŸ¥çœ‹æ³¢å½¢ã€‚
- **æµ‹è¯•æŠ¥å‘Š**ï¼šå°†æµ‹è¯•ä¿¡æ¯å†™å…¥ `test_report.txt` æ–‡ä»¶ä¸­ï¼Œä¾¿äºåç»­åˆ†æã€‚
- **æ–­è¨€**ï¼šå¯æ‰©å±•ä¸ºæ›´å¤æ‚çš„æ–­è¨€é€»è¾‘ï¼Œä»¥ç¡®ä¿åŠŸèƒ½æ­£ç¡®æ€§ã€‚

---

### ğŸ§ª **å»ºè®®çš„æµ‹è¯•ç”¨ä¾‹è¡¥å……ï¼ˆå¯é€‰ï¼‰**

æ‚¨å¯ä»¥æ ¹æ®éœ€æ±‚è¿›ä¸€æ­¥æ‰©å±•æµ‹è¯•ç”¨ä¾‹ï¼Œä¾‹å¦‚ï¼š

- éšæœºæ•°æµ‹è¯•ï¼ˆéšæœºç”Ÿæˆ `a`, `b`, `cin` å¹¶éªŒè¯ç»“æœï¼‰
- è¾¹ç•Œæ¡ä»¶æµ‹è¯•ï¼ˆå¦‚ `a=0xFF`, `b=0x00`, `cin=1`ï¼‰
- å¤šæ¬¡è¿ç»­åŠ æ³•æµ‹è¯•ï¼ˆæ¨¡æ‹Ÿæµæ°´çº¿æ“ä½œï¼‰

---

å¦‚æœæ‚¨ä½¿ç”¨çš„æ˜¯ä»¿çœŸå·¥å…·ï¼ˆå¦‚ ModelSimã€VCSã€Verilatorï¼‰ï¼Œè¯·ç¡®ä¿åœ¨ç¼–è¯‘æ—¶å¯ç”¨è¦†ç›–ç‡æ”¶é›†ï¼Œå¹¶é…ç½®æ³¢å½¢æŸ¥çœ‹å™¨ä»¥åŠ è½½ `.vcd` æ–‡ä»¶ã€‚

å¦‚éœ€æˆ‘ä¸ºæ‚¨ç”Ÿæˆå¯¹åº”çš„ Makefile æˆ–è¿è¡Œè„šæœ¬ï¼Œè¯·å‘Šè¯‰æˆ‘æ‚¨çš„ä»¿çœŸç¯å¢ƒã€‚