// Seed: 3087277471
module module_0 (
    output wor id_0
);
  integer id_2;
  wire id_3;
  id_4(
      {1'b0}
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input uwire id_6,
    input wand id_7,
    input tri id_8,
    input wor id_9,
    input wand id_10,
    input tri0 void id_11
);
  tri id_13;
  assign id_13 = 1;
  module_0(
      id_0
  ); id_14(
      1, 1
  );
  assign id_13 = 1;
endmodule
