{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606275670828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606275670828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 11:41:10 2020 " "Processing started: Wed Nov 25 11:41:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606275670828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606275670828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test01 -c test01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test01 -c test01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606275670828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606275671119 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test01.vhd 2 1 " "Using design file test01.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test01-beh " "Found design unit 1: test01-beh" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671689 ""} { "Info" "ISGN_ENTITY_NAME" "1 test01 " "Found entity 1: test01" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275671689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test01 " "Elaborating entity \"test01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606275671699 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1KHz test01.vhd(163) " "Verilog HDL or VHDL warning at test01.vhd(163): object \"clk_1KHz\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671699 "|test01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1hz test01.vhd(163) " "Verilog HDL or VHDL warning at test01.vhd(163): object \"clk_1hz\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671699 "|test01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD178_debug test01.vhd(174) " "Verilog HDL or VHDL warning at test01.vhd(174): object \"SD178_debug\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671699 "|test01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Serial_available test01.vhd(179) " "Verilog HDL or VHDL warning at test01.vhd(179): object \"Serial_available\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671699 "|test01"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED_select test01.vhd(186) " "VHDL Signal Declaration warning at test01.vhd(186): used explicit default value for signal \"LED_select\" because signal was never assigned a value" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 186 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606275671709 "|test01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Serial_max test01.vhd(208) " "VHDL Variable Declaration warning at test01.vhd(208): used initial value expression for variable \"Serial_max\" because variable was never assigned a value" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 208 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1606275671709 "|test01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset test01.vhd(234) " "VHDL Process Statement warning at test01.vhd(234): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275671709 "|test01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg test01.vhd(248) " "Verilog HDL or VHDL warning at test01.vhd(248): object \"dbg\" assigned a value but never read" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671709 "|test01"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "main_LED\[15..8\] test01.vhd(185) " "Using initial value X (don't care) for net \"main_LED\[15..8\]\" at test01.vhd(185)" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 185 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275671719 "|test01"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "main_LED\[5..1\] test01.vhd(185) " "Using initial value X (don't care) for net \"main_LED\[5..1\]\" at test01.vhd(185)" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 185 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275671719 "|test01"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iroiroLED test01.vhd(21) " "Output port \"iroiroLED\" at test01.vhd(21) has no driver" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1606275671719 "|test01"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bz test01.vhd(20) " "Output port \"bz\" at test01.vhd(20) has no driver" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1606275671719 "|test01"}
{ "Warning" "WSGN_SEARCH_FILE" "dht11.vhd 2 1 " "Using design file dht11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11-beh " "Found design unit 1: DHT11-beh" {  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671795 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "dht11.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275671795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:u0 " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:u0\"" {  } { { "test01.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275671797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_basic.vhd 2 1 " "Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_BASIC-beh " "Found design unit 1: DHT11_BASIC-beh" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671816 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_BASIC " "Found entity 1: DHT11_BASIC" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275671816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_BASIC DHT11:u0\|DHT11_BASIC:u0 " "Elaborating entity \"DHT11_BASIC\" for hierarchy \"DHT11:u0\|DHT11_BASIC:u0\"" {  } { { "dht11.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275671818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dht11_basic.vhd(24) " "Verilog HDL or VHDL warning at dht11_basic.vhd(24): object \"flag\" assigned a value but never read" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671823 "|test01|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key dht11_basic.vhd(50) " "VHDL Process Statement warning at dht11_basic.vhd(50): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275671823 "|test01|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp1 dht11_basic.vhd(196) " "VHDL Process Statement warning at dht11_basic.vhd(196): signal \"dat_out_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275671823 "|test01|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp2 dht11_basic.vhd(208) " "VHDL Process Statement warning at dht11_basic.vhd(208): signal \"dat_out_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275671824 "|test01|DHT11:u0|DHT11_BASIC:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671831 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275671831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u1\"" {  } { { "test01.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275671831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671851 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275671851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u2 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u2\"" {  } { { "test01.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275671861 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx1 lcdcontrol.vhd(154) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(154): object \"lx1\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671901 "|test01|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Serial_max lcdcontrol.vhd(160) " "VHDL Signal Declaration warning at lcdcontrol.vhd(160): used explicit default value for signal \"Serial_max\" because signal was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 160 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606275671901 "|test01|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset lcdcontrol.vhd(179) " "VHDL Process Statement warning at lcdcontrol.vhd(179): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275671901 "|test01|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y_max lcdcontrol.vhd(226) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(226): object \"pos_y_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671901 "|test01|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "selectchar lcdcontrol.vhd(235) " "VHDL Variable Declaration warning at lcdcontrol.vhd(235): used initial value expression for variable \"selectchar\" because variable was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 235 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1606275671901 "|test01|lcdControl:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671921 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275671921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u3 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u3\"" {  } { { "test01.vhd" "u3" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275671921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671931 "|test01|LCD_DRV:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275671931 "|test01|LCD_DRV:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/up_mdu5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671941 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/up_mdu5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275671941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u3\|up_mdu5:u0 " "Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u3\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275671941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275671961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u3\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u3\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275671961 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606275671961 "|test01|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606275671961 "|test01|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606275671961 "|test01|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/raminfr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671984 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/raminfr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275671984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275671984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u3\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u3\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275671986 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-behavioral " "Found design unit 1: keypad-behavioral" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/keypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672001 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/keypad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275672001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:u4 " "Elaborating entity \"keypad\" for hierarchy \"keypad:u4\"" {  } { { "test01.vhd" "u4" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275672002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd178.vhd 2 1 " "Using design file sd178.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD178-beh " "Found design unit 1: SD178-beh" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672016 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD178 " "Found entity 1: SD178" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275672016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD178 SD178:u5 " "Elaborating entity \"SD178\" for hierarchy \"SD178:u5\"" {  } { { "test01.vhd" "u5" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275672018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_ack_error sd178.vhd(78) " "Verilog HDL or VHDL warning at sd178.vhd(78): object \"sd178_ack_error\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275672029 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_data_rd sd178.vhd(80) " "Verilog HDL or VHDL warning at sd178.vhd(80): object \"sd178_data_rd\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275672029 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol sd178.vhd(82) " "Verilog HDL or VHDL warning at sd178.vhd(82): object \"var_vol\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275672029 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol_last sd178.vhd(82) " "Verilog HDL or VHDL warning at sd178.vhd(82): object \"var_vol_last\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275672029 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 sd178.vhd(85) " "Verilog HDL or VHDL warning at sd178.vhd(85): object \"d0\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275672029 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 sd178.vhd(92) " "Verilog HDL or VHDL warning at sd178.vhd(92): object \"d3\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275672029 "|test01|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vol_loop sd178.vhd(112) " "Verilog HDL or VHDL warning at sd178.vhd(112): object \"vol_loop\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275672029 "|test01|SD178:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672041 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275672041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master SD178:u5\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"SD178:u5\|i2c_master:u0\"" {  } { { "sd178.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/sd178.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275672041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672061 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275672061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u6 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u6\"" {  } { { "test01.vhd" "u6" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275672061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606275672061 "|test01|TSL2561:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u6\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u6\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275672061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-main " "Found design unit 1: uart-main" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672081 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672081 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275672081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u7 " "Elaborating entity \"uart\" for hierarchy \"uart:u7\"" {  } { { "test01.vhd" "u7" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275672081 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countE1 uart.vhd(52) " "VHDL Process Statement warning at uart.vhd(52): inferring latch(es) for signal or variable \"countE1\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606275672081 "|test01|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countE2 uart.vhd(74) " "VHDL Process Statement warning at uart.vhd(74): signal \"countE2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275672081 "|test01|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger uart.vhd(84) " "VHDL Process Statement warning at uart.vhd(84): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275672081 "|test01|uart:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countE1 uart.vhd(52) " "Inferred latch for \"countE1\" at uart.vhd(52)" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672081 "|test01|uart:u7"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_display.vhd 2 1 " "Using design file seven_seg_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-main " "Found design unit 1: seven_seg_display-main" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606275672101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_display seven_seg_display:u8 " "Elaborating entity \"seven_seg_display\" for hierarchy \"seven_seg_display:u8\"" {  } { { "test01.vhd" "u8" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275672101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cathed seven_seg_display.vhd(36) " "VHDL Process Statement warning at seven_seg_display.vhd(36): signal \"cathed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number seven_seg_display.vhd(29) " "VHDL Process Statement warning at seven_seg_display.vhd(29): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[23\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[23\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[22\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[22\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[21\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[21\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[20\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[20\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[19\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[19\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[18\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[18\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[17\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[17\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[16\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[16\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672101 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[0\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[0\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606275672111 "|test01|seven_seg_display:u8"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "matrix_data " "RAM logic \"matrix_data\" is uninferred due to inappropriate RAM size" {  } { { "test01.vhd" "matrix_data" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 182 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1606275676088 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1606275676088 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 D:/Quartus/VHDL/Alast_game/exam/test01/db/test01.ram0_cmd_rom_565410ab.hdl.mif " "Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"D:/Quartus/VHDL/Alast_game/exam/test01/db/test01.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1606275676098 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606275685427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1606275685427 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606275685427 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult1\"" {  } { { "uart.vhd" "Mult1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div1\"" {  } { { "lcdcontrol.vhd" "Div1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div0\"" {  } { { "lcdcontrol.vhd" "Div0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult0\"" {  } { { "lcdcontrol.vhd" "Mult0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Div1\"" {  } { { "dht11_basic.vhd" "Div1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Div0\"" {  } { { "dht11_basic.vhd" "Div0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Mod0\"" {  } { { "dht11_basic.vhd" "Mod0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Mod1\"" {  } { { "dht11_basic.vhd" "Mod1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div1\"" {  } { { "tsl2561.vhd" "Div1" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod2\"" {  } { { "tsl2561.vhd" "Mod2" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div2\"" {  } { { "tsl2561.vhd" "Div2" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod3\"" {  } { { "tsl2561.vhd" "Mod3" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult0\"" {  } { { "uart.vhd" "Mult0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod5\"" {  } { { "tsl2561.vhd" "Mod5" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div3\"" {  } { { "tsl2561.vhd" "Div3" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod4\"" {  } { { "tsl2561.vhd" "Mod4" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod0\"" {  } { { "tsl2561.vhd" "Mod0" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685427 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606275685427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685485 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275685485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh41 " "Found entity 1: altsyncram_fh41" {  } { { "db/altsyncram_fh41.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/altsyncram_fh41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275685569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275685569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275685636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275685636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275685697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275685697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/mux_rlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275685764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275685764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:u7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"uart:u7\|lpm_mult:Mult1\"" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:u7\|lpm_mult:Mult1 " "Instantiated megafunction \"uart:u7\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685800 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/uart.vhd" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275685800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/mult_fft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275685871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275685871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div1\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275685900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div1 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275685900 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275685900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bgm " "Found entity 1: lpm_divide_bgm" {  } { { "db/lpm_divide_bgm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_bgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275685970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275685970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275685990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275685990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_33f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_33f " "Found entity 1: alt_u_div_33f" {  } { { "db/alt_u_div_33f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_33f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div0\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275686190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div0 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686190 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 527 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275686190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"lcdControl:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686310 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275686310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ffh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ffh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ffh " "Found entity 1: add_sub_ffh" {  } { { "db/add_sub_ffh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/add_sub_ffh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcdcontrol.vhd" 334 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1\"" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275686566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1 " "Instantiated megafunction \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686566 ""}  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275686566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0\"" {  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275686677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0 " "Instantiated megafunction \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686677 ""}  } { { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275686677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f8m " "Found entity 1: lpm_divide_f8m" {  } { { "db/lpm_divide_f8m.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_f8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_53f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_53f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_53f " "Found entity 1: alt_u_div_53f" {  } { { "db/alt_u_div_53f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_53f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div1\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275686807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div1 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686807 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275686807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Mod2\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275686931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Mod2 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275686931 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275686931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275686995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275686995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div2\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275687059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div2 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687059 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275687059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div3\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275687210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div3 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687210 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275687210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Mod0\"" {  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275687340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Mod0 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606275687340 ""}  } { { "tsl2561.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/tsl2561.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606275687340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_19f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_19f " "Found entity 1: alt_u_div_19f" {  } { { "db/alt_u_div_19f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_19f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606275687450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606275687450 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1606275688559 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1606275688646 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1606275688646 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD178_scl " "Inserted always-enabled tri-state buffer between \"SD178_scl\" and its non-tri-state driver." {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1606275688696 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TSL2561_scl " "Inserted always-enabled tri-state buffer between \"TSL2561_scl\" and its non-tri-state driver." {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1606275688696 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1606275688696 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SD178_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SD178_scl\" is moved to its source" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1606275688776 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "TSL2561_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"TSL2561_scl\" is moved to its source" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1606275688776 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1606275688776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/seven_seg_display.vhd" 33 -1 0 } } { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } } { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 12 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 50 -1 0 } } { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/keypad.vhd" 30 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 65 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 26 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 27 -1 0 } } { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/lcd_drv.vhd" 13 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/i2c_master.vhd" 113 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/dht11_basic.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606275688866 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606275688866 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD178_scl~synth " "Node \"SD178_scl~synth\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275693044 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TSL2561_scl~synth " "Node \"TSL2561_scl~synth\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275693044 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1606275693044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bz GND " "Pin \"bz\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|bz"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[0\] GND " "Pin \"iroiroLED\[0\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|iroiroLED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[1\] GND " "Pin \"iroiroLED\[1\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|iroiroLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[2\] GND " "Pin \"iroiroLED\[2\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|iroiroLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[3\] GND " "Pin \"iroiroLED\[3\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|iroiroLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[4\] GND " "Pin \"iroiroLED\[4\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|iroiroLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[5\] GND " "Pin \"iroiroLED\[5\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|iroiroLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[6\] GND " "Pin \"iroiroLED\[6\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|iroiroLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "iroiroLED\[7\] GND " "Pin \"iroiroLED\[7\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|iroiroLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[0\] GND " "Pin \"ssd1\[0\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[1\] GND " "Pin \"ssd1\[1\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[2\] VCC " "Pin \"ssd1\[2\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[3\] VCC " "Pin \"ssd1\[3\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[4\] VCC " "Pin \"ssd1\[4\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[5\] VCC " "Pin \"ssd1\[5\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[6\] VCC " "Pin \"ssd1\[6\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[7\] VCC " "Pin \"ssd1\[7\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[0\] GND " "Pin \"ssd2\[0\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[1\] GND " "Pin \"ssd2\[1\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[2\] VCC " "Pin \"ssd2\[2\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[3\] VCC " "Pin \"ssd2\[3\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[4\] VCC " "Pin \"ssd2\[4\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[5\] VCC " "Pin \"ssd2\[5\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[6\] VCC " "Pin \"ssd2\[6\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[7\] VCC " "Pin \"ssd2\[7\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|ssd2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] GND " "Pin \"R\[7\]\" is stuck at GND" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] VCC " "Pin \"G\[0\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] VCC " "Pin \"G\[1\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] VCC " "Pin \"G\[7\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] VCC " "Pin \"LED\[8\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] VCC " "Pin \"LED\[9\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] VCC " "Pin \"LED\[10\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] VCC " "Pin \"LED\[11\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[12\] VCC " "Pin \"LED\[12\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[13\] VCC " "Pin \"LED\[13\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[14\] VCC " "Pin \"LED\[14\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[15\] VCC " "Pin \"LED\[15\]\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|LED[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BL VCC " "Pin \"BL\" is stuck at VCC" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606275693044 "|test01|BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606275693044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606275693434 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 " "81 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1606275701495 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275701535 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275701535 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275701535 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275701535 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275701535 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275701535 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~20 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275701535 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1606275701535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606275702038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275702038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[3\] " "No output dependent on input pin \"dipsw1\[3\]\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275702453 "|test01|dipsw1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[4\] " "No output dependent on input pin \"dipsw1\[4\]\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275702453 "|test01|dipsw1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[5\] " "No output dependent on input pin \"dipsw1\[5\]\"" {  } { { "test01.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/test01/test01.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606275702453 "|test01|dipsw1[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1606275702453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4801 " "Implemented 4801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606275702453 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606275702453 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1606275702453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4664 " "Implemented 4664 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606275702453 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1606275702453 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1606275702453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606275702453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606275702513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 11:41:42 2020 " "Processing ended: Wed Nov 25 11:41:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606275702513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606275702513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606275702513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606275702513 ""}
