# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../contatore.vhd" \
"../../../../fsm.vhd" \
"../../../../project_reti_logiche.vhd" \
"../../../../Testbenches/project_tb.vhd" \

# Do not sort compile order
nosort
