 
****************************************
Report : compile_options
Design : fifo
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:21:25 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
fifo                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : fifo
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:21:25 2018
****************************************


    Design: fifo

    max_leakage_power          0.00
  - Current Leakage Power  69341.83
  ----------------------------------
    Slack                  -69341.83  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : fifo
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:21:25 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
buff_mem_reg[3][12]/D (dff_sg)     78.14 r           50.00        28.14
buff_mem_reg[3][13]/D (dff_sg)     78.14 r           50.00        28.14
buff_mem_reg[3][14]/D (dff_sg)     78.14 r           50.00        28.14
buff_mem_reg[3][0]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][1]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][2]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][3]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][4]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][5]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][6]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][7]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][8]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][9]/D (dff_sg)      78.14 r           50.00        28.14
buff_mem_reg[3][10]/D (dff_sg)     78.14 r           50.00        28.14
buff_mem_reg[3][11]/D (dff_sg)     78.14 r           50.00        28.14

1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : fifo
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:21:25 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
buff_mem_reg[7][12]/D (dff_sg)    858.30 f         1384.58       526.27
buff_mem_reg[7][13]/D (dff_sg)    858.30 f         1384.58       526.27
buff_mem_reg[7][14]/D (dff_sg)    858.30 f         1384.58       526.27
buff_mem_reg[7][0]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][1]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][2]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][3]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][4]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][5]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][6]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][7]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][8]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][9]/D (dff_sg)     858.30 f         1384.58       526.27
buff_mem_reg[7][10]/D (dff_sg)    858.30 f         1384.58       526.27
buff_mem_reg[7][11]/D (dff_sg)    858.30 f         1384.58       526.27

1
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : fifo
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:21:25 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: buff_mem_reg[3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][12]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][12]/Q (dff_sg)           9.94       9.94 r
  buff_mem[3][12] (net)          1         0.00       9.94 r
  U7055/A (inv_x2_sg)                      0.00       9.94 r
  U7055/X (inv_x2_sg)                     13.53      23.47 f
  n8021 (net)                    1         0.00      23.47 f
  U7454/A (inv_x4_sg)                      0.00      23.47 f
  U7454/X (inv_x4_sg)                     11.78      35.26 r
  n8022 (net)                    2         0.00      35.26 r
  U8114/A (nand_x1_sg)                     0.00      35.26 r
  U8114/X (nand_x1_sg)                    17.71      52.97 f
  n5706 (net)                    1         0.00      52.97 f
  U6889/A (nand_x1_sg)                     0.00      52.97 f
  U6889/X (nand_x1_sg)                    25.17      78.14 r
  n7113 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][12]/D (dff_sg)           0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][12]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][13]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][13]/Q (dff_sg)           9.94       9.94 r
  buff_mem[3][13] (net)          1         0.00       9.94 r
  U7057/A (inv_x2_sg)                      0.00       9.94 r
  U7057/X (inv_x2_sg)                     13.53      23.47 f
  n8025 (net)                    1         0.00      23.47 f
  U7456/A (inv_x4_sg)                      0.00      23.47 f
  U7456/X (inv_x4_sg)                     11.78      35.26 r
  n8026 (net)                    2         0.00      35.26 r
  U8113/A (nand_x1_sg)                     0.00      35.26 r
  U8113/X (nand_x1_sg)                    17.71      52.97 f
  n5730 (net)                    1         0.00      52.97 f
  U6849/A (nand_x1_sg)                     0.00      52.97 f
  U6849/X (nand_x1_sg)                    25.17      78.14 r
  n7125 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][13]/D (dff_sg)           0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][13]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][14]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][14]/Q (dff_sg)           9.94       9.94 r
  buff_mem[3][14] (net)          1         0.00       9.94 r
  U7059/A (inv_x2_sg)                      0.00       9.94 r
  U7059/X (inv_x2_sg)                     13.53      23.47 f
  n8029 (net)                    1         0.00      23.47 f
  U7458/A (inv_x4_sg)                      0.00      23.47 f
  U7458/X (inv_x4_sg)                     11.78      35.26 r
  n8030 (net)                    2         0.00      35.26 r
  U8162/A (nand_x1_sg)                     0.00      35.26 r
  U8162/X (nand_x1_sg)                    17.71      52.97 f
  n5708 (net)                    1         0.00      52.97 f
  U6809/A (nand_x1_sg)                     0.00      52.97 f
  U6809/X (nand_x1_sg)                    25.17      78.14 r
  n7114 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][14]/D (dff_sg)           0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][14]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][0]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][0]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][0] (net)           1         0.00       9.94 r
  U7071/A (inv_x2_sg)                      0.00       9.94 r
  U7071/X (inv_x2_sg)                     13.53      23.47 f
  n8053 (net)                    1         0.00      23.47 f
  U7470/A (inv_x4_sg)                      0.00      23.47 f
  U7470/X (inv_x4_sg)                     11.78      35.26 r
  n8054 (net)                    2         0.00      35.26 r
  U8109/A (nand_x1_sg)                     0.00      35.26 r
  U8109/X (nand_x1_sg)                    17.71      52.97 f
  n5216 (net)                    1         0.00      52.97 f
  U6567/A (nand_x1_sg)                     0.00      52.97 f
  U6567/X (nand_x1_sg)                    25.17      78.14 r
  n6897 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][0]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][0]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][1]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][1]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][1] (net)           1         0.00       9.94 r
  U7073/A (inv_x2_sg)                      0.00       9.94 r
  U7073/X (inv_x2_sg)                     13.53      23.47 f
  n8057 (net)                    1         0.00      23.47 f
  U7472/A (inv_x4_sg)                      0.00      23.47 f
  U7472/X (inv_x4_sg)                     11.78      35.26 r
  n8058 (net)                    2         0.00      35.26 r
  U8108/A (nand_x1_sg)                     0.00      35.26 r
  U8108/X (nand_x1_sg)                    17.71      52.97 f
  n5728 (net)                    1         0.00      52.97 f
  U6527/A (nand_x1_sg)                     0.00      52.97 f
  U6527/X (nand_x1_sg)                    25.17      78.14 r
  n7124 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][1]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][1]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][2]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][2]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][2] (net)           1         0.00       9.94 r
  U7075/A (inv_x2_sg)                      0.00       9.94 r
  U7075/X (inv_x2_sg)                     13.53      23.47 f
  n8061 (net)                    1         0.00      23.47 f
  U7474/A (inv_x4_sg)                      0.00      23.47 f
  U7474/X (inv_x4_sg)                     11.78      35.26 r
  n8062 (net)                    2         0.00      35.26 r
  U8107/A (nand_x1_sg)                     0.00      35.26 r
  U8107/X (nand_x1_sg)                    17.71      52.97 f
  n5724 (net)                    1         0.00      52.97 f
  U6487/A (nand_x1_sg)                     0.00      52.97 f
  U6487/X (nand_x1_sg)                    25.17      78.14 r
  n7122 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][2]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][2]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][3]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][3]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][3] (net)           1         0.00       9.94 r
  U7077/A (inv_x2_sg)                      0.00       9.94 r
  U7077/X (inv_x2_sg)                     13.53      23.47 f
  n8065 (net)                    1         0.00      23.47 f
  U7476/A (inv_x4_sg)                      0.00      23.47 f
  U7476/X (inv_x4_sg)                     11.78      35.26 r
  n8066 (net)                    2         0.00      35.26 r
  U8106/A (nand_x1_sg)                     0.00      35.26 r
  U8106/X (nand_x1_sg)                    17.71      52.97 f
  n5710 (net)                    1         0.00      52.97 f
  U6447/A (nand_x1_sg)                     0.00      52.97 f
  U6447/X (nand_x1_sg)                    25.17      78.14 r
  n7115 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][3]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][3]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][4]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][4]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][4] (net)           1         0.00       9.94 r
  U7079/A (inv_x2_sg)                      0.00       9.94 r
  U7079/X (inv_x2_sg)                     13.53      23.47 f
  n8069 (net)                    1         0.00      23.47 f
  U7478/A (inv_x4_sg)                      0.00      23.47 f
  U7478/X (inv_x4_sg)                     11.78      35.26 r
  n8070 (net)                    2         0.00      35.26 r
  U8159/A (nand_x1_sg)                     0.00      35.26 r
  U8159/X (nand_x1_sg)                    17.71      52.97 f
  n5702 (net)                    1         0.00      52.97 f
  U6407/A (nand_x1_sg)                     0.00      52.97 f
  U6407/X (nand_x1_sg)                    25.17      78.14 r
  n7111 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][4]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][4]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][5]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][5]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][5] (net)           1         0.00       9.94 r
  U7081/A (inv_x2_sg)                      0.00       9.94 r
  U7081/X (inv_x2_sg)                     13.53      23.47 f
  n8073 (net)                    1         0.00      23.47 f
  U7480/A (inv_x4_sg)                      0.00      23.47 f
  U7480/X (inv_x4_sg)                     11.78      35.26 r
  n8074 (net)                    2         0.00      35.26 r
  U8105/A (nand_x1_sg)                     0.00      35.26 r
  U8105/X (nand_x1_sg)                    17.71      52.97 f
  n5716 (net)                    1         0.00      52.97 f
  U6367/A (nand_x1_sg)                     0.00      52.97 f
  U6367/X (nand_x1_sg)                    25.17      78.14 r
  n7118 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][5]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][5]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][6]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][6]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][6] (net)           1         0.00       9.94 r
  U7083/A (inv_x2_sg)                      0.00       9.94 r
  U7083/X (inv_x2_sg)                     13.53      23.47 f
  n8077 (net)                    1         0.00      23.47 f
  U7482/A (inv_x4_sg)                      0.00      23.47 f
  U7482/X (inv_x4_sg)                     11.78      35.26 r
  n8078 (net)                    2         0.00      35.26 r
  U8158/A (nand_x1_sg)                     0.00      35.26 r
  U8158/X (nand_x1_sg)                    17.71      52.97 f
  n5732 (net)                    1         0.00      52.97 f
  U6327/A (nand_x1_sg)                     0.00      52.97 f
  U6327/X (nand_x1_sg)                    25.17      78.14 r
  n7126 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][6]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][6]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][7]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][7]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][7] (net)           1         0.00       9.94 r
  U7085/A (inv_x2_sg)                      0.00       9.94 r
  U7085/X (inv_x2_sg)                     13.53      23.47 f
  n8081 (net)                    1         0.00      23.47 f
  U7484/A (inv_x4_sg)                      0.00      23.47 f
  U7484/X (inv_x4_sg)                     11.78      35.26 r
  n8082 (net)                    2         0.00      35.26 r
  U8157/A (nand_x1_sg)                     0.00      35.26 r
  U8157/X (nand_x1_sg)                    17.71      52.97 f
  n5726 (net)                    1         0.00      52.97 f
  U6287/A (nand_x1_sg)                     0.00      52.97 f
  U6287/X (nand_x1_sg)                    25.17      78.14 r
  n7123 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][7]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][7]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][8]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][8]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][8] (net)           1         0.00       9.94 r
  U7087/A (inv_x2_sg)                      0.00       9.94 r
  U7087/X (inv_x2_sg)                     13.53      23.47 f
  n8085 (net)                    1         0.00      23.47 f
  U7486/A (inv_x4_sg)                      0.00      23.47 f
  U7486/X (inv_x4_sg)                     11.78      35.26 r
  n8086 (net)                    2         0.00      35.26 r
  U8104/A (nand_x1_sg)                     0.00      35.26 r
  U8104/X (nand_x1_sg)                    17.71      52.97 f
  n5722 (net)                    1         0.00      52.97 f
  U6247/A (nand_x1_sg)                     0.00      52.97 f
  U6247/X (nand_x1_sg)                    25.17      78.14 r
  n7121 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][8]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][8]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][9]/CP (dff_sg)           0.00       0.00 r
  buff_mem_reg[3][9]/Q (dff_sg)            9.94       9.94 r
  buff_mem[3][9] (net)           1         0.00       9.94 r
  U7089/A (inv_x2_sg)                      0.00       9.94 r
  U7089/X (inv_x2_sg)                     13.53      23.47 f
  n8089 (net)                    1         0.00      23.47 f
  U7488/A (inv_x4_sg)                      0.00      23.47 f
  U7488/X (inv_x4_sg)                     11.78      35.26 r
  n8090 (net)                    2         0.00      35.26 r
  U8103/A (nand_x1_sg)                     0.00      35.26 r
  U8103/X (nand_x1_sg)                    17.71      52.97 f
  n5734 (net)                    1         0.00      52.97 f
  U6207/A (nand_x1_sg)                     0.00      52.97 f
  U6207/X (nand_x1_sg)                    25.17      78.14 r
  n7127 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][9]/D (dff_sg)            0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][9]/CP (dff_sg)           0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][10]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][10]/Q (dff_sg)           9.94       9.94 r
  buff_mem[3][10] (net)          1         0.00       9.94 r
  U7091/A (inv_x2_sg)                      0.00       9.94 r
  U7091/X (inv_x2_sg)                     13.53      23.47 f
  n8093 (net)                    1         0.00      23.47 f
  U7490/A (inv_x4_sg)                      0.00      23.47 f
  U7490/X (inv_x4_sg)                     11.78      35.26 r
  n8094 (net)                    2         0.00      35.26 r
  U8102/A (nand_x1_sg)                     0.00      35.26 r
  U8102/X (nand_x1_sg)                    17.71      52.97 f
  n5712 (net)                    1         0.00      52.97 f
  U6167/A (nand_x1_sg)                     0.00      52.97 f
  U6167/X (nand_x1_sg)                    25.17      78.14 r
  n7116 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][10]/D (dff_sg)           0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][10]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


  Startpoint: buff_mem_reg[3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  buff_mem_reg[3][11]/CP (dff_sg)          0.00       0.00 r
  buff_mem_reg[3][11]/Q (dff_sg)           9.94       9.94 r
  buff_mem[3][11] (net)          1         0.00       9.94 r
  U7093/A (inv_x2_sg)                      0.00       9.94 r
  U7093/X (inv_x2_sg)                     13.53      23.47 f
  n8097 (net)                    1         0.00      23.47 f
  U7492/A (inv_x4_sg)                      0.00      23.47 f
  U7492/X (inv_x4_sg)                     11.78      35.26 r
  n8098 (net)                    2         0.00      35.26 r
  U8101/A (nand_x1_sg)                     0.00      35.26 r
  U8101/X (nand_x1_sg)                    17.71      52.97 f
  n5301 (net)                    1         0.00      52.97 f
  U6127/A (nand_x1_sg)                     0.00      52.97 f
  U6127/X (nand_x1_sg)                    25.17      78.14 r
  n6920 (net)                    1         0.00      78.14 r
  buff_mem_reg[3][11]/D (dff_sg)           0.00      78.14 r
  data arrival time                                  78.14

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  buff_mem_reg[3][11]/CP (dff_sg)          0.00      50.00 r
  library hold time                        0.00      50.00
  data required time                                 50.00
  -----------------------------------------------------------
  data required time                                 50.00
  data arrival time                                 -78.14
  -----------------------------------------------------------
  slack (MET)                                        28.14


1
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : fifo
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:21:25 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6858/A (nand_x1_sg)                     0.01     775.35 f
  U6858/X (nand_x1_sg)                    54.05     829.40 r
  n5349 (net)                    1         0.00     829.40 r
  U6857/B (nand_x1_sg)                     0.00     829.41 r
  U6857/X (nand_x1_sg)                    28.90     858.30 f
  n6943 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][12]/D (dff_sg)           0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][12]/CP (dff_sg)          0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6818/A (nand_x1_sg)                     0.01     775.35 f
  U6818/X (nand_x1_sg)                    54.05     829.40 r
  n5337 (net)                    1         0.00     829.40 r
  U6817/B (nand_x1_sg)                     0.00     829.41 r
  U6817/X (nand_x1_sg)                    28.90     858.30 f
  n6937 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][13]/D (dff_sg)           0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][13]/CP (dff_sg)          0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6778/A (nand_x1_sg)                     0.01     775.35 f
  U6778/X (nand_x1_sg)                    54.05     829.40 r
  n5317 (net)                    1         0.00     829.40 r
  U6777/B (nand_x1_sg)                     0.00     829.41 r
  U6777/X (nand_x1_sg)                    28.90     858.30 f
  n6927 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][14]/D (dff_sg)           0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][14]/CP (dff_sg)          0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6536/A (nand_x1_sg)                     0.01     775.35 f
  U6536/X (nand_x1_sg)                    54.05     829.40 r
  n5235 (net)                    1         0.00     829.40 r
  U6535/B (nand_x1_sg)                     0.00     829.41 r
  U6535/X (nand_x1_sg)                    28.90     858.30 f
  n6903 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][0]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][0]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6496/A (nand_x1_sg)                     0.01     775.35 f
  U6496/X (nand_x1_sg)                    54.05     829.40 r
  n5335 (net)                    1         0.00     829.40 r
  U6495/B (nand_x1_sg)                     0.00     829.41 r
  U6495/X (nand_x1_sg)                    28.90     858.30 f
  n6936 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][1]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][1]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6456/A (nand_x1_sg)                     0.01     775.35 f
  U6456/X (nand_x1_sg)                    54.05     829.40 r
  n5331 (net)                    1         0.00     829.40 r
  U6455/B (nand_x1_sg)                     0.00     829.41 r
  U6455/X (nand_x1_sg)                    28.90     858.30 f
  n6934 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][2]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][2]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6416/A (nand_x1_sg)                     0.01     775.35 f
  U6416/X (nand_x1_sg)                    54.05     829.40 r
  n5319 (net)                    1         0.00     829.40 r
  U6415/B (nand_x1_sg)                     0.00     829.41 r
  U6415/X (nand_x1_sg)                    28.90     858.30 f
  n6928 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][3]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][3]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6376/A (nand_x1_sg)                     0.01     775.35 f
  U6376/X (nand_x1_sg)                    54.05     829.40 r
  n5341 (net)                    1         0.00     829.40 r
  U6375/B (nand_x1_sg)                     0.00     829.41 r
  U6375/X (nand_x1_sg)                    28.90     858.30 f
  n6939 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][4]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][4]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6336/A (nand_x1_sg)                     0.01     775.35 f
  U6336/X (nand_x1_sg)                    54.05     829.40 r
  n5325 (net)                    1         0.00     829.40 r
  U6335/B (nand_x1_sg)                     0.00     829.41 r
  U6335/X (nand_x1_sg)                    28.90     858.30 f
  n6931 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][5]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][5]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6296/A (nand_x1_sg)                     0.01     775.35 f
  U6296/X (nand_x1_sg)                    54.05     829.40 r
  n5347 (net)                    1         0.00     829.40 r
  U6295/B (nand_x1_sg)                     0.00     829.41 r
  U6295/X (nand_x1_sg)                    28.90     858.30 f
  n6942 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][6]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][6]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6256/A (nand_x1_sg)                     0.01     775.35 f
  U6256/X (nand_x1_sg)                    54.05     829.40 r
  n5327 (net)                    1         0.00     829.40 r
  U6255/B (nand_x1_sg)                     0.00     829.41 r
  U6255/X (nand_x1_sg)                    28.90     858.30 f
  n6932 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][7]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][7]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6216/A (nand_x1_sg)                     0.01     775.35 f
  U6216/X (nand_x1_sg)                    54.05     829.40 r
  n5343 (net)                    1         0.00     829.40 r
  U6215/B (nand_x1_sg)                     0.00     829.41 r
  U6215/X (nand_x1_sg)                    28.90     858.30 f
  n6940 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][8]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][8]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6176/A (nand_x1_sg)                     0.01     775.35 f
  U6176/X (nand_x1_sg)                    54.05     829.40 r
  n5345 (net)                    1         0.00     829.40 r
  U6175/B (nand_x1_sg)                     0.00     829.41 r
  U6175/X (nand_x1_sg)                    28.90     858.30 f
  n6941 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][9]/D (dff_sg)            0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][9]/CP (dff_sg)           0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6136/A (nand_x1_sg)                     0.01     775.35 f
  U6136/X (nand_x1_sg)                    54.05     829.40 r
  n5321 (net)                    1         0.00     829.40 r
  U6135/B (nand_x1_sg)                     0.00     829.41 r
  U6135/X (nand_x1_sg)                    28.90     858.30 f
  n6929 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][10]/D (dff_sg)           0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][10]/CP (dff_sg)          0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: buff_mem_reg[7][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  U6920/A (nor_x2_sg)                      0.00      75.87 f
  U6920/X (nor_x2_sg)                     13.91      89.78 r
  n6019 (net)                    1         0.00      89.78 r
  U7860/A (nor_x1_sg)                      0.00      89.78 r
  U7860/X (nor_x1_sg)                     16.55     106.33 f
  n6017 (net)                    1         0.00     106.33 f
  U7858/A (nand_x4_sg)                     0.00     106.34 f
  U7858/X (nand_x4_sg)                    26.70     133.04 r
  n5850 (net)                    2         0.00     133.04 r
  U5630/A (inv_x4_sg)                      0.00     133.04 r
  U5630/X (inv_x4_sg)                     16.29     149.32 f
  n8261 (net)                    2         0.00     149.32 f
  U5602/A (inv_x4_sg)                      0.00     149.32 f
  U5602/X (inv_x4_sg)                     14.84     164.17 r
  n8260 (net)                    1         0.00     164.17 r
  U8619/A (inv_x8_sg)                      0.00     164.17 r
  U8619/X (inv_x8_sg)                    228.63     392.80 f
  n8259 (net)                   28         0.00     392.80 f
  U4499/A (nand_x8_sg)                     0.02     392.82 f
  U4499/X (nand_x8_sg)                    91.51     484.33 r
  n5464 (net)                    4         0.00     484.33 r
  U7857/B (nor_x1_sg)                      0.00     484.34 r
  U7857/X (nor_x1_sg)                     29.52     513.86 f
  n5463 (net)                    1         0.00     513.86 f
  U6911/A (nand_x2_sg)                     0.00     513.86 f
  U6911/X (nand_x2_sg)                    27.10     540.96 r
  n5462 (net)                    1         0.00     540.96 r
  U3664/A (nand_x8_sg)                     0.00     540.96 r
  U3664/X (nand_x8_sg)                    56.17     597.13 f
  n5351 (net)                   12         0.00     597.13 f
  U8614/B (nand_x8_sg)                     0.01     597.13 f
  U8614/X (nand_x8_sg)                    38.08     635.21 r
  n8254 (net)                    8         0.00     635.21 r
  U8526/A (inv_x8_sg)                      0.00     635.21 r
  U8526/X (inv_x8_sg)                    140.12     775.34 f
  n8151 (net)                   20         0.00     775.34 f
  U6096/A (nand_x1_sg)                     0.01     775.35 f
  U6096/X (nand_x1_sg)                    54.05     829.40 r
  n5298 (net)                    1         0.00     829.40 r
  U6095/B (nand_x1_sg)                     0.00     829.41 r
  U6095/X (nand_x1_sg)                    28.90     858.30 f
  n6918 (net)                    1         0.00     858.30 f
  buff_mem_reg[7][11]/D (dff_sg)           0.00     858.30 f
  data arrival time                                 858.30

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  buff_mem_reg[7][11]/CP (dff_sg)          0.00    1379.00 r
  library setup time                       5.58    1384.58
  data required time                               1384.58
  -----------------------------------------------------------
  data required time                               1384.58
  data arrival time                                -858.30
  -----------------------------------------------------------
  slack (MET)                                       526.27


  Startpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: empty (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  empty_reg/CP (dff_sg)                    0.00       0.00 r
  empty_reg/Q (dff_sg)                    11.68      11.68 f
  n8262 (net)                    1         0.00      11.68 f
  U5637/A (inv_x1_sg)                      0.00      11.68 f
  U5637/X (inv_x1_sg)                     16.84      28.51 r
  n7266 (net)                    1         0.00      28.51 r
  U5638/A (inv_x2_sg)                      0.00      28.51 r
  U5638/X (inv_x2_sg)                     14.62      43.14 f
  n7267 (net)                    1         0.00      43.14 f
  U7495/A (inv_x4_sg)                      0.00      43.14 f
  U7495/X (inv_x4_sg)                     14.25      57.39 r
  n8103 (net)                    1         0.00      57.39 r
  U7496/A (inv_x8_sg)                      0.00      57.39 r
  U7496/X (inv_x8_sg)                     18.48      75.87 f
  empty (net)                    4         0.00      75.87 f
  empty (out)                              0.00      75.87 f
  data arrival time                                  75.87

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -75.87
  -----------------------------------------------------------
  slack (MET)                                      1353.13


  Startpoint: full_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: full (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  full_reg/CP (dff_sg)                     0.00       0.00 r
  full_reg/Q (dff_sg)                     13.90      13.90 f
  n8263 (net)                    1         0.00      13.90 f
  U7095/A (inv_x2_sg)                      0.00      13.90 f
  U7095/X (inv_x2_sg)                     15.44      29.34 r
  n8101 (net)                    1         0.00      29.34 r
  U7494/A (inv_x4_sg)                      0.00      29.34 r
  U7494/X (inv_x4_sg)                     14.40      43.75 f
  full (net)                     3         0.00      43.75 f
  full (out)                               0.00      43.75 f
  data arrival time                                  43.75

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.75
  -----------------------------------------------------------
  slack (MET)                                      1385.25


  Startpoint: data_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[12]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[12]/CP (dff_sg)             0.00       0.00 r
  data_out_reg[12]/Q (dff_sg)              9.82       9.82 f
  data_out[12] (net)             1         0.00       9.82 f
  data_out[12] (out)                       0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[11]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[11]/CP (dff_sg)             0.00       0.00 r
  data_out_reg[11]/Q (dff_sg)              9.82       9.82 f
  data_out[11] (net)             1         0.00       9.82 f
  data_out[11] (out)                       0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[10]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[10]/CP (dff_sg)             0.00       0.00 r
  data_out_reg[10]/Q (dff_sg)              9.82       9.82 f
  data_out[10] (net)             1         0.00       9.82 f
  data_out[10] (out)                       0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[9]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[9]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[9]/Q (dff_sg)               9.82       9.82 f
  data_out[9] (net)              1         0.00       9.82 f
  data_out[9] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[8]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[8]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[8]/Q (dff_sg)               9.82       9.82 f
  data_out[8] (net)              1         0.00       9.82 f
  data_out[8] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[7]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[7]/Q (dff_sg)               9.82       9.82 f
  data_out[7] (net)              1         0.00       9.82 f
  data_out[7] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[6]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[6]/Q (dff_sg)               9.82       9.82 f
  data_out[6] (net)              1         0.00       9.82 f
  data_out[6] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[5]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[5]/Q (dff_sg)               9.82       9.82 f
  data_out[5] (net)              1         0.00       9.82 f
  data_out[5] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[4]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[4]/Q (dff_sg)               9.82       9.82 f
  data_out[4] (net)              1         0.00       9.82 f
  data_out[4] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[3]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[3]/Q (dff_sg)               9.82       9.82 f
  data_out[3] (net)              1         0.00       9.82 f
  data_out[3] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[2]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[2]/Q (dff_sg)               9.82       9.82 f
  data_out[2] (net)              1         0.00       9.82 f
  data_out[2] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[1]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[1]/Q (dff_sg)               9.82       9.82 f
  data_out[1] (net)              1         0.00       9.82 f
  data_out[1] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


  Startpoint: data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo               1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  data_out_reg[0]/CP (dff_sg)              0.00       0.00 r
  data_out_reg[0]/Q (dff_sg)               9.82       9.82 f
  data_out[0] (net)              1         0.00       9.82 f
  data_out[0] (out)                        0.00       9.82 f
  data arrival time                                   9.82

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                  -9.82
  -----------------------------------------------------------
  slack (MET)                                      1419.18


1
 
****************************************
Report : clock_skew
Design : fifo
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:21:25 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -     50.00     50.00
1
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : fifo
Version: I-2013.12-SP4
Date   : Tue Dec 11 13:21:25 2018
****************************************


Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
fifo                   1K                sg_338K


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
