Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne20.ecn.purdue.edu, pid 6459
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/ns_l_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/ns_l_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a1196630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a119d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11b06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11b86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a114a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a115d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a116f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a111b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a112e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a11366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10c86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10ee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a109b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10b76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a103f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a105b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a106c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10766a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a100a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a101b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a102d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a10366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fbf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fc86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fd16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fda6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fe36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0ff66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0f7f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0f886a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0f916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0f9a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fa36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fb56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0fbd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0f466a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f40a0f4f6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f5a390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f5add8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f63860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f6b2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f6bd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f727b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f7d240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f7dc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f06710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f0f198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f0fbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f16668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f200f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f20b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f295c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f33048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f33a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f3c518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0f3cf60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ec69e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ecd470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ecdeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ed6940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ee03c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ee0e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ee7898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ef2320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ef2d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0efb7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e84278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e84cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e8c748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e961d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e96c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e9f6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ea8128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ea8b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0eb15f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0eba080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0ebaac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e43550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e43f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e4ea20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e564a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e56ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e5d978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e67400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e67e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e718d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e78358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e78da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e01828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e0a2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e0acf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e14780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e1d208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e1dc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e256d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a1edd080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a1eddb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0e355c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0dbf048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0dbfa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f40a0dc8518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0dc8e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0dcf0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0dcf2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0dcf518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0dcf748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0dcf978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0dcfba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0dcfdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0ddc048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0ddc278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0ddc4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0ddc6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0ddc908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0ddcb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0ddcd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f40a0ddcf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f40a0d8eeb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f40a0d97518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52165406473000 because a thread reached the max instruction count
