;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_1_Bypass */
ADC_1_Bypass__0__DR EQU CYREG_GPIO_PRT2_DR
ADC_1_Bypass__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_1_Bypass__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_1_Bypass__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_1_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_1_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_1_Bypass__0__HSIOM_SHIFT EQU 28
ADC_1_Bypass__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_1_Bypass__0__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_1_Bypass__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_1_Bypass__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_1_Bypass__0__MASK EQU 0x80
ADC_1_Bypass__0__PC EQU CYREG_GPIO_PRT2_PC
ADC_1_Bypass__0__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_1_Bypass__0__PORT EQU 2
ADC_1_Bypass__0__PS EQU CYREG_GPIO_PRT2_PS
ADC_1_Bypass__0__SHIFT EQU 7
ADC_1_Bypass__DR EQU CYREG_GPIO_PRT2_DR
ADC_1_Bypass__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_1_Bypass__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_1_Bypass__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_1_Bypass__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_1_Bypass__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_1_Bypass__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_1_Bypass__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_1_Bypass__MASK EQU 0x80
ADC_1_Bypass__PC EQU CYREG_GPIO_PRT2_PC
ADC_1_Bypass__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_1_Bypass__PORT EQU 2
ADC_1_Bypass__PS EQU CYREG_GPIO_PRT2_PS
ADC_1_Bypass__SHIFT EQU 7

/* ADC_1_cy_psoc4_sar_1 */
ADC_1_cy_psoc4_sar_1__CLOCK_DIV_ID EQU 0x00000044
ADC_1_cy_psoc4_sar_1__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_1_cy_psoc4_sar_1__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE EQU CYREG_SAR_CHAN_RESULT_NEWVALUE
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED EQU CYREG_SAR_CHAN_RESULT_UPDATED
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE EQU CYREG_SAR_CHAN_WORK_NEWVALUE
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED EQU CYREG_SAR_CHAN_WORK_UPDATED
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_1_cy_psoc4_sar_1__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_1_cy_psoc4_sar_1__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_1_cy_psoc4_sar_1__SAR_INTR EQU CYREG_SAR_INTR
ADC_1_cy_psoc4_sar_1__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_1_cy_psoc4_sar_1__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_1_cy_psoc4_sar_1__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_1_cy_psoc4_sar_1__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_1_cy_psoc4_sar_1__SAR_NUMBER EQU 0
ADC_1_cy_psoc4_sar_1__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_1_cy_psoc4_sar_1__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_1_cy_psoc4_sar_1__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_1_cy_psoc4_sar_1__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_1_cy_psoc4_sar_1__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_1_cy_psoc4_sar_1__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_1_cy_psoc4_sarmux_1 */
ADC_1_cy_psoc4_sarmux_1__CH_0_PIN EQU 5
ADC_1_cy_psoc4_sarmux_1__CH_0_PORT EQU 0
ADC_1_cy_psoc4_sarmux_1__CH_1_PIN EQU 7
ADC_1_cy_psoc4_sarmux_1__CH_1_PORT EQU 0
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_NEWVALUE EQU CYREG_SAR_CHAN_RESULT_NEWVALUE
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_UPDATED EQU CYREG_SAR_CHAN_RESULT_UPDATED
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK_NEWVALUE EQU CYREG_SAR_CHAN_WORK_NEWVALUE
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK_UPDATED EQU CYREG_SAR_CHAN_WORK_UPDATED
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_1_cy_psoc4_sarmux_1__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_1_cy_psoc4_sarmux_1__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_1_cy_psoc4_sarmux_1__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_1_cy_psoc4_sarmux_1__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_1_cy_psoc4_sarmux_1__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_1_cy_psoc4_sarmux_1__VNEG0 EQU 0

/* ADC_1_intSarClock */
ADC_1_intSarClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
ADC_1_intSarClock__DIV_ID EQU 0x00000044
ADC_1_intSarClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
ADC_1_intSarClock__PA_DIV_ID EQU 0x000000FF

/* ADC_1_intUabClock */
ADC_1_intUabClock__DIV_ID EQU 0x00000040
ADC_1_intUabClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_1_intUabClock__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
ADC_1_IRQ__INTC_MASK EQU 0x8000
ADC_1_IRQ__INTC_NUMBER EQU 15
ADC_1_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR3
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
CPU_ANA_IN1__0__DR EQU CYREG_GPIO_PRT3_DR
CPU_ANA_IN1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CPU_ANA_IN1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CPU_ANA_IN1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CPU_ANA_IN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CPU_ANA_IN1__0__HSIOM_MASK EQU 0x00F00000
CPU_ANA_IN1__0__HSIOM_SHIFT EQU 20
CPU_ANA_IN1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_ANA_IN1__0__INTR EQU CYREG_GPIO_PRT3_INTR
CPU_ANA_IN1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_ANA_IN1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CPU_ANA_IN1__0__MASK EQU 0x20
CPU_ANA_IN1__0__PC EQU CYREG_GPIO_PRT3_PC
CPU_ANA_IN1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
CPU_ANA_IN1__0__PORT EQU 3
CPU_ANA_IN1__0__PS EQU CYREG_GPIO_PRT3_PS
CPU_ANA_IN1__0__SHIFT EQU 5
CPU_ANA_IN1__DR EQU CYREG_GPIO_PRT3_DR
CPU_ANA_IN1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CPU_ANA_IN1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CPU_ANA_IN1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CPU_ANA_IN1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_ANA_IN1__INTR EQU CYREG_GPIO_PRT3_INTR
CPU_ANA_IN1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_ANA_IN1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CPU_ANA_IN1__MASK EQU 0x20
CPU_ANA_IN1__PC EQU CYREG_GPIO_PRT3_PC
CPU_ANA_IN1__PC2 EQU CYREG_GPIO_PRT3_PC2
CPU_ANA_IN1__PORT EQU 3
CPU_ANA_IN1__PS EQU CYREG_GPIO_PRT3_PS
CPU_ANA_IN1__SHIFT EQU 5
CPU_ANA_IN2__0__DR EQU CYREG_GPIO_PRT3_DR
CPU_ANA_IN2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CPU_ANA_IN2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CPU_ANA_IN2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CPU_ANA_IN2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CPU_ANA_IN2__0__HSIOM_MASK EQU 0xF0000000
CPU_ANA_IN2__0__HSIOM_SHIFT EQU 28
CPU_ANA_IN2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_ANA_IN2__0__INTR EQU CYREG_GPIO_PRT3_INTR
CPU_ANA_IN2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_ANA_IN2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CPU_ANA_IN2__0__MASK EQU 0x80
CPU_ANA_IN2__0__PC EQU CYREG_GPIO_PRT3_PC
CPU_ANA_IN2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
CPU_ANA_IN2__0__PORT EQU 3
CPU_ANA_IN2__0__PS EQU CYREG_GPIO_PRT3_PS
CPU_ANA_IN2__0__SHIFT EQU 7
CPU_ANA_IN2__DR EQU CYREG_GPIO_PRT3_DR
CPU_ANA_IN2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CPU_ANA_IN2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CPU_ANA_IN2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CPU_ANA_IN2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_ANA_IN2__INTR EQU CYREG_GPIO_PRT3_INTR
CPU_ANA_IN2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_ANA_IN2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CPU_ANA_IN2__MASK EQU 0x80
CPU_ANA_IN2__PC EQU CYREG_GPIO_PRT3_PC
CPU_ANA_IN2__PC2 EQU CYREG_GPIO_PRT3_PC2
CPU_ANA_IN2__PORT EQU 3
CPU_ANA_IN2__PS EQU CYREG_GPIO_PRT3_PS
CPU_ANA_IN2__SHIFT EQU 7
CPU_ANA_OUT1__0__DR EQU CYREG_GPIO_PRT1_DR
CPU_ANA_OUT1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CPU_ANA_OUT1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CPU_ANA_OUT1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CPU_ANA_OUT1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CPU_ANA_OUT1__0__HSIOM_MASK EQU 0x0000F000
CPU_ANA_OUT1__0__HSIOM_SHIFT EQU 12
CPU_ANA_OUT1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_ANA_OUT1__0__INTR EQU CYREG_GPIO_PRT1_INTR
CPU_ANA_OUT1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_ANA_OUT1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CPU_ANA_OUT1__0__MASK EQU 0x08
CPU_ANA_OUT1__0__PC EQU CYREG_GPIO_PRT1_PC
CPU_ANA_OUT1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CPU_ANA_OUT1__0__PORT EQU 1
CPU_ANA_OUT1__0__PS EQU CYREG_GPIO_PRT1_PS
CPU_ANA_OUT1__0__SHIFT EQU 3
CPU_ANA_OUT1__DR EQU CYREG_GPIO_PRT1_DR
CPU_ANA_OUT1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CPU_ANA_OUT1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CPU_ANA_OUT1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CPU_ANA_OUT1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_ANA_OUT1__INTR EQU CYREG_GPIO_PRT1_INTR
CPU_ANA_OUT1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_ANA_OUT1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CPU_ANA_OUT1__MASK EQU 0x08
CPU_ANA_OUT1__PC EQU CYREG_GPIO_PRT1_PC
CPU_ANA_OUT1__PC2 EQU CYREG_GPIO_PRT1_PC2
CPU_ANA_OUT1__PORT EQU 1
CPU_ANA_OUT1__PS EQU CYREG_GPIO_PRT1_PS
CPU_ANA_OUT1__SHIFT EQU 3
CPU_ANA_OUT2__0__DR EQU CYREG_GPIO_PRT2_DR
CPU_ANA_OUT2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CPU_ANA_OUT2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CPU_ANA_OUT2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CPU_ANA_OUT2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CPU_ANA_OUT2__0__HSIOM_MASK EQU 0x00000F00
CPU_ANA_OUT2__0__HSIOM_SHIFT EQU 8
CPU_ANA_OUT2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CPU_ANA_OUT2__0__INTR EQU CYREG_GPIO_PRT2_INTR
CPU_ANA_OUT2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CPU_ANA_OUT2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CPU_ANA_OUT2__0__MASK EQU 0x04
CPU_ANA_OUT2__0__PC EQU CYREG_GPIO_PRT2_PC
CPU_ANA_OUT2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CPU_ANA_OUT2__0__PORT EQU 2
CPU_ANA_OUT2__0__PS EQU CYREG_GPIO_PRT2_PS
CPU_ANA_OUT2__0__SHIFT EQU 2
CPU_ANA_OUT2__DR EQU CYREG_GPIO_PRT2_DR
CPU_ANA_OUT2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CPU_ANA_OUT2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CPU_ANA_OUT2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CPU_ANA_OUT2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CPU_ANA_OUT2__INTR EQU CYREG_GPIO_PRT2_INTR
CPU_ANA_OUT2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CPU_ANA_OUT2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CPU_ANA_OUT2__MASK EQU 0x04
CPU_ANA_OUT2__PC EQU CYREG_GPIO_PRT2_PC
CPU_ANA_OUT2__PC2 EQU CYREG_GPIO_PRT2_PC2
CPU_ANA_OUT2__PORT EQU 2
CPU_ANA_OUT2__PS EQU CYREG_GPIO_PRT2_PS
CPU_ANA_OUT2__SHIFT EQU 2
CPU_FREQ_IN1__0__DR EQU CYREG_GPIO_PRT3_DR
CPU_FREQ_IN1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CPU_FREQ_IN1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CPU_FREQ_IN1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CPU_FREQ_IN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CPU_FREQ_IN1__0__HSIOM_MASK EQU 0x0F000000
CPU_FREQ_IN1__0__HSIOM_SHIFT EQU 24
CPU_FREQ_IN1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_FREQ_IN1__0__INTR EQU CYREG_GPIO_PRT3_INTR
CPU_FREQ_IN1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_FREQ_IN1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CPU_FREQ_IN1__0__MASK EQU 0x40
CPU_FREQ_IN1__0__PC EQU CYREG_GPIO_PRT3_PC
CPU_FREQ_IN1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
CPU_FREQ_IN1__0__PORT EQU 3
CPU_FREQ_IN1__0__PS EQU CYREG_GPIO_PRT3_PS
CPU_FREQ_IN1__0__SHIFT EQU 6
CPU_FREQ_IN1__DR EQU CYREG_GPIO_PRT3_DR
CPU_FREQ_IN1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CPU_FREQ_IN1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CPU_FREQ_IN1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CPU_FREQ_IN1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_FREQ_IN1__INTR EQU CYREG_GPIO_PRT3_INTR
CPU_FREQ_IN1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_FREQ_IN1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CPU_FREQ_IN1__MASK EQU 0x40
CPU_FREQ_IN1__PC EQU CYREG_GPIO_PRT3_PC
CPU_FREQ_IN1__PC2 EQU CYREG_GPIO_PRT3_PC2
CPU_FREQ_IN1__PORT EQU 3
CPU_FREQ_IN1__PS EQU CYREG_GPIO_PRT3_PS
CPU_FREQ_IN1__SHIFT EQU 6
CPU_FREQ_IN2__0__DR EQU CYREG_GPIO_PRT3_DR
CPU_FREQ_IN2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CPU_FREQ_IN2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CPU_FREQ_IN2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CPU_FREQ_IN2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CPU_FREQ_IN2__0__HSIOM_MASK EQU 0x000F0000
CPU_FREQ_IN2__0__HSIOM_SHIFT EQU 16
CPU_FREQ_IN2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_FREQ_IN2__0__INTR EQU CYREG_GPIO_PRT3_INTR
CPU_FREQ_IN2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_FREQ_IN2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CPU_FREQ_IN2__0__MASK EQU 0x10
CPU_FREQ_IN2__0__PC EQU CYREG_GPIO_PRT3_PC
CPU_FREQ_IN2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
CPU_FREQ_IN2__0__PORT EQU 3
CPU_FREQ_IN2__0__PS EQU CYREG_GPIO_PRT3_PS
CPU_FREQ_IN2__0__SHIFT EQU 4
CPU_FREQ_IN2__DR EQU CYREG_GPIO_PRT3_DR
CPU_FREQ_IN2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CPU_FREQ_IN2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CPU_FREQ_IN2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CPU_FREQ_IN2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_FREQ_IN2__INTR EQU CYREG_GPIO_PRT3_INTR
CPU_FREQ_IN2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CPU_FREQ_IN2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CPU_FREQ_IN2__MASK EQU 0x10
CPU_FREQ_IN2__PC EQU CYREG_GPIO_PRT3_PC
CPU_FREQ_IN2__PC2 EQU CYREG_GPIO_PRT3_PC2
CPU_FREQ_IN2__PORT EQU 3
CPU_FREQ_IN2__PS EQU CYREG_GPIO_PRT3_PS
CPU_FREQ_IN2__SHIFT EQU 4
CPU_FREQ_OUT1__0__DR EQU CYREG_GPIO_PRT1_DR
CPU_FREQ_OUT1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CPU_FREQ_OUT1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CPU_FREQ_OUT1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CPU_FREQ_OUT1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CPU_FREQ_OUT1__0__HSIOM_MASK EQU 0x0F000000
CPU_FREQ_OUT1__0__HSIOM_SHIFT EQU 24
CPU_FREQ_OUT1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_FREQ_OUT1__0__INTR EQU CYREG_GPIO_PRT1_INTR
CPU_FREQ_OUT1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_FREQ_OUT1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CPU_FREQ_OUT1__0__MASK EQU 0x40
CPU_FREQ_OUT1__0__PC EQU CYREG_GPIO_PRT1_PC
CPU_FREQ_OUT1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CPU_FREQ_OUT1__0__PORT EQU 1
CPU_FREQ_OUT1__0__PS EQU CYREG_GPIO_PRT1_PS
CPU_FREQ_OUT1__0__SHIFT EQU 6
CPU_FREQ_OUT1__DR EQU CYREG_GPIO_PRT1_DR
CPU_FREQ_OUT1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CPU_FREQ_OUT1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CPU_FREQ_OUT1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CPU_FREQ_OUT1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_FREQ_OUT1__INTR EQU CYREG_GPIO_PRT1_INTR
CPU_FREQ_OUT1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_FREQ_OUT1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CPU_FREQ_OUT1__MASK EQU 0x40
CPU_FREQ_OUT1__PC EQU CYREG_GPIO_PRT1_PC
CPU_FREQ_OUT1__PC2 EQU CYREG_GPIO_PRT1_PC2
CPU_FREQ_OUT1__PORT EQU 1
CPU_FREQ_OUT1__PS EQU CYREG_GPIO_PRT1_PS
CPU_FREQ_OUT1__SHIFT EQU 6
CPU_FREQ_OUT2__0__DR EQU CYREG_GPIO_PRT1_DR
CPU_FREQ_OUT2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CPU_FREQ_OUT2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CPU_FREQ_OUT2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CPU_FREQ_OUT2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CPU_FREQ_OUT2__0__HSIOM_MASK EQU 0x00000F00
CPU_FREQ_OUT2__0__HSIOM_SHIFT EQU 8
CPU_FREQ_OUT2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_FREQ_OUT2__0__INTR EQU CYREG_GPIO_PRT1_INTR
CPU_FREQ_OUT2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_FREQ_OUT2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CPU_FREQ_OUT2__0__MASK EQU 0x04
CPU_FREQ_OUT2__0__PC EQU CYREG_GPIO_PRT1_PC
CPU_FREQ_OUT2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CPU_FREQ_OUT2__0__PORT EQU 1
CPU_FREQ_OUT2__0__PS EQU CYREG_GPIO_PRT1_PS
CPU_FREQ_OUT2__0__SHIFT EQU 2
CPU_FREQ_OUT2__DR EQU CYREG_GPIO_PRT1_DR
CPU_FREQ_OUT2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CPU_FREQ_OUT2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CPU_FREQ_OUT2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CPU_FREQ_OUT2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_FREQ_OUT2__INTR EQU CYREG_GPIO_PRT1_INTR
CPU_FREQ_OUT2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CPU_FREQ_OUT2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CPU_FREQ_OUT2__MASK EQU 0x04
CPU_FREQ_OUT2__PC EQU CYREG_GPIO_PRT1_PC
CPU_FREQ_OUT2__PC2 EQU CYREG_GPIO_PRT1_PC2
CPU_FREQ_OUT2__PORT EQU 1
CPU_FREQ_OUT2__PS EQU CYREG_GPIO_PRT1_PS
CPU_FREQ_OUT2__SHIFT EQU 2
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_1__DIV_ID EQU 0x00000043
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_1__PA_DIV_ID EQU 0x000000FF
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
Clock_2__DIV_ID EQU 0x00000042
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_2__PA_DIV_ID EQU 0x000000FF
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x100
I2C_SCB_IRQ__INTC_NUMBER EQU 8
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
I2C_SCBCLK__DIV_ID EQU 0x00000045
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_scl__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__0__PORT EQU 3
I2C_scl__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__PORT EQU 3
I2C_scl__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2
SPI_miso_s__0__DR EQU CYREG_GPIO_PRT0_DR
SPI_miso_s__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_miso_s__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_miso_s__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_miso_s__0__HSIOM_GPIO EQU 0
SPI_miso_s__0__HSIOM_I2C EQU 14
SPI_miso_s__0__HSIOM_I2C_SDA EQU 14
SPI_miso_s__0__HSIOM_MASK EQU 0x00F00000
SPI_miso_s__0__HSIOM_SHIFT EQU 20
SPI_miso_s__0__HSIOM_SPI EQU 15
SPI_miso_s__0__HSIOM_SPI_MISO EQU 15
SPI_miso_s__0__HSIOM_UART EQU 9
SPI_miso_s__0__HSIOM_UART_TX EQU 9
SPI_miso_s__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_miso_s__0__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_miso_s__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_miso_s__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_miso_s__0__MASK EQU 0x20
SPI_miso_s__0__PC EQU CYREG_GPIO_PRT0_PC
SPI_miso_s__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_miso_s__0__PORT EQU 0
SPI_miso_s__0__PS EQU CYREG_GPIO_PRT0_PS
SPI_miso_s__0__SHIFT EQU 5
SPI_miso_s__DR EQU CYREG_GPIO_PRT0_DR
SPI_miso_s__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_miso_s__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_miso_s__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_miso_s__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_miso_s__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_miso_s__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_miso_s__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_miso_s__MASK EQU 0x20
SPI_miso_s__PC EQU CYREG_GPIO_PRT0_PC
SPI_miso_s__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_miso_s__PORT EQU 0
SPI_miso_s__PS EQU CYREG_GPIO_PRT0_PS
SPI_miso_s__SHIFT EQU 5
SPI_mosi_s__0__DR EQU CYREG_GPIO_PRT0_DR
SPI_mosi_s__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_mosi_s__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_mosi_s__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_mosi_s__0__HSIOM_GPIO EQU 0
SPI_mosi_s__0__HSIOM_I2C EQU 14
SPI_mosi_s__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_s__0__HSIOM_MASK EQU 0x000F0000
SPI_mosi_s__0__HSIOM_SHIFT EQU 16
SPI_mosi_s__0__HSIOM_SPI EQU 15
SPI_mosi_s__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_s__0__HSIOM_UART EQU 9
SPI_mosi_s__0__HSIOM_UART_RX EQU 9
SPI_mosi_s__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_mosi_s__0__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_mosi_s__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_mosi_s__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_mosi_s__0__MASK EQU 0x10
SPI_mosi_s__0__PC EQU CYREG_GPIO_PRT0_PC
SPI_mosi_s__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_mosi_s__0__PORT EQU 0
SPI_mosi_s__0__PS EQU CYREG_GPIO_PRT0_PS
SPI_mosi_s__0__SHIFT EQU 4
SPI_mosi_s__DR EQU CYREG_GPIO_PRT0_DR
SPI_mosi_s__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_mosi_s__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_mosi_s__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_mosi_s__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_mosi_s__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_mosi_s__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_mosi_s__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_mosi_s__MASK EQU 0x10
SPI_mosi_s__PC EQU CYREG_GPIO_PRT0_PC
SPI_mosi_s__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_mosi_s__PORT EQU 0
SPI_mosi_s__PS EQU CYREG_GPIO_PRT0_PS
SPI_mosi_s__SHIFT EQU 4
SPI_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
SPI_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
SPI_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
SPI_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
SPI_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
SPI_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
SPI_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
SPI_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
SPI_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
SPI_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
SPI_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
SPI_SCBCLK__DIV_ID EQU 0x00000041
SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_sclk_s__0__DR EQU CYREG_GPIO_PRT0_DR
SPI_sclk_s__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_sclk_s__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_sclk_s__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_sclk_s__0__HSIOM_GPIO EQU 0
SPI_sclk_s__0__HSIOM_MASK EQU 0x0F000000
SPI_sclk_s__0__HSIOM_SHIFT EQU 24
SPI_sclk_s__0__HSIOM_SPI EQU 15
SPI_sclk_s__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_s__0__HSIOM_UART EQU 9
SPI_sclk_s__0__HSIOM_UART_CTS EQU 9
SPI_sclk_s__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_sclk_s__0__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_sclk_s__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_sclk_s__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_sclk_s__0__MASK EQU 0x40
SPI_sclk_s__0__PC EQU CYREG_GPIO_PRT0_PC
SPI_sclk_s__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_sclk_s__0__PORT EQU 0
SPI_sclk_s__0__PS EQU CYREG_GPIO_PRT0_PS
SPI_sclk_s__0__SHIFT EQU 6
SPI_sclk_s__DR EQU CYREG_GPIO_PRT0_DR
SPI_sclk_s__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_sclk_s__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_sclk_s__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_sclk_s__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_sclk_s__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_sclk_s__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_sclk_s__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_sclk_s__MASK EQU 0x40
SPI_sclk_s__PC EQU CYREG_GPIO_PRT0_PC
SPI_sclk_s__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_sclk_s__PORT EQU 0
SPI_sclk_s__PS EQU CYREG_GPIO_PRT0_PS
SPI_sclk_s__SHIFT EQU 6
SPI_ss_s__0__DR EQU CYREG_GPIO_PRT0_DR
SPI_ss_s__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_ss_s__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_ss_s__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_ss_s__0__HSIOM_GPIO EQU 0
SPI_ss_s__0__HSIOM_MASK EQU 0xF0000000
SPI_ss_s__0__HSIOM_SHIFT EQU 28
SPI_ss_s__0__HSIOM_SPI EQU 15
SPI_ss_s__0__HSIOM_SPI_SELECT0 EQU 15
SPI_ss_s__0__HSIOM_UART EQU 9
SPI_ss_s__0__HSIOM_UART_RTS EQU 9
SPI_ss_s__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_ss_s__0__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_ss_s__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_ss_s__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_ss_s__0__MASK EQU 0x80
SPI_ss_s__0__PC EQU CYREG_GPIO_PRT0_PC
SPI_ss_s__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_ss_s__0__PORT EQU 0
SPI_ss_s__0__PS EQU CYREG_GPIO_PRT0_PS
SPI_ss_s__0__SHIFT EQU 7
SPI_ss_s__DR EQU CYREG_GPIO_PRT0_DR
SPI_ss_s__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SPI_ss_s__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SPI_ss_s__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SPI_ss_s__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_ss_s__INTR EQU CYREG_GPIO_PRT0_INTR
SPI_ss_s__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SPI_ss_s__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SPI_ss_s__MASK EQU 0x80
SPI_ss_s__PC EQU CYREG_GPIO_PRT0_PC
SPI_ss_s__PC2 EQU CYREG_GPIO_PRT0_PC2
SPI_ss_s__PORT EQU 0
SPI_ss_s__PS EQU CYREG_GPIO_PRT0_PS
SPI_ss_s__SHIFT EQU 7
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2
Timer_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
Timer_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
Timer_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
Timer_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
Timer_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
Timer_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
Timer_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
Timer_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
Timer_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
Timer_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
Timer_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
Timer_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
Timer_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
Timer_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
Timer_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2
VDAC_1_internalClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL13
VDAC_1_internalClock__DIV_ID EQU 0x00000080
VDAC_1_internalClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_5_CTL0
VDAC_1_internalClock__FRAC_MASK EQU 0x000000F8
VDAC_1_internalClock__PA_DIV_ID EQU 0x000000FF
VDAC_1_OUTBUFFER_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB1_COMP_STAT
VDAC_1_OUTBUFFER_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
VDAC_1_OUTBUFFER_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB1_CTB_CTRL
VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR EQU CYREG_CTB1_INTR
VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB1_INTR_MASK
VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB1_INTR_MASKED
VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB1_INTR_SET
VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_SHIFT EQU 1
VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB1_OA1_COMP_TRIM
VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_NUMBER EQU 1
VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB1_OA1_OFFSET_TRIM
VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB1_OA_RES1_CTRL
VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_SW EQU CYREG_CTB1_OA1_SW
VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB1_OA1_SW_CLEAR
VDAC_1_UAB_halfuab__AGND_TIED EQU CYREG_UAB0_OA0_CTRL
VDAC_1_UAB_halfuab__AGND_TIED_SHIFT EQU 24
VDAC_1_UAB_halfuab__CAP_AB_VAL_NXT EQU CYREG_UAB0_CAP_AB0_VAL_NXT
VDAC_1_UAB_halfuab__CAP_ABCF_VAL EQU CYREG_UAB0_CAP_ABCF0_VAL
VDAC_1_UAB_halfuab__CAP_CF_VAL_NXT EQU CYREG_UAB0_CAP_CF0_VAL_NXT
VDAC_1_UAB_halfuab__CAP_CTRL EQU CYREG_UAB0_CAP_CTRL0
VDAC_1_UAB_halfuab__HALF_UAB_NUMBER EQU 0
VDAC_1_UAB_halfuab__INTR EQU CYREG_UAB0_INTR
VDAC_1_UAB_halfuab__INTR_COMP_MASK_SHIFT EQU 0
VDAC_1_UAB_halfuab__INTR_COMP_MASKED_SHIFT EQU 0
VDAC_1_UAB_halfuab__INTR_COMP_SET_SHIFT EQU 0
VDAC_1_UAB_halfuab__INTR_COMP_SHIFT EQU 0
VDAC_1_UAB_halfuab__INTR_MASK EQU CYREG_UAB0_INTR_MASK
VDAC_1_UAB_halfuab__INTR_MASKED EQU CYREG_UAB0_INTR_MASKED
VDAC_1_UAB_halfuab__INTR_SET EQU CYREG_UAB0_INTR_SET
VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT EQU 1
VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT EQU 1
VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_SET_SHIFT EQU 1
VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_SHIFT EQU 1
VDAC_1_UAB_halfuab__ISPAIRED EQU 0
VDAC_1_UAB_halfuab__MODBIT0_SEL EQU -1
VDAC_1_UAB_halfuab__MODBIT1_SEL EQU -1
VDAC_1_UAB_halfuab__OA_CTRL EQU CYREG_UAB0_OA0_CTRL
VDAC_1_UAB_halfuab__OA_TRIM EQU CYREG_UAB0_OA_TRIM0
VDAC_1_UAB_halfuab__POSITION EQU 0
VDAC_1_UAB_halfuab__REF_TIED EQU CYREG_UAB0_OA1_CTRL
VDAC_1_UAB_halfuab__REF_TIED_SHIFT EQU 24
VDAC_1_UAB_halfuab__SRAM_CTRL EQU CYREG_UAB0_SRAM0_CTRL
VDAC_1_UAB_halfuab__SRAM0 EQU CYREG_UAB0_SRAM00
VDAC_1_UAB_halfuab__SRAM1 EQU CYREG_UAB0_SRAM01
VDAC_1_UAB_halfuab__SRAM10 EQU CYREG_UAB0_SRAM010
VDAC_1_UAB_halfuab__SRAM11 EQU CYREG_UAB0_SRAM011
VDAC_1_UAB_halfuab__SRAM12 EQU CYREG_UAB0_SRAM012
VDAC_1_UAB_halfuab__SRAM13 EQU CYREG_UAB0_SRAM013
VDAC_1_UAB_halfuab__SRAM14 EQU CYREG_UAB0_SRAM014
VDAC_1_UAB_halfuab__SRAM15 EQU CYREG_UAB0_SRAM015
VDAC_1_UAB_halfuab__SRAM2 EQU CYREG_UAB0_SRAM02
VDAC_1_UAB_halfuab__SRAM3 EQU CYREG_UAB0_SRAM03
VDAC_1_UAB_halfuab__SRAM4 EQU CYREG_UAB0_SRAM04
VDAC_1_UAB_halfuab__SRAM5 EQU CYREG_UAB0_SRAM05
VDAC_1_UAB_halfuab__SRAM6 EQU CYREG_UAB0_SRAM06
VDAC_1_UAB_halfuab__SRAM7 EQU CYREG_UAB0_SRAM07
VDAC_1_UAB_halfuab__SRAM8 EQU CYREG_UAB0_SRAM08
VDAC_1_UAB_halfuab__SRAM9 EQU CYREG_UAB0_SRAM09
VDAC_1_UAB_halfuab__SRC_AGNDBUF EQU 5
VDAC_1_UAB_halfuab__SRC_REFBUF EQU 4
VDAC_1_UAB_halfuab__SRC_VIN0 EQU 0
VDAC_1_UAB_halfuab__SRC_VIN1 EQU 1
VDAC_1_UAB_halfuab__SRC_VIN2 EQU 2
VDAC_1_UAB_halfuab__SRC_VIN3 EQU 3
VDAC_1_UAB_halfuab__STARTUP_DELAY EQU CYREG_UAB0_STARTUP_DELAY0
VDAC_1_UAB_halfuab__STAT EQU CYREG_UAB0_STAT0
VDAC_1_UAB_halfuab__STRB_RST_SEL EQU -1
VDAC_1_UAB_halfuab__SUBSAMPLE_CTRL EQU CYREG_UAB0_SUBSAMPLE_CTRL0
VDAC_1_UAB_halfuab__SW_AA EQU CYREG_UAB0_SW_CA0_IN1
VDAC_1_UAB_halfuab__SW_AA_SHIFT EQU 0
VDAC_1_UAB_halfuab__SW_BB EQU CYREG_UAB0_SW_CB0_IN1
VDAC_1_UAB_halfuab__SW_BB_SHIFT EQU 0
VDAC_1_UAB_halfuab__SW_BOOST_CTRL EQU CYREG_UAB0_SW_BOOST_CTRL0
VDAC_1_UAB_halfuab__SW_CA_IN0 EQU CYREG_UAB0_SW_CA0_IN0
VDAC_1_UAB_halfuab__SW_CA_IN1 EQU CYREG_UAB0_SW_CA0_IN1
VDAC_1_UAB_halfuab__SW_CA_TOP EQU CYREG_UAB0_SW_CA0_TOP
VDAC_1_UAB_halfuab__SW_CB_IN0 EQU CYREG_UAB0_SW_CB0_IN0
VDAC_1_UAB_halfuab__SW_CB_IN1 EQU CYREG_UAB0_SW_CB0_IN1
VDAC_1_UAB_halfuab__SW_CB_TOP EQU CYREG_UAB0_SW_CB0_TOP
VDAC_1_UAB_halfuab__SW_CC EQU CYREG_UAB0_SW_CC0_IN1
VDAC_1_UAB_halfuab__SW_CC_IN0 EQU CYREG_UAB0_SW_CC0_IN0
VDAC_1_UAB_halfuab__SW_CC_IN1 EQU CYREG_UAB0_SW_CC0_IN1
VDAC_1_UAB_halfuab__SW_CC_SHIFT EQU 0
VDAC_1_UAB_halfuab__SW_CC_TOP EQU CYREG_UAB0_SW_CC0_TOP
VDAC_1_UAB_halfuab__SW_CF_BOT EQU CYREG_UAB0_SW_CF0_BOT
VDAC_1_UAB_halfuab__SW_MODBIT_SRC EQU CYREG_UAB0_SW_MODBIT_SRC0
VDAC_1_UAB_halfuab__SW_OTHER EQU CYREG_UAB0_SW_OTHER0
VDAC_1_UAB_halfuab__SW_STATIC EQU CYREG_UAB0_SW_STATIC0
VDAC_1_UAB_halfuab__TRIG_SEL EQU -1
VDAC_1_UAB_halfuab__UAB_CTRL EQU CYREG_UAB0_UAB_CTRL
VDAC_1_UAB_halfuab__UAB_NUMBER EQU 0
VDAC_1_UAB_halfuab__VAGND_SRC EQU VDAC_1_UAB_halfuab__SRC_AGNDBUF
VDAC_1_UAB_halfuab__VREF_SRC EQU VDAC_1_UAB_halfuab__SRC_REFBUF
VDAC_1_UAB_halfuab__X0 EQU -1
VDAC_1_UAB_halfuab__X1 EQU -1
VDAC_1_UAB_halfuab__X2 EQU -1
VDAC_1_UAB_halfuab__X3 EQU -1
VDAC_2_internalClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
VDAC_2_internalClock__DIV_ID EQU 0x00000046
VDAC_2_internalClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL6
VDAC_2_internalClock__PA_DIV_ID EQU 0x000000FF
VDAC_2_OUTBUFFER_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB0_COMP_STAT
VDAC_2_OUTBUFFER_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
VDAC_2_OUTBUFFER_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB0_CTB_CTRL
VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR EQU CYREG_CTB0_INTR
VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB0_INTR_MASK
VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB0_INTR_MASKED
VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB0_INTR_SET
VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_SHIFT EQU 0
VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB0_OA0_COMP_TRIM
VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_NUMBER EQU 0
VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB0_OA0_OFFSET_TRIM
VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB0_OA_RES0_CTRL
VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_SW EQU CYREG_CTB0_OA0_SW
VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB0_OA0_SW_CLEAR
VDAC_2_UAB_halfuab__AGND_TIED EQU CYREG_UAB0_OA0_CTRL
VDAC_2_UAB_halfuab__AGND_TIED_SHIFT EQU 24
VDAC_2_UAB_halfuab__CAP_AB_VAL_NXT EQU CYREG_UAB0_CAP_AB1_VAL_NXT
VDAC_2_UAB_halfuab__CAP_ABCF_VAL EQU CYREG_UAB0_CAP_ABCF1_VAL
VDAC_2_UAB_halfuab__CAP_CF_VAL_NXT EQU CYREG_UAB0_CAP_CF1_VAL_NXT
VDAC_2_UAB_halfuab__CAP_CTRL EQU CYREG_UAB0_CAP_CTRL1
VDAC_2_UAB_halfuab__HALF_UAB_NUMBER EQU 1
VDAC_2_UAB_halfuab__INTR EQU CYREG_UAB0_INTR
VDAC_2_UAB_halfuab__INTR_COMP_MASK_SHIFT EQU 16
VDAC_2_UAB_halfuab__INTR_COMP_MASKED_SHIFT EQU 16
VDAC_2_UAB_halfuab__INTR_COMP_SET_SHIFT EQU 16
VDAC_2_UAB_halfuab__INTR_COMP_SHIFT EQU 16
VDAC_2_UAB_halfuab__INTR_MASK EQU CYREG_UAB0_INTR_MASK
VDAC_2_UAB_halfuab__INTR_MASKED EQU CYREG_UAB0_INTR_MASKED
VDAC_2_UAB_halfuab__INTR_SET EQU CYREG_UAB0_INTR_SET
VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT EQU 17
VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT EQU 17
VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_SET_SHIFT EQU 17
VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_SHIFT EQU 17
VDAC_2_UAB_halfuab__ISPAIRED EQU 0
VDAC_2_UAB_halfuab__MODBIT0_SEL EQU -1
VDAC_2_UAB_halfuab__MODBIT1_SEL EQU -1
VDAC_2_UAB_halfuab__OA_CTRL EQU CYREG_UAB0_OA1_CTRL
VDAC_2_UAB_halfuab__OA_TRIM EQU CYREG_UAB0_OA_TRIM1
VDAC_2_UAB_halfuab__POSITION EQU 1
VDAC_2_UAB_halfuab__REF_TIED EQU CYREG_UAB0_OA1_CTRL
VDAC_2_UAB_halfuab__REF_TIED_SHIFT EQU 24
VDAC_2_UAB_halfuab__SRAM_CTRL EQU CYREG_UAB0_SRAM1_CTRL
VDAC_2_UAB_halfuab__SRAM0 EQU CYREG_UAB0_SRAM10
VDAC_2_UAB_halfuab__SRAM1 EQU CYREG_UAB0_SRAM11
VDAC_2_UAB_halfuab__SRAM10 EQU CYREG_UAB0_SRAM110
VDAC_2_UAB_halfuab__SRAM11 EQU CYREG_UAB0_SRAM111
VDAC_2_UAB_halfuab__SRAM12 EQU CYREG_UAB0_SRAM112
VDAC_2_UAB_halfuab__SRAM13 EQU CYREG_UAB0_SRAM113
VDAC_2_UAB_halfuab__SRAM14 EQU CYREG_UAB0_SRAM114
VDAC_2_UAB_halfuab__SRAM15 EQU CYREG_UAB0_SRAM115
VDAC_2_UAB_halfuab__SRAM2 EQU CYREG_UAB0_SRAM12
VDAC_2_UAB_halfuab__SRAM3 EQU CYREG_UAB0_SRAM13
VDAC_2_UAB_halfuab__SRAM4 EQU CYREG_UAB0_SRAM14
VDAC_2_UAB_halfuab__SRAM5 EQU CYREG_UAB0_SRAM15
VDAC_2_UAB_halfuab__SRAM6 EQU CYREG_UAB0_SRAM16
VDAC_2_UAB_halfuab__SRAM7 EQU CYREG_UAB0_SRAM17
VDAC_2_UAB_halfuab__SRAM8 EQU CYREG_UAB0_SRAM18
VDAC_2_UAB_halfuab__SRAM9 EQU CYREG_UAB0_SRAM19
VDAC_2_UAB_halfuab__SRC_AGNDBUF EQU 5
VDAC_2_UAB_halfuab__SRC_REFBUF EQU 4
VDAC_2_UAB_halfuab__SRC_VIN0 EQU 0
VDAC_2_UAB_halfuab__SRC_VIN1 EQU 1
VDAC_2_UAB_halfuab__SRC_VIN2 EQU 2
VDAC_2_UAB_halfuab__SRC_VIN3 EQU 3
VDAC_2_UAB_halfuab__STARTUP_DELAY EQU CYREG_UAB0_STARTUP_DELAY1
VDAC_2_UAB_halfuab__STAT EQU CYREG_UAB0_STAT1
VDAC_2_UAB_halfuab__STRB_RST_SEL EQU -1
VDAC_2_UAB_halfuab__SUBSAMPLE_CTRL EQU CYREG_UAB0_SUBSAMPLE_CTRL1
VDAC_2_UAB_halfuab__SW_AA EQU CYREG_UAB0_SW_CA0_IN1
VDAC_2_UAB_halfuab__SW_AA_SHIFT EQU 0
VDAC_2_UAB_halfuab__SW_BB EQU CYREG_UAB0_SW_CB0_IN1
VDAC_2_UAB_halfuab__SW_BB_SHIFT EQU 0
VDAC_2_UAB_halfuab__SW_BOOST_CTRL EQU CYREG_UAB0_SW_BOOST_CTRL1
VDAC_2_UAB_halfuab__SW_CA_IN0 EQU CYREG_UAB0_SW_CA1_IN0
VDAC_2_UAB_halfuab__SW_CA_IN1 EQU CYREG_UAB0_SW_CA1_IN1
VDAC_2_UAB_halfuab__SW_CA_TOP EQU CYREG_UAB0_SW_CA1_TOP
VDAC_2_UAB_halfuab__SW_CB_IN0 EQU CYREG_UAB0_SW_CB1_IN0
VDAC_2_UAB_halfuab__SW_CB_IN1 EQU CYREG_UAB0_SW_CB1_IN1
VDAC_2_UAB_halfuab__SW_CB_TOP EQU CYREG_UAB0_SW_CB1_TOP
VDAC_2_UAB_halfuab__SW_CC EQU CYREG_UAB0_SW_CC0_IN1
VDAC_2_UAB_halfuab__SW_CC_IN0 EQU CYREG_UAB0_SW_CC1_IN0
VDAC_2_UAB_halfuab__SW_CC_IN1 EQU CYREG_UAB0_SW_CC1_IN1
VDAC_2_UAB_halfuab__SW_CC_SHIFT EQU 0
VDAC_2_UAB_halfuab__SW_CC_TOP EQU CYREG_UAB0_SW_CC1_TOP
VDAC_2_UAB_halfuab__SW_CF_BOT EQU CYREG_UAB0_SW_CF1_BOT
VDAC_2_UAB_halfuab__SW_MODBIT_SRC EQU CYREG_UAB0_SW_MODBIT_SRC1
VDAC_2_UAB_halfuab__SW_OTHER EQU CYREG_UAB0_SW_OTHER1
VDAC_2_UAB_halfuab__SW_STATIC EQU CYREG_UAB0_SW_STATIC1
VDAC_2_UAB_halfuab__TRIG_SEL EQU -1
VDAC_2_UAB_halfuab__UAB_CTRL EQU CYREG_UAB0_UAB_CTRL
VDAC_2_UAB_halfuab__UAB_NUMBER EQU 0
VDAC_2_UAB_halfuab__VAGND_SRC EQU VDAC_2_UAB_halfuab__SRC_AGNDBUF
VDAC_2_UAB_halfuab__VREF_SRC EQU VDAC_2_UAB_halfuab__SRC_REFBUF
VDAC_2_UAB_halfuab__X0 EQU -1
VDAC_2_UAB_halfuab__X1 EQU -1
VDAC_2_UAB_halfuab__X2 EQU -1
VDAC_2_UAB_halfuab__X3 EQU -1
CyDesignWideVoltageReference_PRB_REF EQU CYREG_PASS_PRB_REF0
CYDEV_BANDGAP_REF_GAIN EQU 1
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1C0011AC
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4I
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4I_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 12
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PRB_VDDA_SLEEP EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_SYSTEM_PRB_SOURCE EQU 0
CYDEV_SYSTEM_PRB_VALUE EQU 15
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4b_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
