# Checklist #

  * Memory Architecture?
  * Polarity of register select (A0) signal?
  * Init sequence?
  * Data start command sequence?