{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622862424144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622862424155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 20:07:04 2021 " "Processing started: Fri Jun 04 20:07:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622862424155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862424155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862424155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622862424695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622862424695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433616 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433618 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433620 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433620 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433624 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/counter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TOP top LED_4x2.sv(3) " "Verilog HDL Declaration information at LED_4x2.sv(3): object \"TOP\" differs only in case from object \"top\" in the same scope" {  } { { "LED_4x2.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622862433626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_4x2.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_4x2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_4x2 " "Found entity 1: LED_4x2" {  } { { "LED_4x2.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LFSR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433627 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_testbench " "Found entity 2: LFSR_testbench" {  } { { "LFSR.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LFSR.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genpipe.sv 2 2 " "Found 2 design units, including 2 entities, in source file genpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genPipe " "Found entity 1: genPipe" {  } { { "genPipe.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/genPipe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433629 ""} { "Info" "ISGN_ENTITY_NAME" "2 genPipe_testbench " "Found entity 2: genPipe_testbench" {  } { { "genPipe.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/genPipe.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaycounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file delaycounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delayCounter " "Found entity 1: delayCounter" {  } { { "delayCounter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/delayCounter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemap.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipemap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeMap " "Found entity 1: pipeMap" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433633 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeMap_testbench " "Found entity 2: pipeMap_testbench" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433633 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_1x16.sv(11) " "Verilog HDL information at register_1x16.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "register_1x16.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/register_1x16.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622862433634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1x16.sv 2 2 " "Found 2 design units, including 2 entities, in source file register_1x16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_1x16 " "Found entity 1: register_1x16" {  } { { "register_1x16.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/register_1x16.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433634 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_1x16_testbench " "Found entity 2: register_1x16_testbench" {  } { { "register_1x16.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/register_1x16.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 display.sv(6) " "Verilog HDL Declaration information at display.sv(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "display.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622862433636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 display.sv(6) " "Verilog HDL Declaration information at display.sv(6): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "display.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622862433636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/seg7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433638 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "scoreboard.sv(15) " "Verilog HDL information at scoreboard.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "scoreboard.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622862433639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.sv 2 2 " "Found 2 design units, including 2 entities, in source file scoreboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard " "Found entity 1: scoreboard" {  } { { "scoreboard.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433640 ""} { "Info" "ISGN_ENTITY_NAME" "2 scoreboard_testbench " "Found entity 2: scoreboard_testbench" {  } { { "scoreboard.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamecheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameCheck " "Found entity 1: gameCheck" {  } { { "gameCheck.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/gameCheck.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.sv 1 1 " "Found 1 design units, including 1 entities, in source file start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/start.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622862433643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862433643 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel LED_4x2.sv(68) " "Verilog HDL Implicit Net warning at LED_4x2.sv(68): created implicit net for \"sel\"" {  } { { "LED_4x2.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433643 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incrOut2 display.sv(52) " "Verilog HDL Implicit Net warning at display.sv(52): created implicit net for \"incrOut2\"" {  } { { "display.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622862433684 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(8) " "Output port \"LEDR\" at DE1_SoC.sv(8) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622862433691 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "DE1_SoC.sv" "divider" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:Driver " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:Driver\"" {  } { { "DE1_SoC.sv" "Driver" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:playfield " "Elaborating entity \"display\" for hierarchy \"display:playfield\"" {  } { { "DE1_SoC.sv" "playfield" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_4x2 display:playfield\|LED_4x2:m7 " "Elaborating entity \"LED_4x2\" for hierarchy \"display:playfield\|LED_4x2:m7\"" {  } { { "display.sv" "m7" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayCounter display:playfield\|LED_4x2:m7\|delayCounter:delay " "Elaborating entity \"delayCounter\" for hierarchy \"display:playfield\|LED_4x2:m7\|delayCounter:delay\"" {  } { { "LED_4x2.sv" "delay" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 delayCounter.sv(20) " "Verilog HDL assignment warning at delayCounter.sv(20): truncated value with size 32 to match size of target (8)" {  } { { "delayCounter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/delayCounter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622862433714 "|DE1_SoC|display:playfield|LED_4x2:m7|delayCounter:delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 display:playfield\|LED_4x2:m7\|mux2_1:mux_in0 " "Elaborating entity \"mux2_1\" for hierarchy \"display:playfield\|LED_4x2:m7\|mux2_1:mux_in0\"" {  } { { "LED_4x2.sv" "mux_in0" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/LED_4x2.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_4x2 display:playfield\|LED_4x2:m6 " "Elaborating entity \"LED_4x2\" for hierarchy \"display:playfield\|LED_4x2:m6\"" {  } { { "display.sv" "m6" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_4x2 display:playfield\|LED_4x2:m4 " "Elaborating entity \"LED_4x2\" for hierarchy \"display:playfield\|LED_4x2:m4\"" {  } { { "display.sv" "m4" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameCheck display:playfield\|gameCheck:scoreCheck " "Elaborating entity \"gameCheck\" for hierarchy \"display:playfield\|gameCheck:scoreCheck\"" {  } { { "display.sv" "scoreCheck" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreboard display:playfield\|scoreboard:hex1 " "Elaborating entity \"scoreboard\" for hierarchy \"display:playfield\|scoreboard:hex1\"" {  } { { "display.sv" "hex1" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 scoreboard.sv(24) " "Verilog HDL assignment warning at scoreboard.sv(24): truncated value with size 32 to match size of target (5)" {  } { { "scoreboard.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622862433728 "|DE1_SoC|display:playfield|scoreboard:hex1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 display:playfield\|scoreboard:hex1\|seg7:display " "Elaborating entity \"seg7\" for hierarchy \"display:playfield\|scoreboard:hex1\|seg7:display\"" {  } { { "scoreboard.sv" "display" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/scoreboard.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:game " "Elaborating entity \"start\" for hierarchy \"start:game\"" {  } { { "DE1_SoC.sv" "game" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 start.sv(21) " "Verilog HDL assignment warning at start.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "start.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/start.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622862433731 "|DE1_SoC|start:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayCounter delayCounter:delay " "Elaborating entity \"delayCounter\" for hierarchy \"delayCounter:delay\"" {  } { { "DE1_SoC.sv" "delay" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 delayCounter.sv(20) " "Verilog HDL assignment warning at delayCounter.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "delayCounter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/delayCounter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622862433733 "|DE1_SoC|delayCounter:delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter18 " "Elaborating entity \"counter\" for hierarchy \"counter:counter18\"" {  } { { "DE1_SoC.sv" "counter18" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.sv(15) " "Verilog HDL assignment warning at counter.sv(15): truncated value with size 32 to match size of target (5)" {  } { { "counter.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/counter.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622862433734 "|DE1_SoC|genPipe:pipe|counter:counter18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genPipe genPipe:pipe " "Elaborating entity \"genPipe\" for hierarchy \"genPipe:pipe\"" {  } { { "DE1_SoC.sv" "pipe" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR genPipe:pipe\|LFSR:genNum " "Elaborating entity \"LFSR\" for hierarchy \"genPipe:pipe\|LFSR:genNum\"" {  } { { "genPipe.sv" "genNum" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/genPipe.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeMap genPipe:pipe\|pipeMap:pipe " "Elaborating entity \"pipeMap\" for hierarchy \"genPipe:pipe\|pipeMap:pipe\"" {  } { { "genPipe.sv" "pipe" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/genPipe.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeMap.sv(20) " "Verilog HDL assignment warning at pipeMap.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622862433746 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeMap.sv(21) " "Verilog HDL assignment warning at pipeMap.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622862433747 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeMap.sv(23) " "Verilog HDL assignment warning at pipeMap.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622862433747 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pipeMap.sv(24) " "Verilog HDL assignment warning at pipeMap.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "pipeMap.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/pipeMap.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622862433747 "|DE1_SoC|genPipe:pipe|pipeMap:pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1x16 register_1x16:eachShift\[0\].shift " "Elaborating entity \"register_1x16\" for hierarchy \"register_1x16:eachShift\[0\].shift\"" {  } { { "DE1_SoC.sv" "eachShift\[0\].shift" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862433761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[0\] GND " "Pin \"GPIO_1\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|GPIO_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|GPIO_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622862434869 "|DE1_SoC|GPIO_1[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622862434869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622862434946 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622862435583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862435627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622862435781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622862435781 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Tram/OneDrive - UW/EE 271/labs/Lab8/DE1_SoC.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622862435857 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622862435857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "629 " "Implemented 629 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622862435860 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622862435860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "526 " "Implemented 526 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622862435860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622862435860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622862435883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 20:07:15 2021 " "Processing ended: Fri Jun 04 20:07:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622862435883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622862435883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622862435883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622862435883 ""}
