INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:25:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 buffer28/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer65/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.290ns (19.369%)  route 5.370ns (80.631%))
  Logic Levels:           12  (LUT3=2 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2287, unset)         0.508     0.508    buffer28/clk
    SLICE_X12Y103        FDRE                                         r  buffer28/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer28/outs_reg[2]/Q
                         net (fo=3, routed)           0.431     1.171    buffer28/control/Q[2]
    SLICE_X12Y102        LUT5 (Prop_lut5_I2_O)        0.122     1.293 f  buffer28/control/Memory[3][0]_i_2__0/O
                         net (fo=39, routed)          0.573     1.866    buffer59/fifo/Memory_reg[0][0]_3
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.043     1.909 f  buffer59/fifo/transmitValue_i_8__3/O
                         net (fo=3, routed)           0.302     2.211    buffer66/fifo/transmitValue_reg_0
    SLICE_X30Y98         LUT5 (Prop_lut5_I0_O)        0.051     2.262 f  buffer66/fifo/transmitValue_i_3__40/O
                         net (fo=12, routed)          0.401     2.663    buffer31/control/transmitValue_reg_11
    SLICE_X37Y99         LUT5 (Prop_lut5_I1_O)        0.129     2.792 f  buffer31/control/dataReg[0]_i_3__1/O
                         net (fo=11, routed)          0.646     3.438    control_merge5/fork_valid/generateBlocks[0].regblock/dataReg_reg[0]
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.050     3.488 f  control_merge5/fork_valid/generateBlocks[0].regblock/dataReg[0]_i_2__2/O
                         net (fo=6, routed)           0.300     3.788    control_merge6/tehb/control/dataReg_reg[0]_2
    SLICE_X35Y86         LUT3 (Prop_lut3_I2_O)        0.132     3.920 f  control_merge6/tehb/control/fullReg_i_4__12/O
                         net (fo=12, routed)          0.481     4.401    control_merge6/tehb/control/fullReg_reg_4
    SLICE_X36Y84         LUT4 (Prop_lut4_I2_O)        0.135     4.536 r  control_merge6/tehb/control/F_storeEn_INST_0_i_6/O
                         net (fo=2, routed)           0.512     5.048    control_merge6/tehb/control/fork35_outs_1_valid
    SLICE_X31Y84         LUT6 (Prop_lut6_I0_O)        0.129     5.177 f  control_merge6/tehb/control/F_storeAddr[6]_INST_0_i_2/O
                         net (fo=48, routed)          0.461     5.638    control_merge6/tehb/control/fullReg_reg_1
    SLICE_X43Y82         LUT6 (Prop_lut6_I0_O)        0.043     5.681 r  control_merge6/tehb/control/transmitValue_i_2__23/O
                         net (fo=2, routed)           0.255     5.937    buffer111/fifo/blockStopArray[0]
    SLICE_X41Y82         LUT4 (Prop_lut4_I3_O)        0.043     5.980 r  buffer111/fifo/Head[1]_i_2/O
                         net (fo=17, routed)          0.420     6.400    fork43/control/generateBlocks[2].regblock/anyBlockStop
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.052     6.452 r  fork43/control/generateBlocks[2].regblock/dataReg[4]_i_2__1/O
                         net (fo=1, routed)           0.253     6.706    fork43/control/generateBlocks[2].regblock/dataReg[4]_i_2__1_n_0
    SLICE_X31Y81         LUT5 (Prop_lut5_I2_O)        0.129     6.835 r  fork43/control/generateBlocks[2].regblock/dataReg[4]_i_1__3/O
                         net (fo=5, routed)           0.333     7.168    buffer65/E[0]
    SLICE_X26Y79         FDRE                                         r  buffer65/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=2287, unset)         0.483     9.683    buffer65/clk
    SLICE_X26Y79         FDRE                                         r  buffer65/dataReg_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X26Y79         FDRE (Setup_fdre_C_CE)      -0.194     9.453    buffer65/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  2.285    




