
pwm_spi_FAT32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c8c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08006d98  08006d98  00016d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007148  08007148  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08007148  08007148  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007148  08007148  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007148  08007148  00017148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800714c  0800714c  0001714c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000004  08007150  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ce0  20000088  080071d4  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00001600  20000d68  080071d4  00020d68  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017fb4  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003884  00000000  00000000  00038065  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001330  00000000  00000000  0003b8f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001180  00000000  00000000  0003cc20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b348  00000000  00000000  0003dda0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000124a1  00000000  00000000  000590e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f761  00000000  00000000  0006b589  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000facea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056dc  00000000  00000000  000fad68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	08006d80 	.word	0x08006d80

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	08006d80 	.word	0x08006d80

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000170:	4b37      	ldr	r3, [pc, #220]	; (8000250 <MX_GPIO_Init+0xf4>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a36      	ldr	r2, [pc, #216]	; (8000250 <MX_GPIO_Init+0xf4>)
 8000176:	f043 0320 	orr.w	r3, r3, #32
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b34      	ldr	r3, [pc, #208]	; (8000250 <MX_GPIO_Init+0xf4>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0320 	and.w	r3, r3, #32
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000188:	4b31      	ldr	r3, [pc, #196]	; (8000250 <MX_GPIO_Init+0xf4>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a30      	ldr	r2, [pc, #192]	; (8000250 <MX_GPIO_Init+0xf4>)
 800018e:	f043 0304 	orr.w	r3, r3, #4
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b2e      	ldr	r3, [pc, #184]	; (8000250 <MX_GPIO_Init+0xf4>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0304 	and.w	r3, r3, #4
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a0:	4b2b      	ldr	r3, [pc, #172]	; (8000250 <MX_GPIO_Init+0xf4>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a2a      	ldr	r2, [pc, #168]	; (8000250 <MX_GPIO_Init+0xf4>)
 80001a6:	f043 0308 	orr.w	r3, r3, #8
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b28      	ldr	r3, [pc, #160]	; (8000250 <MX_GPIO_Init+0xf4>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0308 	and.w	r3, r3, #8
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80001b8:	2200      	movs	r2, #0
 80001ba:	2110      	movs	r1, #16
 80001bc:	4825      	ldr	r0, [pc, #148]	; (8000254 <MX_GPIO_Init+0xf8>)
 80001be:	f001 f983 	bl	80014c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, sca100_NSS_Pin|sca100_SCK_Pin|sca100_MOSI_Pin, GPIO_PIN_RESET);
 80001c2:	2200      	movs	r2, #0
 80001c4:	f44f 4130 	mov.w	r1, #45056	; 0xb000
 80001c8:	4823      	ldr	r0, [pc, #140]	; (8000258 <MX_GPIO_Init+0xfc>)
 80001ca:	f001 f97d 	bl	80014c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80001ce:	2201      	movs	r2, #1
 80001d0:	2120      	movs	r1, #32
 80001d2:	4821      	ldr	r0, [pc, #132]	; (8000258 <MX_GPIO_Init+0xfc>)
 80001d4:	f001 f978 	bl	80014c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80001d8:	2310      	movs	r3, #16
 80001da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001dc:	2301      	movs	r3, #1
 80001de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001e0:	2300      	movs	r3, #0
 80001e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001e4:	2302      	movs	r3, #2
 80001e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001e8:	f107 0310 	add.w	r3, r7, #16
 80001ec:	4619      	mov	r1, r3
 80001ee:	4819      	ldr	r0, [pc, #100]	; (8000254 <MX_GPIO_Init+0xf8>)
 80001f0:	f001 f810 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = sca100_NSS_Pin|sca100_SCK_Pin|sca100_MOSI_Pin;
 80001f4:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80001f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001fa:	2301      	movs	r3, #1
 80001fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fe:	2300      	movs	r3, #0
 8000200:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000202:	2302      	movs	r3, #2
 8000204:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000206:	f107 0310 	add.w	r3, r7, #16
 800020a:	4619      	mov	r1, r3
 800020c:	4812      	ldr	r0, [pc, #72]	; (8000258 <MX_GPIO_Init+0xfc>)
 800020e:	f001 f801 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = sca100_MISO_Pin;
 8000212:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000216:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000218:	2300      	movs	r3, #0
 800021a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800021c:	2300      	movs	r3, #0
 800021e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(sca100_MISO_GPIO_Port, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	480c      	ldr	r0, [pc, #48]	; (8000258 <MX_GPIO_Init+0xfc>)
 8000228:	f000 fff4 	bl	8001214 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800022c:	2320      	movs	r3, #32
 800022e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000230:	2301      	movs	r3, #1
 8000232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000234:	2300      	movs	r3, #0
 8000236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000238:	2303      	movs	r3, #3
 800023a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800023c:	f107 0310 	add.w	r3, r7, #16
 8000240:	4619      	mov	r1, r3
 8000242:	4805      	ldr	r0, [pc, #20]	; (8000258 <MX_GPIO_Init+0xfc>)
 8000244:	f000 ffe6 	bl	8001214 <HAL_GPIO_Init>

}
 8000248:	bf00      	nop
 800024a:	3720      	adds	r7, #32
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	40021000 	.word	0x40021000
 8000254:	40010800 	.word	0x40010800
 8000258:	40010c00 	.word	0x40010c00

0800025c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b08e      	sub	sp, #56	; 0x38
 8000260:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000262:	f000 fdfd 	bl	8000e60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000266:	f000 f87b 	bl	8000360 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026a:	f7ff ff77 	bl	800015c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800026e:	f000 fce9 	bl	8000c44 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000272:	f000 fb99 	bl	80009a8 <MX_TIM1_Init>
  MX_FATFS_Init();
 8000276:	f003 fbdb 	bl	8003a30 <MX_FATFS_Init>
  MX_SPI1_Init();
 800027a:	f000 f977 	bl	800056c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800027e:	f000 fd0b 	bl	8000c98 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000282:	f000 fc11 	bl	8000aa8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //60°
  // 200HZ
  HAL_TIM_Base_Start_IT(&htim3);
 8000286:	482a      	ldr	r0, [pc, #168]	; (8000330 <main+0xd4>)
 8000288:	f002 f852 	bl	8002330 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1,rxbuff,1);		// 重新使能串口1接收中断
 800028c:	2201      	movs	r2, #1
 800028e:	4929      	ldr	r1, [pc, #164]	; (8000334 <main+0xd8>)
 8000290:	4829      	ldr	r0, [pc, #164]	; (8000338 <main+0xdc>)
 8000292:	f003 f877 	bl	8003384 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2,(uint8_t *)rxbuff2,sizeof(rxbuff2));		// 重新使能串口2接收中断
 8000296:	2201      	movs	r2, #1
 8000298:	4928      	ldr	r1, [pc, #160]	; (800033c <main+0xe0>)
 800029a:	4829      	ldr	r0, [pc, #164]	; (8000340 <main+0xe4>)
 800029c:	f003 f872 	bl	8003384 <HAL_UART_Receive_IT>

  uint8_t flag = 0;
 80002a0:	2300      	movs	r3, #0
 80002a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint8_t autoload = 143;
 80002a6:	238f      	movs	r3, #143	; 0x8f
 80002a8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_4);
 80002ac:	210c      	movs	r1, #12
 80002ae:	4825      	ldr	r0, [pc, #148]	; (8000344 <main+0xe8>)
 80002b0:	f002 f8e0 	bl	8002474 <HAL_TIM_PWM_Start>
  An_Tran_Init();
 80002b4:	f005 fb94 	bl	80059e0 <An_Tran_Init>
  app_initfile();
 80002b8:	f005 fb44 	bl	8005944 <app_initfile>
  pwm_frequency(230);
 80002bc:	20e6      	movs	r0, #230	; 0xe6
 80002be:	f000 f895 	bl	80003ec <pwm_frequency>


  printf("test\r\n");
 80002c2:	4821      	ldr	r0, [pc, #132]	; (8000348 <main+0xec>)
 80002c4:	f005 fcba 	bl	8005c3c <puts>

  float X=0,Y=0;
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	633b      	str	r3, [r7, #48]	; 0x30
 80002ce:	f04f 0300 	mov.w	r3, #0
 80002d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint8_t uart2_commd = 0X4F;
 80002d4:	234f      	movs	r3, #79	; 0x4f
 80002d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

//app_writefile(file);
//app_readfile(file, 56);
//  test_sd_code();1400
int i;
float fl=1.32;
 80002da:	4b1c      	ldr	r3, [pc, #112]	; (800034c <main+0xf0>)
 80002dc:	627b      	str	r3, [r7, #36]	; 0x24
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(_1s_flag == 1)
 80002de:	4b1c      	ldr	r3, [pc, #112]	; (8000350 <main+0xf4>)
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	d10b      	bne.n	80002fe <main+0xa2>
	  {
		  HAL_NVIC_DisableIRQ(USART2_IRQn);
 80002e6:	2026      	movs	r0, #38	; 0x26
 80002e8:	f000 ff0f 	bl	800110a <HAL_NVIC_DisableIRQ>
		  _1s_flag = 0;
 80002ec:	4b18      	ldr	r3, [pc, #96]	; (8000350 <main+0xf4>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	701a      	strb	r2, [r3, #0]
		  fie_buffer_sum= 0 ;
 80002f2:	4b18      	ldr	r3, [pc, #96]	; (8000354 <main+0xf8>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	801a      	strh	r2, [r3, #0]
		//  app_FATFS_Run(file,sbuf);
	//	  app_FATFS_Run(file,fie_buffer);
		//  HAL_UART_Transmit(&huart2,&uart2_commd,1,100);
		//  printf("%d,",sum);
		  printf("----------\r\n");
 80002f8:	4817      	ldr	r0, [pc, #92]	; (8000358 <main+0xfc>)
 80002fa:	f005 fc9f 	bl	8005c3c <puts>
	  }

	  HAL_Delay(1000);
 80002fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000302:	f000 fddf 	bl	8000ec4 <HAL_Delay>

	  sprintf(txbuf,"HAL print float is:%f",&fl);
 8000306:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	4913      	ldr	r1, [pc, #76]	; (800035c <main+0x100>)
 800030e:	4618      	mov	r0, r3
 8000310:	f005 fc9c 	bl	8005c4c <siprintf>
	  HAL_UART_Transmit(&huart1,txbuf,strlen(txbuf),0xffff);
 8000314:	1d3b      	adds	r3, r7, #4
 8000316:	4618      	mov	r0, r3
 8000318:	f7ff ff18 	bl	800014c <strlen>
 800031c:	4603      	mov	r3, r0
 800031e:	b29a      	uxth	r2, r3
 8000320:	1d39      	adds	r1, r7, #4
 8000322:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000326:	4804      	ldr	r0, [pc, #16]	; (8000338 <main+0xdc>)
 8000328:	f002 ff9a 	bl	8003260 <HAL_UART_Transmit>
	  if(_1s_flag == 1)
 800032c:	e7d7      	b.n	80002de <main+0x82>
 800032e:	bf00      	nop
 8000330:	200005bc 	.word	0x200005bc
 8000334:	200000a4 	.word	0x200000a4
 8000338:	2000064c 	.word	0x2000064c
 800033c:	200000a8 	.word	0x200000a8
 8000340:	2000068c 	.word	0x2000068c
 8000344:	20000604 	.word	0x20000604
 8000348:	08006d98 	.word	0x08006d98
 800034c:	3fa8f5c3 	.word	0x3fa8f5c3
 8000350:	200000b0 	.word	0x200000b0
 8000354:	200000b2 	.word	0x200000b2
 8000358:	08006da0 	.word	0x08006da0
 800035c:	08006dac 	.word	0x08006dac

08000360 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b090      	sub	sp, #64	; 0x40
 8000364:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000366:	f107 0318 	add.w	r3, r7, #24
 800036a:	2228      	movs	r2, #40	; 0x28
 800036c:	2100      	movs	r1, #0
 800036e:	4618      	mov	r0, r3
 8000370:	f005 fbe8 	bl	8005b44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000374:	1d3b      	adds	r3, r7, #4
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	605a      	str	r2, [r3, #4]
 800037c:	609a      	str	r2, [r3, #8]
 800037e:	60da      	str	r2, [r3, #12]
 8000380:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000382:	2301      	movs	r3, #1
 8000384:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000386:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800038a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800038c:	2300      	movs	r3, #0
 800038e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000390:	2301      	movs	r3, #1
 8000392:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000394:	2302      	movs	r3, #2
 8000396:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000398:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800039c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800039e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a4:	f107 0318 	add.w	r3, r7, #24
 80003a8:	4618      	mov	r0, r3
 80003aa:	f001 f8bf 	bl	800152c <HAL_RCC_OscConfig>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003b4:	f000 f8d4 	bl	8000560 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b8:	230f      	movs	r3, #15
 80003ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003bc:	2302      	movs	r3, #2
 80003be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	2102      	movs	r1, #2
 80003d2:	4618      	mov	r0, r3
 80003d4:	f001 fb2a 	bl	8001a2c <HAL_RCC_ClockConfig>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003de:	f000 f8bf 	bl	8000560 <Error_Handler>
  }
}
 80003e2:	bf00      	nop
 80003e4:	3740      	adds	r7, #64	; 0x40
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
	...

080003ec <pwm_frequency>:

/* USER CODE BEGIN 4 */


void pwm_frequency(uint32_t fre)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b085      	sub	sp, #20
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
	  4. arr=100
	  5. psc=1000
	  100,000,000/100/1000=1000Hz
	  */
	//fre = 72000000/((fre+1)*(999+1));
	uint32_t  prescale =71;
 80003f4:	2347      	movs	r3, #71	; 0x47
 80003f6:	60fb      	str	r3, [r7, #12]
	uint32_t autoload = (72000000 / fre) / (prescale + 1);
 80003f8:	4a10      	ldr	r2, [pc, #64]	; (800043c <pwm_frequency+0x50>)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	3301      	adds	r3, #1
 8000404:	fbb2 f3f3 	udiv	r3, r2, r3
 8000408:	60bb      	str	r3, [r7, #8]
	autoload = autoload-1;
 800040a:	68bb      	ldr	r3, [r7, #8]
 800040c:	3b01      	subs	r3, #1
 800040e:	60bb      	str	r3, [r7, #8]
	__HAL_TIM_SET_PRESCALER(&htim1,prescale);
 8000410:	4b0b      	ldr	r3, [pc, #44]	; (8000440 <pwm_frequency+0x54>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	68fa      	ldr	r2, [r7, #12]
 8000416:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(&htim1,autoload);
 8000418:	4b09      	ldr	r3, [pc, #36]	; (8000440 <pwm_frequency+0x54>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	68ba      	ldr	r2, [r7, #8]
 800041e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000420:	4a07      	ldr	r2, [pc, #28]	; (8000440 <pwm_frequency+0x54>)
 8000422:	68bb      	ldr	r3, [r7, #8]
 8000424:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,autoload/2);
 8000426:	4b06      	ldr	r3, [pc, #24]	; (8000440 <pwm_frequency+0x54>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	68ba      	ldr	r2, [r7, #8]
 800042c:	0852      	lsrs	r2, r2, #1
 800042e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000430:	bf00      	nop
 8000432:	3714      	adds	r7, #20
 8000434:	46bd      	mov	sp, r7
 8000436:	bc80      	pop	{r7}
 8000438:	4770      	bx	lr
 800043a:	bf00      	nop
 800043c:	044aa200 	.word	0x044aa200
 8000440:	20000604 	.word	0x20000604

08000444 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b084      	sub	sp, #16
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  char a[5];
  /* Prevent unused argument(s) compilation warning */
	if(huart->Instance == USART1)	// 判断是由哪个串口触发的中�???????????????????
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a21      	ldr	r2, [pc, #132]	; (80004d8 <HAL_UART_RxCpltCallback+0x94>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d10b      	bne.n	800046e <HAL_UART_RxCpltCallback+0x2a>
	{
		HAL_UART_Transmit(&huart1,rxbuff,1,100);	// 接收到数据马上使用串�???????????????????1发�?�出�???????????????????
 8000456:	2364      	movs	r3, #100	; 0x64
 8000458:	2201      	movs	r2, #1
 800045a:	4920      	ldr	r1, [pc, #128]	; (80004dc <HAL_UART_RxCpltCallback+0x98>)
 800045c:	4820      	ldr	r0, [pc, #128]	; (80004e0 <HAL_UART_RxCpltCallback+0x9c>)
 800045e:	f002 feff 	bl	8003260 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart1,rxbuff,1);		// 重新使能串口1接收中断
 8000462:	2201      	movs	r2, #1
 8000464:	491d      	ldr	r1, [pc, #116]	; (80004dc <HAL_UART_RxCpltCallback+0x98>)
 8000466:	481e      	ldr	r0, [pc, #120]	; (80004e0 <HAL_UART_RxCpltCallback+0x9c>)
 8000468:	f002 ff8c 	bl	8003384 <HAL_UART_Receive_IT>
		HAL_UART_Receive_IT(&huart2,(uint8_t *)rxbuff2,sizeof(rxbuff2));		// 重新使能串口2接收中断
	}
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800046c:	e02f      	b.n	80004ce <HAL_UART_RxCpltCallback+0x8a>
	else if(huart->Instance == USART2)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4a1c      	ldr	r2, [pc, #112]	; (80004e4 <HAL_UART_RxCpltCallback+0xa0>)
 8000474:	4293      	cmp	r3, r2
 8000476:	d12a      	bne.n	80004ce <HAL_UART_RxCpltCallback+0x8a>
		fie_buffer[fie_buffer_sum]  = rxbuff2[0];
 8000478:	4b1b      	ldr	r3, [pc, #108]	; (80004e8 <HAL_UART_RxCpltCallback+0xa4>)
 800047a:	881b      	ldrh	r3, [r3, #0]
 800047c:	b29b      	uxth	r3, r3
 800047e:	461a      	mov	r2, r3
 8000480:	4b1a      	ldr	r3, [pc, #104]	; (80004ec <HAL_UART_RxCpltCallback+0xa8>)
 8000482:	7819      	ldrb	r1, [r3, #0]
 8000484:	4b1a      	ldr	r3, [pc, #104]	; (80004f0 <HAL_UART_RxCpltCallback+0xac>)
 8000486:	5499      	strb	r1, [r3, r2]
		sprintf(a,"%d ",fie_buffer[fie_buffer_sum]);
 8000488:	4b17      	ldr	r3, [pc, #92]	; (80004e8 <HAL_UART_RxCpltCallback+0xa4>)
 800048a:	881b      	ldrh	r3, [r3, #0]
 800048c:	b29b      	uxth	r3, r3
 800048e:	461a      	mov	r2, r3
 8000490:	4b17      	ldr	r3, [pc, #92]	; (80004f0 <HAL_UART_RxCpltCallback+0xac>)
 8000492:	5c9b      	ldrb	r3, [r3, r2]
 8000494:	b2db      	uxtb	r3, r3
 8000496:	461a      	mov	r2, r3
 8000498:	f107 0308 	add.w	r3, r7, #8
 800049c:	4915      	ldr	r1, [pc, #84]	; (80004f4 <HAL_UART_RxCpltCallback+0xb0>)
 800049e:	4618      	mov	r0, r3
 80004a0:	f005 fbd4 	bl	8005c4c <siprintf>
		printf("%d,%s\r\n",rxbuff2[0],a);
 80004a4:	4b11      	ldr	r3, [pc, #68]	; (80004ec <HAL_UART_RxCpltCallback+0xa8>)
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	4619      	mov	r1, r3
 80004aa:	f107 0308 	add.w	r3, r7, #8
 80004ae:	461a      	mov	r2, r3
 80004b0:	4811      	ldr	r0, [pc, #68]	; (80004f8 <HAL_UART_RxCpltCallback+0xb4>)
 80004b2:	f005 fb4f 	bl	8005b54 <iprintf>
		fie_buffer_sum++;
 80004b6:	4b0c      	ldr	r3, [pc, #48]	; (80004e8 <HAL_UART_RxCpltCallback+0xa4>)
 80004b8:	881b      	ldrh	r3, [r3, #0]
 80004ba:	b29b      	uxth	r3, r3
 80004bc:	3301      	adds	r3, #1
 80004be:	b29a      	uxth	r2, r3
 80004c0:	4b09      	ldr	r3, [pc, #36]	; (80004e8 <HAL_UART_RxCpltCallback+0xa4>)
 80004c2:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2,(uint8_t *)rxbuff2,sizeof(rxbuff2));		// 重新使能串口2接收中断
 80004c4:	2201      	movs	r2, #1
 80004c6:	4909      	ldr	r1, [pc, #36]	; (80004ec <HAL_UART_RxCpltCallback+0xa8>)
 80004c8:	480c      	ldr	r0, [pc, #48]	; (80004fc <HAL_UART_RxCpltCallback+0xb8>)
 80004ca:	f002 ff5b 	bl	8003384 <HAL_UART_Receive_IT>
}
 80004ce:	bf00      	nop
 80004d0:	3710      	adds	r7, #16
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	40013800 	.word	0x40013800
 80004dc:	200000a4 	.word	0x200000a4
 80004e0:	2000064c 	.word	0x2000064c
 80004e4:	40004400 	.word	0x40004400
 80004e8:	200000b2 	.word	0x200000b2
 80004ec:	200000a8 	.word	0x200000a8
 80004f0:	2000031c 	.word	0x2000031c
 80004f4:	08006dc4 	.word	0x08006dc4
 80004f8:	08006dc8 	.word	0x08006dc8
 80004fc:	2000068c 	.word	0x2000068c

08000500 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  if (htim->Instance == TIM3) {
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a0f      	ldr	r2, [pc, #60]	; (800054c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800050e:	4293      	cmp	r3, r2
 8000510:	d110      	bne.n	8000534 <HAL_TIM_PeriodElapsedCallback+0x34>
	  //100ms 中断1次
	  if(sum++ == 10)
 8000512:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	1c5a      	adds	r2, r3, #1
 8000518:	490d      	ldr	r1, [pc, #52]	; (8000550 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800051a:	600a      	str	r2, [r1, #0]
 800051c:	2b0a      	cmp	r3, #10
 800051e:	d109      	bne.n	8000534 <HAL_TIM_PeriodElapsedCallback+0x34>
	  {
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8000520:	2120      	movs	r1, #32
 8000522:	480c      	ldr	r0, [pc, #48]	; (8000554 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000524:	f000 ffe8 	bl	80014f8 <HAL_GPIO_TogglePin>
		  _1s_flag = 1;
 8000528:	4b0b      	ldr	r3, [pc, #44]	; (8000558 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800052a:	2201      	movs	r2, #1
 800052c:	701a      	strb	r2, [r3, #0]
		  sum = 0;
 800052e:	4b08      	ldr	r3, [pc, #32]	; (8000550 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000530:	2200      	movs	r2, #0
 8000532:	601a      	str	r2, [r3, #0]
	  }

  }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a08      	ldr	r2, [pc, #32]	; (800055c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800053a:	4293      	cmp	r3, r2
 800053c:	d101      	bne.n	8000542 <HAL_TIM_PeriodElapsedCallback+0x42>
    HAL_IncTick();
 800053e:	f000 fca5 	bl	8000e8c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000542:	bf00      	nop
 8000544:	3708      	adds	r7, #8
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	40000400 	.word	0x40000400
 8000550:	200000ac 	.word	0x200000ac
 8000554:	40010c00 	.word	0x40010c00
 8000558:	200000b0 	.word	0x200000b0
 800055c:	40000800 	.word	0x40000800

08000560 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr

0800056c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000570:	4b17      	ldr	r3, [pc, #92]	; (80005d0 <MX_SPI1_Init+0x64>)
 8000572:	4a18      	ldr	r2, [pc, #96]	; (80005d4 <MX_SPI1_Init+0x68>)
 8000574:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000576:	4b16      	ldr	r3, [pc, #88]	; (80005d0 <MX_SPI1_Init+0x64>)
 8000578:	f44f 7282 	mov.w	r2, #260	; 0x104
 800057c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800057e:	4b14      	ldr	r3, [pc, #80]	; (80005d0 <MX_SPI1_Init+0x64>)
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000584:	4b12      	ldr	r3, [pc, #72]	; (80005d0 <MX_SPI1_Init+0x64>)
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800058a:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <MX_SPI1_Init+0x64>)
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000590:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <MX_SPI1_Init+0x64>)
 8000592:	2200      	movs	r2, #0
 8000594:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000596:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <MX_SPI1_Init+0x64>)
 8000598:	f44f 7200 	mov.w	r2, #512	; 0x200
 800059c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800059e:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <MX_SPI1_Init+0x64>)
 80005a0:	2238      	movs	r2, #56	; 0x38
 80005a2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005a4:	4b0a      	ldr	r3, [pc, #40]	; (80005d0 <MX_SPI1_Init+0x64>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005aa:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <MX_SPI1_Init+0x64>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005b0:	4b07      	ldr	r3, [pc, #28]	; (80005d0 <MX_SPI1_Init+0x64>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80005b6:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <MX_SPI1_Init+0x64>)
 80005b8:	220a      	movs	r2, #10
 80005ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80005bc:	4804      	ldr	r0, [pc, #16]	; (80005d0 <MX_SPI1_Init+0x64>)
 80005be:	f001 fc01 	bl	8001dc4 <HAL_SPI_Init>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80005c8:	f7ff ffca 	bl	8000560 <Error_Handler>
  }

}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	2000051c 	.word	0x2000051c
 80005d4:	40013000 	.word	0x40013000

080005d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	f107 0310 	add.w	r3, r7, #16
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a1b      	ldr	r2, [pc, #108]	; (8000660 <HAL_SPI_MspInit+0x88>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d12f      	bne.n	8000658 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80005f8:	4b1a      	ldr	r3, [pc, #104]	; (8000664 <HAL_SPI_MspInit+0x8c>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	4a19      	ldr	r2, [pc, #100]	; (8000664 <HAL_SPI_MspInit+0x8c>)
 80005fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000602:	6193      	str	r3, [r2, #24]
 8000604:	4b17      	ldr	r3, [pc, #92]	; (8000664 <HAL_SPI_MspInit+0x8c>)
 8000606:	699b      	ldr	r3, [r3, #24]
 8000608:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800060c:	60fb      	str	r3, [r7, #12]
 800060e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000610:	4b14      	ldr	r3, [pc, #80]	; (8000664 <HAL_SPI_MspInit+0x8c>)
 8000612:	699b      	ldr	r3, [r3, #24]
 8000614:	4a13      	ldr	r2, [pc, #76]	; (8000664 <HAL_SPI_MspInit+0x8c>)
 8000616:	f043 0304 	orr.w	r3, r3, #4
 800061a:	6193      	str	r3, [r2, #24]
 800061c:	4b11      	ldr	r3, [pc, #68]	; (8000664 <HAL_SPI_MspInit+0x8c>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	f003 0304 	and.w	r3, r3, #4
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000628:	23a0      	movs	r3, #160	; 0xa0
 800062a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800062c:	2302      	movs	r3, #2
 800062e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000630:	2303      	movs	r3, #3
 8000632:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000634:	f107 0310 	add.w	r3, r7, #16
 8000638:	4619      	mov	r1, r3
 800063a:	480b      	ldr	r0, [pc, #44]	; (8000668 <HAL_SPI_MspInit+0x90>)
 800063c:	f000 fdea 	bl	8001214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000640:	2340      	movs	r3, #64	; 0x40
 8000642:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000644:	2300      	movs	r3, #0
 8000646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000648:	2300      	movs	r3, #0
 800064a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800064c:	f107 0310 	add.w	r3, r7, #16
 8000650:	4619      	mov	r1, r3
 8000652:	4805      	ldr	r0, [pc, #20]	; (8000668 <HAL_SPI_MspInit+0x90>)
 8000654:	f000 fdde 	bl	8001214 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000658:	bf00      	nop
 800065a:	3720      	adds	r7, #32
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	40013000 	.word	0x40013000
 8000664:	40021000 	.word	0x40021000
 8000668:	40010800 	.word	0x40010800

0800066c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000672:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <HAL_MspInit+0x5c>)
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	4a14      	ldr	r2, [pc, #80]	; (80006c8 <HAL_MspInit+0x5c>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	6193      	str	r3, [r2, #24]
 800067e:	4b12      	ldr	r3, [pc, #72]	; (80006c8 <HAL_MspInit+0x5c>)
 8000680:	699b      	ldr	r3, [r3, #24]
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800068a:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <HAL_MspInit+0x5c>)
 800068c:	69db      	ldr	r3, [r3, #28]
 800068e:	4a0e      	ldr	r2, [pc, #56]	; (80006c8 <HAL_MspInit+0x5c>)
 8000690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000694:	61d3      	str	r3, [r2, #28]
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <HAL_MspInit+0x5c>)
 8000698:	69db      	ldr	r3, [r3, #28]
 800069a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006a2:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <HAL_MspInit+0x60>)
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	4a04      	ldr	r2, [pc, #16]	; (80006cc <HAL_MspInit+0x60>)
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006be:	bf00      	nop
 80006c0:	3714      	adds	r7, #20
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr
 80006c8:	40021000 	.word	0x40021000
 80006cc:	40010000 	.word	0x40010000

080006d0 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 80006d8:	1d39      	adds	r1, r7, #4
 80006da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006de:	2201      	movs	r2, #1
 80006e0:	4803      	ldr	r0, [pc, #12]	; (80006f0 <__io_putchar+0x20>)
 80006e2:	f002 fdbd 	bl	8003260 <HAL_UART_Transmit>
return ch;
 80006e6:	687b      	ldr	r3, [r7, #4]
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	2000064c 	.word	0x2000064c

080006f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08c      	sub	sp, #48	; 0x30
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8000704:	2200      	movs	r2, #0
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	201e      	movs	r0, #30
 800070a:	f000 fcd4 	bl	80010b6 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800070e:	201e      	movs	r0, #30
 8000710:	f000 fced 	bl	80010ee <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000714:	4b1f      	ldr	r3, [pc, #124]	; (8000794 <HAL_InitTick+0xa0>)
 8000716:	69db      	ldr	r3, [r3, #28]
 8000718:	4a1e      	ldr	r2, [pc, #120]	; (8000794 <HAL_InitTick+0xa0>)
 800071a:	f043 0304 	orr.w	r3, r3, #4
 800071e:	61d3      	str	r3, [r2, #28]
 8000720:	4b1c      	ldr	r3, [pc, #112]	; (8000794 <HAL_InitTick+0xa0>)
 8000722:	69db      	ldr	r3, [r3, #28]
 8000724:	f003 0304 	and.w	r3, r3, #4
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800072c:	f107 0210 	add.w	r2, r7, #16
 8000730:	f107 0314 	add.w	r3, r7, #20
 8000734:	4611      	mov	r1, r2
 8000736:	4618      	mov	r0, r3
 8000738:	f001 faf6 	bl	8001d28 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800073c:	f001 facc 	bl	8001cd8 <HAL_RCC_GetPCLK1Freq>
 8000740:	4603      	mov	r3, r0
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000748:	4a13      	ldr	r2, [pc, #76]	; (8000798 <HAL_InitTick+0xa4>)
 800074a:	fba2 2303 	umull	r2, r3, r2, r3
 800074e:	0c9b      	lsrs	r3, r3, #18
 8000750:	3b01      	subs	r3, #1
 8000752:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000754:	4b11      	ldr	r3, [pc, #68]	; (800079c <HAL_InitTick+0xa8>)
 8000756:	4a12      	ldr	r2, [pc, #72]	; (80007a0 <HAL_InitTick+0xac>)
 8000758:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800075a:	4b10      	ldr	r3, [pc, #64]	; (800079c <HAL_InitTick+0xa8>)
 800075c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000760:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000762:	4a0e      	ldr	r2, [pc, #56]	; (800079c <HAL_InitTick+0xa8>)
 8000764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000766:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000768:	4b0c      	ldr	r3, [pc, #48]	; (800079c <HAL_InitTick+0xa8>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800076e:	4b0b      	ldr	r3, [pc, #44]	; (800079c <HAL_InitTick+0xa8>)
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000774:	4809      	ldr	r0, [pc, #36]	; (800079c <HAL_InitTick+0xa8>)
 8000776:	f001 fd8b 	bl	8002290 <HAL_TIM_Base_Init>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d104      	bne.n	800078a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000780:	4806      	ldr	r0, [pc, #24]	; (800079c <HAL_InitTick+0xa8>)
 8000782:	f001 fdd5 	bl	8002330 <HAL_TIM_Base_Start_IT>
 8000786:	4603      	mov	r3, r0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3730      	adds	r7, #48	; 0x30
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	40021000 	.word	0x40021000
 8000798:	431bde83 	.word	0x431bde83
 800079c:	20000574 	.word	0x20000574
 80007a0:	40000800 	.word	0x40000800

080007a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bc80      	pop	{r7}
 80007ae:	4770      	bx	lr

080007b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007b4:	e7fe      	b.n	80007b4 <HardFault_Handler+0x4>

080007b6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007b6:	b480      	push	{r7}
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007ba:	e7fe      	b.n	80007ba <MemManage_Handler+0x4>

080007bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007c0:	e7fe      	b.n	80007c0 <BusFault_Handler+0x4>

080007c2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007c2:	b480      	push	{r7}
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007c6:	e7fe      	b.n	80007c6 <UsageFault_Handler+0x4>

080007c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bc80      	pop	{r7}
 80007d2:	4770      	bx	lr

080007d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007d8:	bf00      	nop
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr

080007e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr

080007ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr

080007f8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80007fc:	4802      	ldr	r0, [pc, #8]	; (8000808 <TIM1_UP_IRQHandler+0x10>)
 80007fe:	f001 fedb 	bl	80025b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	20000604 	.word	0x20000604

0800080c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000810:	4802      	ldr	r0, [pc, #8]	; (800081c <TIM3_IRQHandler+0x10>)
 8000812:	f001 fed1 	bl	80025b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	200005bc 	.word	0x200005bc

08000820 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000824:	4802      	ldr	r0, [pc, #8]	; (8000830 <TIM4_IRQHandler+0x10>)
 8000826:	f001 fec7 	bl	80025b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20000574 	.word	0x20000574

08000834 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000838:	4802      	ldr	r0, [pc, #8]	; (8000844 <USART1_IRQHandler+0x10>)
 800083a:	f002 fdf7 	bl	800342c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	2000064c 	.word	0x2000064c

08000848 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800084c:	4802      	ldr	r0, [pc, #8]	; (8000858 <USART2_IRQHandler+0x10>)
 800084e:	f002 fded 	bl	800342c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	2000068c 	.word	0x2000068c

0800085c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af00      	add	r7, sp, #0
 8000862:	60f8      	str	r0, [r7, #12]
 8000864:	60b9      	str	r1, [r7, #8]
 8000866:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]
 800086c:	e00a      	b.n	8000884 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800086e:	f3af 8000 	nop.w
 8000872:	4601      	mov	r1, r0
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	1c5a      	adds	r2, r3, #1
 8000878:	60ba      	str	r2, [r7, #8]
 800087a:	b2ca      	uxtb	r2, r1
 800087c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	3301      	adds	r3, #1
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	697a      	ldr	r2, [r7, #20]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	429a      	cmp	r2, r3
 800088a:	dbf0      	blt.n	800086e <_read+0x12>
	}

return len;
 800088c:	687b      	ldr	r3, [r7, #4]
}
 800088e:	4618      	mov	r0, r3
 8000890:	3718      	adds	r7, #24
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	b086      	sub	sp, #24
 800089a:	af00      	add	r7, sp, #0
 800089c:	60f8      	str	r0, [r7, #12]
 800089e:	60b9      	str	r1, [r7, #8]
 80008a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008a2:	2300      	movs	r3, #0
 80008a4:	617b      	str	r3, [r7, #20]
 80008a6:	e009      	b.n	80008bc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80008a8:	68bb      	ldr	r3, [r7, #8]
 80008aa:	1c5a      	adds	r2, r3, #1
 80008ac:	60ba      	str	r2, [r7, #8]
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff ff0d 	bl	80006d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	3301      	adds	r3, #1
 80008ba:	617b      	str	r3, [r7, #20]
 80008bc:	697a      	ldr	r2, [r7, #20]
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	dbf1      	blt.n	80008a8 <_write+0x12>
	}
	return len;
 80008c4:	687b      	ldr	r3, [r7, #4]
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3718      	adds	r7, #24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <_close>:

int _close(int file)
{
 80008ce:	b480      	push	{r7}
 80008d0:	b083      	sub	sp, #12
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	6078      	str	r0, [r7, #4]
	return -1;
 80008d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008da:	4618      	mov	r0, r3
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008f4:	605a      	str	r2, [r3, #4]
	return 0;
 80008f6:	2300      	movs	r3, #0
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr

08000902 <_isatty>:

int _isatty(int file)
{
 8000902:	b480      	push	{r7}
 8000904:	b083      	sub	sp, #12
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
	return 1;
 800090a:	2301      	movs	r3, #1
}
 800090c:	4618      	mov	r0, r3
 800090e:	370c      	adds	r7, #12
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr

08000916 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000916:	b480      	push	{r7}
 8000918:	b085      	sub	sp, #20
 800091a:	af00      	add	r7, sp, #0
 800091c:	60f8      	str	r0, [r7, #12]
 800091e:	60b9      	str	r1, [r7, #8]
 8000920:	607a      	str	r2, [r7, #4]
	return 0;
 8000922:	2300      	movs	r3, #0
}
 8000924:	4618      	mov	r0, r3
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr
	...

08000930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000938:	4a14      	ldr	r2, [pc, #80]	; (800098c <_sbrk+0x5c>)
 800093a:	4b15      	ldr	r3, [pc, #84]	; (8000990 <_sbrk+0x60>)
 800093c:	1ad3      	subs	r3, r2, r3
 800093e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000944:	4b13      	ldr	r3, [pc, #76]	; (8000994 <_sbrk+0x64>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d102      	bne.n	8000952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800094c:	4b11      	ldr	r3, [pc, #68]	; (8000994 <_sbrk+0x64>)
 800094e:	4a12      	ldr	r2, [pc, #72]	; (8000998 <_sbrk+0x68>)
 8000950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000952:	4b10      	ldr	r3, [pc, #64]	; (8000994 <_sbrk+0x64>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4413      	add	r3, r2
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	429a      	cmp	r2, r3
 800095e:	d207      	bcs.n	8000970 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000960:	f005 f8c6 	bl	8005af0 <__errno>
 8000964:	4602      	mov	r2, r0
 8000966:	230c      	movs	r3, #12
 8000968:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800096a:	f04f 33ff 	mov.w	r3, #4294967295
 800096e:	e009      	b.n	8000984 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000970:	4b08      	ldr	r3, [pc, #32]	; (8000994 <_sbrk+0x64>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000976:	4b07      	ldr	r3, [pc, #28]	; (8000994 <_sbrk+0x64>)
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4413      	add	r3, r2
 800097e:	4a05      	ldr	r2, [pc, #20]	; (8000994 <_sbrk+0x64>)
 8000980:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000982:	68fb      	ldr	r3, [r7, #12]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20005001 	.word	0x20005001
 8000990:	00001400 	.word	0x00001400
 8000994:	200000b4 	.word	0x200000b4
 8000998:	20000d68 	.word	0x20000d68

0800099c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bc80      	pop	{r7}
 80009a6:	4770      	bx	lr

080009a8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b092      	sub	sp, #72	; 0x48
 80009ac:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
 80009c8:	615a      	str	r2, [r3, #20]
 80009ca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	2220      	movs	r2, #32
 80009d0:	2100      	movs	r1, #0
 80009d2:	4618      	mov	r0, r3
 80009d4:	f005 f8b6 	bl	8005b44 <memset>

  htim1.Instance = TIM1;
 80009d8:	4b31      	ldr	r3, [pc, #196]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 80009da:	4a32      	ldr	r2, [pc, #200]	; (8000aa4 <MX_TIM1_Init+0xfc>)
 80009dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80009de:	4b30      	ldr	r3, [pc, #192]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 80009e0:	2247      	movs	r2, #71	; 0x47
 80009e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e4:	4b2e      	ldr	r3, [pc, #184]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80009ea:	4b2d      	ldr	r3, [pc, #180]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 80009ec:	2264      	movs	r2, #100	; 0x64
 80009ee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f0:	4b2b      	ldr	r3, [pc, #172]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009f6:	4b2a      	ldr	r3, [pc, #168]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fc:	4b28      	ldr	r3, [pc, #160]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a02:	4827      	ldr	r0, [pc, #156]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 8000a04:	f001 fce6 	bl	80023d4 <HAL_TIM_PWM_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8000a0e:	f7ff fda7 	bl	8000560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a12:	2300      	movs	r3, #0
 8000a14:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a16:	2300      	movs	r3, #0
 8000a18:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a1a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000a1e:	4619      	mov	r1, r3
 8000a20:	481f      	ldr	r0, [pc, #124]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 8000a22:	f002 fb0f 	bl	8003044 <HAL_TIMEx_MasterConfigSynchronization>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8000a2c:	f7ff fd98 	bl	8000560 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a30:	2360      	movs	r3, #96	; 0x60
 8000a32:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 50;
 8000a34:	2332      	movs	r3, #50	; 0x32
 8000a36:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a40:	2300      	movs	r3, #0
 8000a42:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a44:	2300      	movs	r3, #0
 8000a46:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a4c:	220c      	movs	r2, #12
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4813      	ldr	r0, [pc, #76]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 8000a52:	f001 feb9 	bl	80027c8 <HAL_TIM_PWM_ConfigChannel>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8000a5c:	f7ff fd80 	bl	8000560 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a60:	2300      	movs	r3, #0
 8000a62:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a64:	2300      	movs	r3, #0
 8000a66:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	4619      	mov	r1, r3
 8000a82:	4807      	ldr	r0, [pc, #28]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 8000a84:	f002 fb3c 	bl	8003100 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <MX_TIM1_Init+0xea>
  {
    Error_Handler();
 8000a8e:	f7ff fd67 	bl	8000560 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8000a92:	4803      	ldr	r0, [pc, #12]	; (8000aa0 <MX_TIM1_Init+0xf8>)
 8000a94:	f000 f8a2 	bl	8000bdc <HAL_TIM_MspPostInit>

}
 8000a98:	bf00      	nop
 8000a9a:	3748      	adds	r7, #72	; 0x48
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	20000604 	.word	0x20000604
 8000aa4:	40012c00 	.word	0x40012c00

08000aa8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aae:	f107 0308 	add.w	r3, r7, #8
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000abc:	463b      	mov	r3, r7
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8000ac4:	4b1d      	ldr	r3, [pc, #116]	; (8000b3c <MX_TIM3_Init+0x94>)
 8000ac6:	4a1e      	ldr	r2, [pc, #120]	; (8000b40 <MX_TIM3_Init+0x98>)
 8000ac8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 8000aca:	4b1c      	ldr	r3, [pc, #112]	; (8000b3c <MX_TIM3_Init+0x94>)
 8000acc:	f240 22cf 	movw	r2, #719	; 0x2cf
 8000ad0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	; (8000b3c <MX_TIM3_Init+0x94>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8000ad8:	4b18      	ldr	r3, [pc, #96]	; (8000b3c <MX_TIM3_Init+0x94>)
 8000ada:	f242 720f 	movw	r2, #9999	; 0x270f
 8000ade:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae0:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <MX_TIM3_Init+0x94>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae6:	4b15      	ldr	r3, [pc, #84]	; (8000b3c <MX_TIM3_Init+0x94>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000aec:	4813      	ldr	r0, [pc, #76]	; (8000b3c <MX_TIM3_Init+0x94>)
 8000aee:	f001 fbcf 	bl	8002290 <HAL_TIM_Base_Init>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000af8:	f7ff fd32 	bl	8000560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000afc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b02:	f107 0308 	add.w	r3, r7, #8
 8000b06:	4619      	mov	r1, r3
 8000b08:	480c      	ldr	r0, [pc, #48]	; (8000b3c <MX_TIM3_Init+0x94>)
 8000b0a:	f001 ff1b 	bl	8002944 <HAL_TIM_ConfigClockSource>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000b14:	f7ff fd24 	bl	8000560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b20:	463b      	mov	r3, r7
 8000b22:	4619      	mov	r1, r3
 8000b24:	4805      	ldr	r0, [pc, #20]	; (8000b3c <MX_TIM3_Init+0x94>)
 8000b26:	f002 fa8d 	bl	8003044 <HAL_TIMEx_MasterConfigSynchronization>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000b30:	f7ff fd16 	bl	8000560 <Error_Handler>
  }


}
 8000b34:	bf00      	nop
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	200005bc 	.word	0x200005bc
 8000b40:	40000400 	.word	0x40000400

08000b44 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a0d      	ldr	r2, [pc, #52]	; (8000b88 <HAL_TIM_PWM_MspInit+0x44>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d113      	bne.n	8000b7e <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b56:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <HAL_TIM_PWM_MspInit+0x48>)
 8000b58:	699b      	ldr	r3, [r3, #24]
 8000b5a:	4a0c      	ldr	r2, [pc, #48]	; (8000b8c <HAL_TIM_PWM_MspInit+0x48>)
 8000b5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b60:	6193      	str	r3, [r2, #24]
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <HAL_TIM_PWM_MspInit+0x48>)
 8000b64:	699b      	ldr	r3, [r3, #24]
 8000b66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2100      	movs	r1, #0
 8000b72:	2019      	movs	r0, #25
 8000b74:	f000 fa9f 	bl	80010b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000b78:	2019      	movs	r0, #25
 8000b7a:	f000 fab8 	bl	80010ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000b7e:	bf00      	nop
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40012c00 	.word	0x40012c00
 8000b8c:	40021000 	.word	0x40021000

08000b90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a0d      	ldr	r2, [pc, #52]	; (8000bd4 <HAL_TIM_Base_MspInit+0x44>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d113      	bne.n	8000bca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	; (8000bd8 <HAL_TIM_Base_MspInit+0x48>)
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	4a0c      	ldr	r2, [pc, #48]	; (8000bd8 <HAL_TIM_Base_MspInit+0x48>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	61d3      	str	r3, [r2, #28]
 8000bae:	4b0a      	ldr	r3, [pc, #40]	; (8000bd8 <HAL_TIM_Base_MspInit+0x48>)
 8000bb0:	69db      	ldr	r3, [r3, #28]
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	201d      	movs	r0, #29
 8000bc0:	f000 fa79 	bl	80010b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bc4:	201d      	movs	r0, #29
 8000bc6:	f000 fa92 	bl	80010ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000bca:	bf00      	nop
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40000400 	.word	0x40000400
 8000bd8:	40021000 	.word	0x40021000

08000bdc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be4:	f107 0310 	add.w	r3, r7, #16
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a10      	ldr	r2, [pc, #64]	; (8000c38 <HAL_TIM_MspPostInit+0x5c>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d118      	bne.n	8000c2e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <HAL_TIM_MspPostInit+0x60>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	4a0e      	ldr	r2, [pc, #56]	; (8000c3c <HAL_TIM_MspPostInit+0x60>)
 8000c02:	f043 0304 	orr.w	r3, r3, #4
 8000c06:	6193      	str	r3, [r2, #24]
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <HAL_TIM_MspPostInit+0x60>)
 8000c0a:	699b      	ldr	r3, [r3, #24]
 8000c0c:	f003 0304 	and.w	r3, r3, #4
 8000c10:	60fb      	str	r3, [r7, #12]
 8000c12:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c22:	f107 0310 	add.w	r3, r7, #16
 8000c26:	4619      	mov	r1, r3
 8000c28:	4805      	ldr	r0, [pc, #20]	; (8000c40 <HAL_TIM_MspPostInit+0x64>)
 8000c2a:	f000 faf3 	bl	8001214 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000c2e:	bf00      	nop
 8000c30:	3720      	adds	r7, #32
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40012c00 	.word	0x40012c00
 8000c3c:	40021000 	.word	0x40021000
 8000c40:	40010800 	.word	0x40010800

08000c44 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000c48:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <MX_USART1_UART_Init+0x4c>)
 8000c4a:	4a12      	ldr	r2, [pc, #72]	; (8000c94 <MX_USART1_UART_Init+0x50>)
 8000c4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c4e:	4b10      	ldr	r3, [pc, #64]	; (8000c90 <MX_USART1_UART_Init+0x4c>)
 8000c50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <MX_USART1_UART_Init+0x4c>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <MX_USART1_UART_Init+0x4c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c62:	4b0b      	ldr	r3, [pc, #44]	; (8000c90 <MX_USART1_UART_Init+0x4c>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c68:	4b09      	ldr	r3, [pc, #36]	; (8000c90 <MX_USART1_UART_Init+0x4c>)
 8000c6a:	220c      	movs	r2, #12
 8000c6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c6e:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <MX_USART1_UART_Init+0x4c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <MX_USART1_UART_Init+0x4c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c7a:	4805      	ldr	r0, [pc, #20]	; (8000c90 <MX_USART1_UART_Init+0x4c>)
 8000c7c:	f002 faa3 	bl	80031c6 <HAL_UART_Init>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c86:	f7ff fc6b 	bl	8000560 <Error_Handler>
  }

}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	2000064c 	.word	0x2000064c
 8000c94:	40013800 	.word	0x40013800

08000c98 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <MX_USART2_UART_Init+0x4c>)
 8000c9e:	4a12      	ldr	r2, [pc, #72]	; (8000ce8 <MX_USART2_UART_Init+0x50>)
 8000ca0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8000ca2:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <MX_USART2_UART_Init+0x4c>)
 8000ca4:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8000ca8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <MX_USART2_UART_Init+0x4c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ce4 <MX_USART2_UART_Init+0x4c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <MX_USART2_UART_Init+0x4c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cbc:	4b09      	ldr	r3, [pc, #36]	; (8000ce4 <MX_USART2_UART_Init+0x4c>)
 8000cbe:	220c      	movs	r2, #12
 8000cc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cc2:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <MX_USART2_UART_Init+0x4c>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <MX_USART2_UART_Init+0x4c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cce:	4805      	ldr	r0, [pc, #20]	; (8000ce4 <MX_USART2_UART_Init+0x4c>)
 8000cd0:	f002 fa79 	bl	80031c6 <HAL_UART_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000cda:	f7ff fc41 	bl	8000560 <Error_Handler>
  }

}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	2000068c 	.word	0x2000068c
 8000ce8:	40004400 	.word	0x40004400

08000cec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	; 0x28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	f107 0318 	add.w	r3, r7, #24
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a3f      	ldr	r2, [pc, #252]	; (8000e04 <HAL_UART_MspInit+0x118>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d13a      	bne.n	8000d82 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d0c:	4b3e      	ldr	r3, [pc, #248]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	4a3d      	ldr	r2, [pc, #244]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000d12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d16:	6193      	str	r3, [r2, #24]
 8000d18:	4b3b      	ldr	r3, [pc, #236]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d20:	617b      	str	r3, [r7, #20]
 8000d22:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d24:	4b38      	ldr	r3, [pc, #224]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	4a37      	ldr	r2, [pc, #220]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000d2a:	f043 0304 	orr.w	r3, r3, #4
 8000d2e:	6193      	str	r3, [r2, #24]
 8000d30:	4b35      	ldr	r3, [pc, #212]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	f003 0304 	and.w	r3, r3, #4
 8000d38:	613b      	str	r3, [r7, #16]
 8000d3a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d42:	2302      	movs	r3, #2
 8000d44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d46:	2303      	movs	r3, #3
 8000d48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4a:	f107 0318 	add.w	r3, r7, #24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	482e      	ldr	r0, [pc, #184]	; (8000e0c <HAL_UART_MspInit+0x120>)
 8000d52:	f000 fa5f 	bl	8001214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d64:	f107 0318 	add.w	r3, r7, #24
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4828      	ldr	r0, [pc, #160]	; (8000e0c <HAL_UART_MspInit+0x120>)
 8000d6c:	f000 fa52 	bl	8001214 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d70:	2200      	movs	r2, #0
 8000d72:	2100      	movs	r1, #0
 8000d74:	2025      	movs	r0, #37	; 0x25
 8000d76:	f000 f99e 	bl	80010b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d7a:	2025      	movs	r0, #37	; 0x25
 8000d7c:	f000 f9b7 	bl	80010ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d80:	e03c      	b.n	8000dfc <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART2)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a22      	ldr	r2, [pc, #136]	; (8000e10 <HAL_UART_MspInit+0x124>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d137      	bne.n	8000dfc <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d8c:	4b1e      	ldr	r3, [pc, #120]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000d8e:	69db      	ldr	r3, [r3, #28]
 8000d90:	4a1d      	ldr	r2, [pc, #116]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000d92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d96:	61d3      	str	r3, [r2, #28]
 8000d98:	4b1b      	ldr	r3, [pc, #108]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000d9a:	69db      	ldr	r3, [r3, #28]
 8000d9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000da0:	60fb      	str	r3, [r7, #12]
 8000da2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da4:	4b18      	ldr	r3, [pc, #96]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	4a17      	ldr	r2, [pc, #92]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000daa:	f043 0304 	orr.w	r3, r3, #4
 8000dae:	6193      	str	r3, [r2, #24]
 8000db0:	4b15      	ldr	r3, [pc, #84]	; (8000e08 <HAL_UART_MspInit+0x11c>)
 8000db2:	699b      	ldr	r3, [r3, #24]
 8000db4:	f003 0304 	and.w	r3, r3, #4
 8000db8:	60bb      	str	r3, [r7, #8]
 8000dba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dbc:	2304      	movs	r3, #4
 8000dbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc8:	f107 0318 	add.w	r3, r7, #24
 8000dcc:	4619      	mov	r1, r3
 8000dce:	480f      	ldr	r0, [pc, #60]	; (8000e0c <HAL_UART_MspInit+0x120>)
 8000dd0:	f000 fa20 	bl	8001214 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dd4:	2308      	movs	r3, #8
 8000dd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de0:	f107 0318 	add.w	r3, r7, #24
 8000de4:	4619      	mov	r1, r3
 8000de6:	4809      	ldr	r0, [pc, #36]	; (8000e0c <HAL_UART_MspInit+0x120>)
 8000de8:	f000 fa14 	bl	8001214 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000dec:	2200      	movs	r2, #0
 8000dee:	2100      	movs	r1, #0
 8000df0:	2026      	movs	r0, #38	; 0x26
 8000df2:	f000 f960 	bl	80010b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000df6:	2026      	movs	r0, #38	; 0x26
 8000df8:	f000 f979 	bl	80010ee <HAL_NVIC_EnableIRQ>
}
 8000dfc:	bf00      	nop
 8000dfe:	3728      	adds	r7, #40	; 0x28
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40013800 	.word	0x40013800
 8000e08:	40021000 	.word	0x40021000
 8000e0c:	40010800 	.word	0x40010800
 8000e10:	40004400 	.word	0x40004400

08000e14 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000e14:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000e16:	e003      	b.n	8000e20 <LoopCopyDataInit>

08000e18 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000e18:	4b0b      	ldr	r3, [pc, #44]	; (8000e48 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000e1a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000e1c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000e1e:	3104      	adds	r1, #4

08000e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000e20:	480a      	ldr	r0, [pc, #40]	; (8000e4c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000e22:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000e24:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000e26:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000e28:	d3f6      	bcc.n	8000e18 <CopyDataInit>
  ldr r2, =_sbss
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	; (8000e54 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000e2c:	e002      	b.n	8000e34 <LoopFillZerobss>

08000e2e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000e2e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000e30:	f842 3b04 	str.w	r3, [r2], #4

08000e34 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000e36:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000e38:	d3f9      	bcc.n	8000e2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e3a:	f7ff fdaf 	bl	800099c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e3e:	f004 fe5d 	bl	8005afc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e42:	f7ff fa0b 	bl	800025c <main>
  bx lr
 8000e46:	4770      	bx	lr
  ldr r3, =_sidata
 8000e48:	08007150 	.word	0x08007150
  ldr r0, =_sdata
 8000e4c:	20000004 	.word	0x20000004
  ldr r3, =_edata
 8000e50:	20000088 	.word	0x20000088
  ldr r2, =_sbss
 8000e54:	20000088 	.word	0x20000088
  ldr r3, = _ebss
 8000e58:	20000d68 	.word	0x20000d68

08000e5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e5c:	e7fe      	b.n	8000e5c <ADC1_2_IRQHandler>
	...

08000e60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e64:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <HAL_Init+0x28>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a07      	ldr	r2, [pc, #28]	; (8000e88 <HAL_Init+0x28>)
 8000e6a:	f043 0310 	orr.w	r3, r3, #16
 8000e6e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e70:	2003      	movs	r0, #3
 8000e72:	f000 f915 	bl	80010a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e76:	2000      	movs	r0, #0
 8000e78:	f7ff fc3c 	bl	80006f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e7c:	f7ff fbf6 	bl	800066c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40022000 	.word	0x40022000

08000e8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_IncTick+0x1c>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b05      	ldr	r3, [pc, #20]	; (8000eac <HAL_IncTick+0x20>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	4a03      	ldr	r2, [pc, #12]	; (8000eac <HAL_IncTick+0x20>)
 8000e9e:	6013      	str	r3, [r2, #0]
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bc80      	pop	{r7}
 8000ea6:	4770      	bx	lr
 8000ea8:	2000000c 	.word	0x2000000c
 8000eac:	200006cc 	.word	0x200006cc

08000eb0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb4:	4b02      	ldr	r3, [pc, #8]	; (8000ec0 <HAL_GetTick+0x10>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	200006cc 	.word	0x200006cc

08000ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ecc:	f7ff fff0 	bl	8000eb0 <HAL_GetTick>
 8000ed0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000edc:	d005      	beq.n	8000eea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ede:	4b09      	ldr	r3, [pc, #36]	; (8000f04 <HAL_Delay+0x40>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000eea:	bf00      	nop
 8000eec:	f7ff ffe0 	bl	8000eb0 <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	68fa      	ldr	r2, [r7, #12]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d8f7      	bhi.n	8000eec <HAL_Delay+0x28>
  {
  }
}
 8000efc:	bf00      	nop
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	2000000c 	.word	0x2000000c

08000f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f003 0307 	and.w	r3, r3, #7
 8000f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f18:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <__NVIC_SetPriorityGrouping+0x44>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f1e:	68ba      	ldr	r2, [r7, #8]
 8000f20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f24:	4013      	ands	r3, r2
 8000f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f3a:	4a04      	ldr	r2, [pc, #16]	; (8000f4c <__NVIC_SetPriorityGrouping+0x44>)
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	60d3      	str	r3, [r2, #12]
}
 8000f40:	bf00      	nop
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f54:	4b04      	ldr	r3, [pc, #16]	; (8000f68 <__NVIC_GetPriorityGrouping+0x18>)
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	0a1b      	lsrs	r3, r3, #8
 8000f5a:	f003 0307 	and.w	r3, r3, #7
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bc80      	pop	{r7}
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	e000ed00 	.word	0xe000ed00

08000f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	db0b      	blt.n	8000f96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	f003 021f 	and.w	r2, r3, #31
 8000f84:	4906      	ldr	r1, [pc, #24]	; (8000fa0 <__NVIC_EnableIRQ+0x34>)
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	095b      	lsrs	r3, r3, #5
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr
 8000fa0:	e000e100 	.word	0xe000e100

08000fa4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	db10      	blt.n	8000fd8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	f003 021f 	and.w	r2, r3, #31
 8000fbc:	4909      	ldr	r1, [pc, #36]	; (8000fe4 <__NVIC_DisableIRQ+0x40>)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	095b      	lsrs	r3, r3, #5
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fca:	3320      	adds	r3, #32
 8000fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000fd0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000fd4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000e100 	.word	0xe000e100

08000fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	6039      	str	r1, [r7, #0]
 8000ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	db0a      	blt.n	8001012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	490c      	ldr	r1, [pc, #48]	; (8001034 <__NVIC_SetPriority+0x4c>)
 8001002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001006:	0112      	lsls	r2, r2, #4
 8001008:	b2d2      	uxtb	r2, r2
 800100a:	440b      	add	r3, r1
 800100c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001010:	e00a      	b.n	8001028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	b2da      	uxtb	r2, r3
 8001016:	4908      	ldr	r1, [pc, #32]	; (8001038 <__NVIC_SetPriority+0x50>)
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	f003 030f 	and.w	r3, r3, #15
 800101e:	3b04      	subs	r3, #4
 8001020:	0112      	lsls	r2, r2, #4
 8001022:	b2d2      	uxtb	r2, r2
 8001024:	440b      	add	r3, r1
 8001026:	761a      	strb	r2, [r3, #24]
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000e100 	.word	0xe000e100
 8001038:	e000ed00 	.word	0xe000ed00

0800103c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800103c:	b480      	push	{r7}
 800103e:	b089      	sub	sp, #36	; 0x24
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	f1c3 0307 	rsb	r3, r3, #7
 8001056:	2b04      	cmp	r3, #4
 8001058:	bf28      	it	cs
 800105a:	2304      	movcs	r3, #4
 800105c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	3304      	adds	r3, #4
 8001062:	2b06      	cmp	r3, #6
 8001064:	d902      	bls.n	800106c <NVIC_EncodePriority+0x30>
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3b03      	subs	r3, #3
 800106a:	e000      	b.n	800106e <NVIC_EncodePriority+0x32>
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001070:	f04f 32ff 	mov.w	r2, #4294967295
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	43da      	mvns	r2, r3
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	401a      	ands	r2, r3
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001084:	f04f 31ff 	mov.w	r1, #4294967295
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	fa01 f303 	lsl.w	r3, r1, r3
 800108e:	43d9      	mvns	r1, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001094:	4313      	orrs	r3, r2
         );
}
 8001096:	4618      	mov	r0, r3
 8001098:	3724      	adds	r7, #36	; 0x24
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr

080010a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ff2d 	bl	8000f08 <__NVIC_SetPriorityGrouping>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b086      	sub	sp, #24
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4603      	mov	r3, r0
 80010be:	60b9      	str	r1, [r7, #8]
 80010c0:	607a      	str	r2, [r7, #4]
 80010c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010c8:	f7ff ff42 	bl	8000f50 <__NVIC_GetPriorityGrouping>
 80010cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	68b9      	ldr	r1, [r7, #8]
 80010d2:	6978      	ldr	r0, [r7, #20]
 80010d4:	f7ff ffb2 	bl	800103c <NVIC_EncodePriority>
 80010d8:	4602      	mov	r2, r0
 80010da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010de:	4611      	mov	r1, r2
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff ff81 	bl	8000fe8 <__NVIC_SetPriority>
}
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b082      	sub	sp, #8
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	4603      	mov	r3, r0
 80010f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff ff35 	bl	8000f6c <__NVIC_EnableIRQ>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b082      	sub	sp, #8
 800110e:	af00      	add	r7, sp, #0
 8001110:	4603      	mov	r3, r0
 8001112:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff ff43 	bl	8000fa4 <__NVIC_DisableIRQ>
}
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
	...

08001128 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001130:	2300      	movs	r3, #0
 8001132:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800113a:	2b02      	cmp	r3, #2
 800113c:	d005      	beq.n	800114a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2204      	movs	r2, #4
 8001142:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	e051      	b.n	80011ee <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f022 020e 	bic.w	r2, r2, #14
 8001158:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f022 0201 	bic.w	r2, r2, #1
 8001168:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a22      	ldr	r2, [pc, #136]	; (80011f8 <HAL_DMA_Abort_IT+0xd0>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d029      	beq.n	80011c8 <HAL_DMA_Abort_IT+0xa0>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a20      	ldr	r2, [pc, #128]	; (80011fc <HAL_DMA_Abort_IT+0xd4>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d022      	beq.n	80011c4 <HAL_DMA_Abort_IT+0x9c>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a1f      	ldr	r2, [pc, #124]	; (8001200 <HAL_DMA_Abort_IT+0xd8>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d01a      	beq.n	80011be <HAL_DMA_Abort_IT+0x96>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a1d      	ldr	r2, [pc, #116]	; (8001204 <HAL_DMA_Abort_IT+0xdc>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d012      	beq.n	80011b8 <HAL_DMA_Abort_IT+0x90>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a1c      	ldr	r2, [pc, #112]	; (8001208 <HAL_DMA_Abort_IT+0xe0>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d00a      	beq.n	80011b2 <HAL_DMA_Abort_IT+0x8a>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a1a      	ldr	r2, [pc, #104]	; (800120c <HAL_DMA_Abort_IT+0xe4>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d102      	bne.n	80011ac <HAL_DMA_Abort_IT+0x84>
 80011a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011aa:	e00e      	b.n	80011ca <HAL_DMA_Abort_IT+0xa2>
 80011ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011b0:	e00b      	b.n	80011ca <HAL_DMA_Abort_IT+0xa2>
 80011b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011b6:	e008      	b.n	80011ca <HAL_DMA_Abort_IT+0xa2>
 80011b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011bc:	e005      	b.n	80011ca <HAL_DMA_Abort_IT+0xa2>
 80011be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011c2:	e002      	b.n	80011ca <HAL_DMA_Abort_IT+0xa2>
 80011c4:	2310      	movs	r3, #16
 80011c6:	e000      	b.n	80011ca <HAL_DMA_Abort_IT+0xa2>
 80011c8:	2301      	movs	r3, #1
 80011ca:	4a11      	ldr	r2, [pc, #68]	; (8001210 <HAL_DMA_Abort_IT+0xe8>)
 80011cc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2201      	movs	r2, #1
 80011d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d003      	beq.n	80011ee <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	4798      	blx	r3
    } 
  }
  return status;
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40020008 	.word	0x40020008
 80011fc:	4002001c 	.word	0x4002001c
 8001200:	40020030 	.word	0x40020030
 8001204:	40020044 	.word	0x40020044
 8001208:	40020058 	.word	0x40020058
 800120c:	4002006c 	.word	0x4002006c
 8001210:	40020000 	.word	0x40020000

08001214 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001214:	b480      	push	{r7}
 8001216:	b08b      	sub	sp, #44	; 0x2c
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800121e:	2300      	movs	r3, #0
 8001220:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001222:	2300      	movs	r3, #0
 8001224:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001226:	e127      	b.n	8001478 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001228:	2201      	movs	r2, #1
 800122a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	69fa      	ldr	r2, [r7, #28]
 8001238:	4013      	ands	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	429a      	cmp	r2, r3
 8001242:	f040 8116 	bne.w	8001472 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b12      	cmp	r3, #18
 800124c:	d034      	beq.n	80012b8 <HAL_GPIO_Init+0xa4>
 800124e:	2b12      	cmp	r3, #18
 8001250:	d80d      	bhi.n	800126e <HAL_GPIO_Init+0x5a>
 8001252:	2b02      	cmp	r3, #2
 8001254:	d02b      	beq.n	80012ae <HAL_GPIO_Init+0x9a>
 8001256:	2b02      	cmp	r3, #2
 8001258:	d804      	bhi.n	8001264 <HAL_GPIO_Init+0x50>
 800125a:	2b00      	cmp	r3, #0
 800125c:	d031      	beq.n	80012c2 <HAL_GPIO_Init+0xae>
 800125e:	2b01      	cmp	r3, #1
 8001260:	d01c      	beq.n	800129c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001262:	e048      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001264:	2b03      	cmp	r3, #3
 8001266:	d043      	beq.n	80012f0 <HAL_GPIO_Init+0xdc>
 8001268:	2b11      	cmp	r3, #17
 800126a:	d01b      	beq.n	80012a4 <HAL_GPIO_Init+0x90>
          break;
 800126c:	e043      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800126e:	4a89      	ldr	r2, [pc, #548]	; (8001494 <HAL_GPIO_Init+0x280>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d026      	beq.n	80012c2 <HAL_GPIO_Init+0xae>
 8001274:	4a87      	ldr	r2, [pc, #540]	; (8001494 <HAL_GPIO_Init+0x280>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d806      	bhi.n	8001288 <HAL_GPIO_Init+0x74>
 800127a:	4a87      	ldr	r2, [pc, #540]	; (8001498 <HAL_GPIO_Init+0x284>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d020      	beq.n	80012c2 <HAL_GPIO_Init+0xae>
 8001280:	4a86      	ldr	r2, [pc, #536]	; (800149c <HAL_GPIO_Init+0x288>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d01d      	beq.n	80012c2 <HAL_GPIO_Init+0xae>
          break;
 8001286:	e036      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001288:	4a85      	ldr	r2, [pc, #532]	; (80014a0 <HAL_GPIO_Init+0x28c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d019      	beq.n	80012c2 <HAL_GPIO_Init+0xae>
 800128e:	4a85      	ldr	r2, [pc, #532]	; (80014a4 <HAL_GPIO_Init+0x290>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d016      	beq.n	80012c2 <HAL_GPIO_Init+0xae>
 8001294:	4a84      	ldr	r2, [pc, #528]	; (80014a8 <HAL_GPIO_Init+0x294>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d013      	beq.n	80012c2 <HAL_GPIO_Init+0xae>
          break;
 800129a:	e02c      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	623b      	str	r3, [r7, #32]
          break;
 80012a2:	e028      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	3304      	adds	r3, #4
 80012aa:	623b      	str	r3, [r7, #32]
          break;
 80012ac:	e023      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	68db      	ldr	r3, [r3, #12]
 80012b2:	3308      	adds	r3, #8
 80012b4:	623b      	str	r3, [r7, #32]
          break;
 80012b6:	e01e      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	330c      	adds	r3, #12
 80012be:	623b      	str	r3, [r7, #32]
          break;
 80012c0:	e019      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d102      	bne.n	80012d0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012ca:	2304      	movs	r3, #4
 80012cc:	623b      	str	r3, [r7, #32]
          break;
 80012ce:	e012      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d105      	bne.n	80012e4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012d8:	2308      	movs	r3, #8
 80012da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	69fa      	ldr	r2, [r7, #28]
 80012e0:	611a      	str	r2, [r3, #16]
          break;
 80012e2:	e008      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012e4:	2308      	movs	r3, #8
 80012e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	69fa      	ldr	r2, [r7, #28]
 80012ec:	615a      	str	r2, [r3, #20]
          break;
 80012ee:	e002      	b.n	80012f6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80012f0:	2300      	movs	r3, #0
 80012f2:	623b      	str	r3, [r7, #32]
          break;
 80012f4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	2bff      	cmp	r3, #255	; 0xff
 80012fa:	d801      	bhi.n	8001300 <HAL_GPIO_Init+0xec>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	e001      	b.n	8001304 <HAL_GPIO_Init+0xf0>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3304      	adds	r3, #4
 8001304:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	2bff      	cmp	r3, #255	; 0xff
 800130a:	d802      	bhi.n	8001312 <HAL_GPIO_Init+0xfe>
 800130c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	e002      	b.n	8001318 <HAL_GPIO_Init+0x104>
 8001312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001314:	3b08      	subs	r3, #8
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	210f      	movs	r1, #15
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	fa01 f303 	lsl.w	r3, r1, r3
 8001326:	43db      	mvns	r3, r3
 8001328:	401a      	ands	r2, r3
 800132a:	6a39      	ldr	r1, [r7, #32]
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	fa01 f303 	lsl.w	r3, r1, r3
 8001332:	431a      	orrs	r2, r3
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 8096 	beq.w	8001472 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001346:	4b59      	ldr	r3, [pc, #356]	; (80014ac <HAL_GPIO_Init+0x298>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	4a58      	ldr	r2, [pc, #352]	; (80014ac <HAL_GPIO_Init+0x298>)
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	6193      	str	r3, [r2, #24]
 8001352:	4b56      	ldr	r3, [pc, #344]	; (80014ac <HAL_GPIO_Init+0x298>)
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	60bb      	str	r3, [r7, #8]
 800135c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800135e:	4a54      	ldr	r2, [pc, #336]	; (80014b0 <HAL_GPIO_Init+0x29c>)
 8001360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001362:	089b      	lsrs	r3, r3, #2
 8001364:	3302      	adds	r3, #2
 8001366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800136c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136e:	f003 0303 	and.w	r3, r3, #3
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	220f      	movs	r2, #15
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43db      	mvns	r3, r3
 800137c:	68fa      	ldr	r2, [r7, #12]
 800137e:	4013      	ands	r3, r2
 8001380:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a4b      	ldr	r2, [pc, #300]	; (80014b4 <HAL_GPIO_Init+0x2a0>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d013      	beq.n	80013b2 <HAL_GPIO_Init+0x19e>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a4a      	ldr	r2, [pc, #296]	; (80014b8 <HAL_GPIO_Init+0x2a4>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d00d      	beq.n	80013ae <HAL_GPIO_Init+0x19a>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a49      	ldr	r2, [pc, #292]	; (80014bc <HAL_GPIO_Init+0x2a8>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d007      	beq.n	80013aa <HAL_GPIO_Init+0x196>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a48      	ldr	r2, [pc, #288]	; (80014c0 <HAL_GPIO_Init+0x2ac>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d101      	bne.n	80013a6 <HAL_GPIO_Init+0x192>
 80013a2:	2303      	movs	r3, #3
 80013a4:	e006      	b.n	80013b4 <HAL_GPIO_Init+0x1a0>
 80013a6:	2304      	movs	r3, #4
 80013a8:	e004      	b.n	80013b4 <HAL_GPIO_Init+0x1a0>
 80013aa:	2302      	movs	r3, #2
 80013ac:	e002      	b.n	80013b4 <HAL_GPIO_Init+0x1a0>
 80013ae:	2301      	movs	r3, #1
 80013b0:	e000      	b.n	80013b4 <HAL_GPIO_Init+0x1a0>
 80013b2:	2300      	movs	r3, #0
 80013b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013b6:	f002 0203 	and.w	r2, r2, #3
 80013ba:	0092      	lsls	r2, r2, #2
 80013bc:	4093      	lsls	r3, r2
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013c4:	493a      	ldr	r1, [pc, #232]	; (80014b0 <HAL_GPIO_Init+0x29c>)
 80013c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c8:	089b      	lsrs	r3, r3, #2
 80013ca:	3302      	adds	r3, #2
 80013cc:	68fa      	ldr	r2, [r7, #12]
 80013ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d006      	beq.n	80013ec <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013de:	4b39      	ldr	r3, [pc, #228]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	4938      	ldr	r1, [pc, #224]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	600b      	str	r3, [r1, #0]
 80013ea:	e006      	b.n	80013fa <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013ec:	4b35      	ldr	r3, [pc, #212]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	43db      	mvns	r3, r3
 80013f4:	4933      	ldr	r1, [pc, #204]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 80013f6:	4013      	ands	r3, r2
 80013f8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d006      	beq.n	8001414 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001406:	4b2f      	ldr	r3, [pc, #188]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	492e      	ldr	r1, [pc, #184]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	4313      	orrs	r3, r2
 8001410:	604b      	str	r3, [r1, #4]
 8001412:	e006      	b.n	8001422 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001414:	4b2b      	ldr	r3, [pc, #172]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 8001416:	685a      	ldr	r2, [r3, #4]
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	43db      	mvns	r3, r3
 800141c:	4929      	ldr	r1, [pc, #164]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 800141e:	4013      	ands	r3, r2
 8001420:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d006      	beq.n	800143c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800142e:	4b25      	ldr	r3, [pc, #148]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	4924      	ldr	r1, [pc, #144]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	4313      	orrs	r3, r2
 8001438:	608b      	str	r3, [r1, #8]
 800143a:	e006      	b.n	800144a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800143c:	4b21      	ldr	r3, [pc, #132]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	43db      	mvns	r3, r3
 8001444:	491f      	ldr	r1, [pc, #124]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 8001446:	4013      	ands	r3, r2
 8001448:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d006      	beq.n	8001464 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001456:	4b1b      	ldr	r3, [pc, #108]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 8001458:	68da      	ldr	r2, [r3, #12]
 800145a:	491a      	ldr	r1, [pc, #104]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	4313      	orrs	r3, r2
 8001460:	60cb      	str	r3, [r1, #12]
 8001462:	e006      	b.n	8001472 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001464:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 8001466:	68da      	ldr	r2, [r3, #12]
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	43db      	mvns	r3, r3
 800146c:	4915      	ldr	r1, [pc, #84]	; (80014c4 <HAL_GPIO_Init+0x2b0>)
 800146e:	4013      	ands	r3, r2
 8001470:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001474:	3301      	adds	r3, #1
 8001476:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800147e:	fa22 f303 	lsr.w	r3, r2, r3
 8001482:	2b00      	cmp	r3, #0
 8001484:	f47f aed0 	bne.w	8001228 <HAL_GPIO_Init+0x14>
  }
}
 8001488:	bf00      	nop
 800148a:	372c      	adds	r7, #44	; 0x2c
 800148c:	46bd      	mov	sp, r7
 800148e:	bc80      	pop	{r7}
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	10210000 	.word	0x10210000
 8001498:	10110000 	.word	0x10110000
 800149c:	10120000 	.word	0x10120000
 80014a0:	10310000 	.word	0x10310000
 80014a4:	10320000 	.word	0x10320000
 80014a8:	10220000 	.word	0x10220000
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40010000 	.word	0x40010000
 80014b4:	40010800 	.word	0x40010800
 80014b8:	40010c00 	.word	0x40010c00
 80014bc:	40011000 	.word	0x40011000
 80014c0:	40011400 	.word	0x40011400
 80014c4:	40010400 	.word	0x40010400

080014c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	807b      	strh	r3, [r7, #2]
 80014d4:	4613      	mov	r3, r2
 80014d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014d8:	787b      	ldrb	r3, [r7, #1]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014de:	887a      	ldrh	r2, [r7, #2]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80014e4:	e003      	b.n	80014ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80014e6:	887b      	ldrh	r3, [r7, #2]
 80014e8:	041a      	lsls	r2, r3, #16
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	611a      	str	r2, [r3, #16]
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr

080014f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800150a:	887a      	ldrh	r2, [r7, #2]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	4013      	ands	r3, r2
 8001510:	041a      	lsls	r2, r3, #16
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	43d9      	mvns	r1, r3
 8001516:	887b      	ldrh	r3, [r7, #2]
 8001518:	400b      	ands	r3, r1
 800151a:	431a      	orrs	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	611a      	str	r2, [r3, #16]
}
 8001520:	bf00      	nop
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	bc80      	pop	{r7}
 8001528:	4770      	bx	lr
	...

0800152c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e26c      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	2b00      	cmp	r3, #0
 8001548:	f000 8087 	beq.w	800165a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800154c:	4b92      	ldr	r3, [pc, #584]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f003 030c 	and.w	r3, r3, #12
 8001554:	2b04      	cmp	r3, #4
 8001556:	d00c      	beq.n	8001572 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001558:	4b8f      	ldr	r3, [pc, #572]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f003 030c 	and.w	r3, r3, #12
 8001560:	2b08      	cmp	r3, #8
 8001562:	d112      	bne.n	800158a <HAL_RCC_OscConfig+0x5e>
 8001564:	4b8c      	ldr	r3, [pc, #560]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800156c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001570:	d10b      	bne.n	800158a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001572:	4b89      	ldr	r3, [pc, #548]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d06c      	beq.n	8001658 <HAL_RCC_OscConfig+0x12c>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d168      	bne.n	8001658 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e246      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001592:	d106      	bne.n	80015a2 <HAL_RCC_OscConfig+0x76>
 8001594:	4b80      	ldr	r3, [pc, #512]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a7f      	ldr	r2, [pc, #508]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800159a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800159e:	6013      	str	r3, [r2, #0]
 80015a0:	e02e      	b.n	8001600 <HAL_RCC_OscConfig+0xd4>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d10c      	bne.n	80015c4 <HAL_RCC_OscConfig+0x98>
 80015aa:	4b7b      	ldr	r3, [pc, #492]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a7a      	ldr	r2, [pc, #488]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	4b78      	ldr	r3, [pc, #480]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a77      	ldr	r2, [pc, #476]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015c0:	6013      	str	r3, [r2, #0]
 80015c2:	e01d      	b.n	8001600 <HAL_RCC_OscConfig+0xd4>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015cc:	d10c      	bne.n	80015e8 <HAL_RCC_OscConfig+0xbc>
 80015ce:	4b72      	ldr	r3, [pc, #456]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a71      	ldr	r2, [pc, #452]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015d8:	6013      	str	r3, [r2, #0]
 80015da:	4b6f      	ldr	r3, [pc, #444]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a6e      	ldr	r2, [pc, #440]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015e4:	6013      	str	r3, [r2, #0]
 80015e6:	e00b      	b.n	8001600 <HAL_RCC_OscConfig+0xd4>
 80015e8:	4b6b      	ldr	r3, [pc, #428]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a6a      	ldr	r2, [pc, #424]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015f2:	6013      	str	r3, [r2, #0]
 80015f4:	4b68      	ldr	r3, [pc, #416]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a67      	ldr	r2, [pc, #412]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80015fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d013      	beq.n	8001630 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001608:	f7ff fc52 	bl	8000eb0 <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001610:	f7ff fc4e 	bl	8000eb0 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b64      	cmp	r3, #100	; 0x64
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e1fa      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001622:	4b5d      	ldr	r3, [pc, #372]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f0      	beq.n	8001610 <HAL_RCC_OscConfig+0xe4>
 800162e:	e014      	b.n	800165a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001630:	f7ff fc3e 	bl	8000eb0 <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001636:	e008      	b.n	800164a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001638:	f7ff fc3a 	bl	8000eb0 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b64      	cmp	r3, #100	; 0x64
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e1e6      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800164a:	4b53      	ldr	r3, [pc, #332]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1f0      	bne.n	8001638 <HAL_RCC_OscConfig+0x10c>
 8001656:	e000      	b.n	800165a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001658:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d063      	beq.n	800172e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001666:	4b4c      	ldr	r3, [pc, #304]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f003 030c 	and.w	r3, r3, #12
 800166e:	2b00      	cmp	r3, #0
 8001670:	d00b      	beq.n	800168a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001672:	4b49      	ldr	r3, [pc, #292]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f003 030c 	and.w	r3, r3, #12
 800167a:	2b08      	cmp	r3, #8
 800167c:	d11c      	bne.n	80016b8 <HAL_RCC_OscConfig+0x18c>
 800167e:	4b46      	ldr	r3, [pc, #280]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d116      	bne.n	80016b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800168a:	4b43      	ldr	r3, [pc, #268]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d005      	beq.n	80016a2 <HAL_RCC_OscConfig+0x176>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	2b01      	cmp	r3, #1
 800169c:	d001      	beq.n	80016a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e1ba      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016a2:	4b3d      	ldr	r3, [pc, #244]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	4939      	ldr	r1, [pc, #228]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016b6:	e03a      	b.n	800172e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d020      	beq.n	8001702 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016c0:	4b36      	ldr	r3, [pc, #216]	; (800179c <HAL_RCC_OscConfig+0x270>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c6:	f7ff fbf3 	bl	8000eb0 <HAL_GetTick>
 80016ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016cc:	e008      	b.n	80016e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ce:	f7ff fbef 	bl	8000eb0 <HAL_GetTick>
 80016d2:	4602      	mov	r2, r0
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e19b      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e0:	4b2d      	ldr	r3, [pc, #180]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d0f0      	beq.n	80016ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ec:	4b2a      	ldr	r3, [pc, #168]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	695b      	ldr	r3, [r3, #20]
 80016f8:	00db      	lsls	r3, r3, #3
 80016fa:	4927      	ldr	r1, [pc, #156]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	600b      	str	r3, [r1, #0]
 8001700:	e015      	b.n	800172e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001702:	4b26      	ldr	r3, [pc, #152]	; (800179c <HAL_RCC_OscConfig+0x270>)
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001708:	f7ff fbd2 	bl	8000eb0 <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001710:	f7ff fbce 	bl	8000eb0 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e17a      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001722:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d1f0      	bne.n	8001710 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	2b00      	cmp	r3, #0
 8001738:	d03a      	beq.n	80017b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d019      	beq.n	8001776 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001742:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <HAL_RCC_OscConfig+0x274>)
 8001744:	2201      	movs	r2, #1
 8001746:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001748:	f7ff fbb2 	bl	8000eb0 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001750:	f7ff fbae 	bl	8000eb0 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b02      	cmp	r3, #2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e15a      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001762:	4b0d      	ldr	r3, [pc, #52]	; (8001798 <HAL_RCC_OscConfig+0x26c>)
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f0      	beq.n	8001750 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800176e:	2001      	movs	r0, #1
 8001770:	f000 fb0a 	bl	8001d88 <RCC_Delay>
 8001774:	e01c      	b.n	80017b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001776:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <HAL_RCC_OscConfig+0x274>)
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800177c:	f7ff fb98 	bl	8000eb0 <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001782:	e00f      	b.n	80017a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001784:	f7ff fb94 	bl	8000eb0 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d908      	bls.n	80017a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e140      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
 8001796:	bf00      	nop
 8001798:	40021000 	.word	0x40021000
 800179c:	42420000 	.word	0x42420000
 80017a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a4:	4b9e      	ldr	r3, [pc, #632]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80017a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d1e9      	bne.n	8001784 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f000 80a6 	beq.w	800190a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017be:	2300      	movs	r3, #0
 80017c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017c2:	4b97      	ldr	r3, [pc, #604]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80017c4:	69db      	ldr	r3, [r3, #28]
 80017c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d10d      	bne.n	80017ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ce:	4b94      	ldr	r3, [pc, #592]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80017d0:	69db      	ldr	r3, [r3, #28]
 80017d2:	4a93      	ldr	r2, [pc, #588]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80017d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d8:	61d3      	str	r3, [r2, #28]
 80017da:	4b91      	ldr	r3, [pc, #580]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017e6:	2301      	movs	r3, #1
 80017e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ea:	4b8e      	ldr	r3, [pc, #568]	; (8001a24 <HAL_RCC_OscConfig+0x4f8>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d118      	bne.n	8001828 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017f6:	4b8b      	ldr	r3, [pc, #556]	; (8001a24 <HAL_RCC_OscConfig+0x4f8>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a8a      	ldr	r2, [pc, #552]	; (8001a24 <HAL_RCC_OscConfig+0x4f8>)
 80017fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001802:	f7ff fb55 	bl	8000eb0 <HAL_GetTick>
 8001806:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001808:	e008      	b.n	800181c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800180a:	f7ff fb51 	bl	8000eb0 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	2b64      	cmp	r3, #100	; 0x64
 8001816:	d901      	bls.n	800181c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e0fd      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800181c:	4b81      	ldr	r3, [pc, #516]	; (8001a24 <HAL_RCC_OscConfig+0x4f8>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001824:	2b00      	cmp	r3, #0
 8001826:	d0f0      	beq.n	800180a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d106      	bne.n	800183e <HAL_RCC_OscConfig+0x312>
 8001830:	4b7b      	ldr	r3, [pc, #492]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001832:	6a1b      	ldr	r3, [r3, #32]
 8001834:	4a7a      	ldr	r2, [pc, #488]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001836:	f043 0301 	orr.w	r3, r3, #1
 800183a:	6213      	str	r3, [r2, #32]
 800183c:	e02d      	b.n	800189a <HAL_RCC_OscConfig+0x36e>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10c      	bne.n	8001860 <HAL_RCC_OscConfig+0x334>
 8001846:	4b76      	ldr	r3, [pc, #472]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	4a75      	ldr	r2, [pc, #468]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 800184c:	f023 0301 	bic.w	r3, r3, #1
 8001850:	6213      	str	r3, [r2, #32]
 8001852:	4b73      	ldr	r3, [pc, #460]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001854:	6a1b      	ldr	r3, [r3, #32]
 8001856:	4a72      	ldr	r2, [pc, #456]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001858:	f023 0304 	bic.w	r3, r3, #4
 800185c:	6213      	str	r3, [r2, #32]
 800185e:	e01c      	b.n	800189a <HAL_RCC_OscConfig+0x36e>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	2b05      	cmp	r3, #5
 8001866:	d10c      	bne.n	8001882 <HAL_RCC_OscConfig+0x356>
 8001868:	4b6d      	ldr	r3, [pc, #436]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 800186a:	6a1b      	ldr	r3, [r3, #32]
 800186c:	4a6c      	ldr	r2, [pc, #432]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 800186e:	f043 0304 	orr.w	r3, r3, #4
 8001872:	6213      	str	r3, [r2, #32]
 8001874:	4b6a      	ldr	r3, [pc, #424]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001876:	6a1b      	ldr	r3, [r3, #32]
 8001878:	4a69      	ldr	r2, [pc, #420]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	6213      	str	r3, [r2, #32]
 8001880:	e00b      	b.n	800189a <HAL_RCC_OscConfig+0x36e>
 8001882:	4b67      	ldr	r3, [pc, #412]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001884:	6a1b      	ldr	r3, [r3, #32]
 8001886:	4a66      	ldr	r2, [pc, #408]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001888:	f023 0301 	bic.w	r3, r3, #1
 800188c:	6213      	str	r3, [r2, #32]
 800188e:	4b64      	ldr	r3, [pc, #400]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001890:	6a1b      	ldr	r3, [r3, #32]
 8001892:	4a63      	ldr	r2, [pc, #396]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001894:	f023 0304 	bic.w	r3, r3, #4
 8001898:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d015      	beq.n	80018ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018a2:	f7ff fb05 	bl	8000eb0 <HAL_GetTick>
 80018a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018a8:	e00a      	b.n	80018c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018aa:	f7ff fb01 	bl	8000eb0 <HAL_GetTick>
 80018ae:	4602      	mov	r2, r0
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d901      	bls.n	80018c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e0ab      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c0:	4b57      	ldr	r3, [pc, #348]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80018c2:	6a1b      	ldr	r3, [r3, #32]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d0ee      	beq.n	80018aa <HAL_RCC_OscConfig+0x37e>
 80018cc:	e014      	b.n	80018f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ce:	f7ff faef 	bl	8000eb0 <HAL_GetTick>
 80018d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d4:	e00a      	b.n	80018ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018d6:	f7ff faeb 	bl	8000eb0 <HAL_GetTick>
 80018da:	4602      	mov	r2, r0
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e095      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018ec:	4b4c      	ldr	r3, [pc, #304]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80018ee:	6a1b      	ldr	r3, [r3, #32]
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d1ee      	bne.n	80018d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80018f8:	7dfb      	ldrb	r3, [r7, #23]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d105      	bne.n	800190a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018fe:	4b48      	ldr	r3, [pc, #288]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	4a47      	ldr	r2, [pc, #284]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001904:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001908:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 8081 	beq.w	8001a16 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001914:	4b42      	ldr	r3, [pc, #264]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f003 030c 	and.w	r3, r3, #12
 800191c:	2b08      	cmp	r3, #8
 800191e:	d061      	beq.n	80019e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69db      	ldr	r3, [r3, #28]
 8001924:	2b02      	cmp	r3, #2
 8001926:	d146      	bne.n	80019b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001928:	4b3f      	ldr	r3, [pc, #252]	; (8001a28 <HAL_RCC_OscConfig+0x4fc>)
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192e:	f7ff fabf 	bl	8000eb0 <HAL_GetTick>
 8001932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001936:	f7ff fabb 	bl	8000eb0 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b02      	cmp	r3, #2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e067      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001948:	4b35      	ldr	r3, [pc, #212]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1f0      	bne.n	8001936 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a1b      	ldr	r3, [r3, #32]
 8001958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800195c:	d108      	bne.n	8001970 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800195e:	4b30      	ldr	r3, [pc, #192]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	492d      	ldr	r1, [pc, #180]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 800196c:	4313      	orrs	r3, r2
 800196e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001970:	4b2b      	ldr	r3, [pc, #172]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a19      	ldr	r1, [r3, #32]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001980:	430b      	orrs	r3, r1
 8001982:	4927      	ldr	r1, [pc, #156]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 8001984:	4313      	orrs	r3, r2
 8001986:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001988:	4b27      	ldr	r3, [pc, #156]	; (8001a28 <HAL_RCC_OscConfig+0x4fc>)
 800198a:	2201      	movs	r2, #1
 800198c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198e:	f7ff fa8f 	bl	8000eb0 <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001994:	e008      	b.n	80019a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001996:	f7ff fa8b 	bl	8000eb0 <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e037      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019a8:	4b1d      	ldr	r3, [pc, #116]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d0f0      	beq.n	8001996 <HAL_RCC_OscConfig+0x46a>
 80019b4:	e02f      	b.n	8001a16 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b6:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <HAL_RCC_OscConfig+0x4fc>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019bc:	f7ff fa78 	bl	8000eb0 <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c2:	e008      	b.n	80019d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c4:	f7ff fa74 	bl	8000eb0 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e020      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d6:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1f0      	bne.n	80019c4 <HAL_RCC_OscConfig+0x498>
 80019e2:	e018      	b.n	8001a16 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d101      	bne.n	80019f0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e013      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019f0:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <HAL_RCC_OscConfig+0x4f4>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d106      	bne.n	8001a12 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d001      	beq.n	8001a16 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e000      	b.n	8001a18 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40021000 	.word	0x40021000
 8001a24:	40007000 	.word	0x40007000
 8001a28:	42420060 	.word	0x42420060

08001a2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d101      	bne.n	8001a40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e0d0      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a40:	4b6a      	ldr	r3, [pc, #424]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d910      	bls.n	8001a70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a4e:	4b67      	ldr	r3, [pc, #412]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f023 0207 	bic.w	r2, r3, #7
 8001a56:	4965      	ldr	r1, [pc, #404]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a5e:	4b63      	ldr	r3, [pc, #396]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d001      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e0b8      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d020      	beq.n	8001abe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d005      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a88:	4b59      	ldr	r3, [pc, #356]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	4a58      	ldr	r2, [pc, #352]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a8e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001a92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d005      	beq.n	8001aac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001aa0:	4b53      	ldr	r3, [pc, #332]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	4a52      	ldr	r2, [pc, #328]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001aaa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aac:	4b50      	ldr	r3, [pc, #320]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	494d      	ldr	r1, [pc, #308]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d040      	beq.n	8001b4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d107      	bne.n	8001ae2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad2:	4b47      	ldr	r3, [pc, #284]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d115      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e07f      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d107      	bne.n	8001afa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aea:	4b41      	ldr	r3, [pc, #260]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d109      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e073      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001afa:	4b3d      	ldr	r3, [pc, #244]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e06b      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b0a:	4b39      	ldr	r3, [pc, #228]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f023 0203 	bic.w	r2, r3, #3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	4936      	ldr	r1, [pc, #216]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b1c:	f7ff f9c8 	bl	8000eb0 <HAL_GetTick>
 8001b20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b22:	e00a      	b.n	8001b3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b24:	f7ff f9c4 	bl	8000eb0 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e053      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b3a:	4b2d      	ldr	r3, [pc, #180]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 020c 	and.w	r2, r3, #12
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d1eb      	bne.n	8001b24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b4c:	4b27      	ldr	r3, [pc, #156]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d210      	bcs.n	8001b7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b5a:	4b24      	ldr	r3, [pc, #144]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f023 0207 	bic.w	r2, r3, #7
 8001b62:	4922      	ldr	r1, [pc, #136]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b6a:	4b20      	ldr	r3, [pc, #128]	; (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d001      	beq.n	8001b7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e032      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d008      	beq.n	8001b9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b88:	4b19      	ldr	r3, [pc, #100]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	4916      	ldr	r1, [pc, #88]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d009      	beq.n	8001bba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ba6:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	00db      	lsls	r3, r3, #3
 8001bb4:	490e      	ldr	r1, [pc, #56]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bba:	f000 f821 	bl	8001c00 <HAL_RCC_GetSysClockFreq>
 8001bbe:	4601      	mov	r1, r0
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	091b      	lsrs	r3, r3, #4
 8001bc6:	f003 030f 	and.w	r3, r3, #15
 8001bca:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8001bcc:	5cd3      	ldrb	r3, [r2, r3]
 8001bce:	fa21 f303 	lsr.w	r3, r1, r3
 8001bd2:	4a09      	ldr	r2, [pc, #36]	; (8001bf8 <HAL_RCC_ClockConfig+0x1cc>)
 8001bd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001bd6:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <HAL_RCC_ClockConfig+0x1d0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fd8a 	bl	80006f4 <HAL_InitTick>

  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40022000 	.word	0x40022000
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	08007068 	.word	0x08007068
 8001bf8:	20000004 	.word	0x20000004
 8001bfc:	20000008 	.word	0x20000008

08001c00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c00:	b490      	push	{r4, r7}
 8001c02:	b08a      	sub	sp, #40	; 0x28
 8001c04:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c06:	4b2a      	ldr	r3, [pc, #168]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001c08:	1d3c      	adds	r4, r7, #4
 8001c0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c10:	4b28      	ldr	r3, [pc, #160]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c16:	2300      	movs	r3, #0
 8001c18:	61fb      	str	r3, [r7, #28]
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61bb      	str	r3, [r7, #24]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	627b      	str	r3, [r7, #36]	; 0x24
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c2a:	4b23      	ldr	r3, [pc, #140]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f003 030c 	and.w	r3, r3, #12
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	d002      	beq.n	8001c40 <HAL_RCC_GetSysClockFreq+0x40>
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d003      	beq.n	8001c46 <HAL_RCC_GetSysClockFreq+0x46>
 8001c3e:	e02d      	b.n	8001c9c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c40:	4b1e      	ldr	r3, [pc, #120]	; (8001cbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c42:	623b      	str	r3, [r7, #32]
      break;
 8001c44:	e02d      	b.n	8001ca2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	0c9b      	lsrs	r3, r3, #18
 8001c4a:	f003 030f 	and.w	r3, r3, #15
 8001c4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c52:	4413      	add	r3, r2
 8001c54:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c58:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d013      	beq.n	8001c8c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c64:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	0c5b      	lsrs	r3, r3, #17
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c72:	4413      	add	r3, r2
 8001c74:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001c78:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	4a0f      	ldr	r2, [pc, #60]	; (8001cbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c7e:	fb02 f203 	mul.w	r2, r2, r3
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c88:	627b      	str	r3, [r7, #36]	; 0x24
 8001c8a:	e004      	b.n	8001c96 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	4a0c      	ldr	r2, [pc, #48]	; (8001cc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c90:	fb02 f303 	mul.w	r3, r2, r3
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c98:	623b      	str	r3, [r7, #32]
      break;
 8001c9a:	e002      	b.n	8001ca2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c9c:	4b07      	ldr	r3, [pc, #28]	; (8001cbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c9e:	623b      	str	r3, [r7, #32]
      break;
 8001ca0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ca2:	6a3b      	ldr	r3, [r7, #32]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3728      	adds	r7, #40	; 0x28
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bc90      	pop	{r4, r7}
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	08006dd0 	.word	0x08006dd0
 8001cb4:	08006de0 	.word	0x08006de0
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	007a1200 	.word	0x007a1200
 8001cc0:	003d0900 	.word	0x003d0900

08001cc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc8:	4b02      	ldr	r3, [pc, #8]	; (8001cd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cca:	681b      	ldr	r3, [r3, #0]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	20000004 	.word	0x20000004

08001cd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cdc:	f7ff fff2 	bl	8001cc4 <HAL_RCC_GetHCLKFreq>
 8001ce0:	4601      	mov	r1, r0
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	0a1b      	lsrs	r3, r3, #8
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	4a03      	ldr	r2, [pc, #12]	; (8001cfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cee:	5cd3      	ldrb	r3, [r2, r3]
 8001cf0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	08007078 	.word	0x08007078

08001d00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d04:	f7ff ffde 	bl	8001cc4 <HAL_RCC_GetHCLKFreq>
 8001d08:	4601      	mov	r1, r0
 8001d0a:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	0adb      	lsrs	r3, r3, #11
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	4a03      	ldr	r2, [pc, #12]	; (8001d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d16:	5cd3      	ldrb	r3, [r2, r3]
 8001d18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40021000 	.word	0x40021000
 8001d24:	08007078 	.word	0x08007078

08001d28 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	220f      	movs	r2, #15
 8001d36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d38:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <HAL_RCC_GetClockConfig+0x58>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 0203 	and.w	r2, r3, #3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d44:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <HAL_RCC_GetClockConfig+0x58>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <HAL_RCC_GetClockConfig+0x58>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001d5c:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <HAL_RCC_GetClockConfig+0x58>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	08db      	lsrs	r3, r3, #3
 8001d62:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_RCC_GetClockConfig+0x5c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0207 	and.w	r2, r3, #7
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr
 8001d80:	40021000 	.word	0x40021000
 8001d84:	40022000 	.word	0x40022000

08001d88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d90:	4b0a      	ldr	r3, [pc, #40]	; (8001dbc <RCC_Delay+0x34>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a0a      	ldr	r2, [pc, #40]	; (8001dc0 <RCC_Delay+0x38>)
 8001d96:	fba2 2303 	umull	r2, r3, r2, r3
 8001d9a:	0a5b      	lsrs	r3, r3, #9
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	fb02 f303 	mul.w	r3, r2, r3
 8001da2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001da4:	bf00      	nop
  }
  while (Delay --);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	1e5a      	subs	r2, r3, #1
 8001daa:	60fa      	str	r2, [r7, #12]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d1f9      	bne.n	8001da4 <RCC_Delay+0x1c>
}
 8001db0:	bf00      	nop
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	20000004 	.word	0x20000004
 8001dc0:	10624dd3 	.word	0x10624dd3

08001dc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e076      	b.n	8001ec4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d108      	bne.n	8001df0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001de6:	d009      	beq.n	8001dfc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	61da      	str	r2, [r3, #28]
 8001dee:	e005      	b.n	8001dfc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d106      	bne.n	8001e1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7fe fbde 	bl	80005d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2202      	movs	r2, #2
 8001e20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001e44:	431a      	orrs	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	f003 0302 	and.w	r3, r3, #2
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	431a      	orrs	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e6c:	431a      	orrs	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e76:	431a      	orrs	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e80:	ea42 0103 	orr.w	r1, r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e88:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	430a      	orrs	r2, r1
 8001e92:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	0c1a      	lsrs	r2, r3, #16
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f002 0204 	and.w	r2, r2, #4
 8001ea2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	69da      	ldr	r2, [r3, #28]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001eb2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b088      	sub	sp, #32
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	603b      	str	r3, [r7, #0]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001edc:	2300      	movs	r3, #0
 8001ede:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d101      	bne.n	8001eee <HAL_SPI_Transmit+0x22>
 8001eea:	2302      	movs	r3, #2
 8001eec:	e126      	b.n	800213c <HAL_SPI_Transmit+0x270>
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ef6:	f7fe ffdb 	bl	8000eb0 <HAL_GetTick>
 8001efa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001efc:	88fb      	ldrh	r3, [r7, #6]
 8001efe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d002      	beq.n	8001f12 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001f10:	e10b      	b.n	800212a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d002      	beq.n	8001f1e <HAL_SPI_Transmit+0x52>
 8001f18:	88fb      	ldrh	r3, [r7, #6]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d102      	bne.n	8001f24 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001f22:	e102      	b.n	800212a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2203      	movs	r2, #3
 8001f28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	68ba      	ldr	r2, [r7, #8]
 8001f36:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	88fa      	ldrh	r2, [r7, #6]
 8001f3c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	88fa      	ldrh	r2, [r7, #6]
 8001f42:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2200      	movs	r2, #0
 8001f48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2200      	movs	r2, #0
 8001f54:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f6a:	d10f      	bne.n	8001f8c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f7a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f8a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f96:	2b40      	cmp	r3, #64	; 0x40
 8001f98:	d007      	beq.n	8001faa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fa8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001fb2:	d14b      	bne.n	800204c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d002      	beq.n	8001fc2 <HAL_SPI_Transmit+0xf6>
 8001fbc:	8afb      	ldrh	r3, [r7, #22]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d13e      	bne.n	8002040 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	881a      	ldrh	r2, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	1c9a      	adds	r2, r3, #2
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001fe6:	e02b      	b.n	8002040 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d112      	bne.n	800201c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	881a      	ldrh	r2, [r3, #0]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	1c9a      	adds	r2, r3, #2
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002010:	b29b      	uxth	r3, r3
 8002012:	3b01      	subs	r3, #1
 8002014:	b29a      	uxth	r2, r3
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	86da      	strh	r2, [r3, #54]	; 0x36
 800201a:	e011      	b.n	8002040 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800201c:	f7fe ff48 	bl	8000eb0 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	429a      	cmp	r2, r3
 800202a:	d803      	bhi.n	8002034 <HAL_SPI_Transmit+0x168>
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002032:	d102      	bne.n	800203a <HAL_SPI_Transmit+0x16e>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d102      	bne.n	8002040 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800203e:	e074      	b.n	800212a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002044:	b29b      	uxth	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1ce      	bne.n	8001fe8 <HAL_SPI_Transmit+0x11c>
 800204a:	e04c      	b.n	80020e6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d002      	beq.n	800205a <HAL_SPI_Transmit+0x18e>
 8002054:	8afb      	ldrh	r3, [r7, #22]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d140      	bne.n	80020dc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	330c      	adds	r3, #12
 8002064:	7812      	ldrb	r2, [r2, #0]
 8002066:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206c:	1c5a      	adds	r2, r3, #1
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002076:	b29b      	uxth	r3, r3
 8002078:	3b01      	subs	r3, #1
 800207a:	b29a      	uxth	r2, r3
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002080:	e02c      	b.n	80020dc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	2b02      	cmp	r3, #2
 800208e:	d113      	bne.n	80020b8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	330c      	adds	r3, #12
 800209a:	7812      	ldrb	r2, [r2, #0]
 800209c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	3b01      	subs	r3, #1
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80020b6:	e011      	b.n	80020dc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80020b8:	f7fe fefa 	bl	8000eb0 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d803      	bhi.n	80020d0 <HAL_SPI_Transmit+0x204>
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ce:	d102      	bne.n	80020d6 <HAL_SPI_Transmit+0x20a>
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d102      	bne.n	80020dc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80020da:	e026      	b.n	800212a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1cd      	bne.n	8002082 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	6839      	ldr	r1, [r7, #0]
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f000 f8b2 	bl	8002254 <SPI_EndRxTxTransaction>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d002      	beq.n	80020fc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2220      	movs	r2, #32
 80020fa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10a      	bne.n	800211a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002104:	2300      	movs	r3, #0
 8002106:	613b      	str	r3, [r7, #16]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	613b      	str	r3, [r7, #16]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800211e:	2b00      	cmp	r3, #0
 8002120:	d002      	beq.n	8002128 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	77fb      	strb	r3, [r7, #31]
 8002126:	e000      	b.n	800212a <HAL_SPI_Transmit+0x25e>
  }

error:
 8002128:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800213a:	7ffb      	ldrb	r3, [r7, #31]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3720      	adds	r7, #32
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b088      	sub	sp, #32
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	603b      	str	r3, [r7, #0]
 8002150:	4613      	mov	r3, r2
 8002152:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002154:	f7fe feac 	bl	8000eb0 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800215c:	1a9b      	subs	r3, r3, r2
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	4413      	add	r3, r2
 8002162:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002164:	f7fe fea4 	bl	8000eb0 <HAL_GetTick>
 8002168:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800216a:	4b39      	ldr	r3, [pc, #228]	; (8002250 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	015b      	lsls	r3, r3, #5
 8002170:	0d1b      	lsrs	r3, r3, #20
 8002172:	69fa      	ldr	r2, [r7, #28]
 8002174:	fb02 f303 	mul.w	r3, r2, r3
 8002178:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800217a:	e054      	b.n	8002226 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002182:	d050      	beq.n	8002226 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002184:	f7fe fe94 	bl	8000eb0 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	69fa      	ldr	r2, [r7, #28]
 8002190:	429a      	cmp	r2, r3
 8002192:	d902      	bls.n	800219a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d13d      	bne.n	8002216 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80021a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80021b2:	d111      	bne.n	80021d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021bc:	d004      	beq.n	80021c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021c6:	d107      	bne.n	80021d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021e0:	d10f      	bne.n	8002202 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002200:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2201      	movs	r2, #1
 8002206:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2200      	movs	r2, #0
 800220e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e017      	b.n	8002246 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800221c:	2300      	movs	r3, #0
 800221e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	3b01      	subs	r3, #1
 8002224:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	4013      	ands	r3, r2
 8002230:	68ba      	ldr	r2, [r7, #8]
 8002232:	429a      	cmp	r2, r3
 8002234:	bf0c      	ite	eq
 8002236:	2301      	moveq	r3, #1
 8002238:	2300      	movne	r3, #0
 800223a:	b2db      	uxtb	r3, r3
 800223c:	461a      	mov	r2, r3
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	429a      	cmp	r2, r3
 8002242:	d19b      	bne.n	800217c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3720      	adds	r7, #32
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000004 	.word	0x20000004

08002254 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af02      	add	r7, sp, #8
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	9300      	str	r3, [sp, #0]
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	2200      	movs	r2, #0
 8002268:	2180      	movs	r1, #128	; 0x80
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f7ff ff6a 	bl	8002144 <SPI_WaitFlagStateUntilTimeout>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d007      	beq.n	8002286 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800227a:	f043 0220 	orr.w	r2, r3, #32
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e000      	b.n	8002288 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002286:	2300      	movs	r3, #0
}
 8002288:	4618      	mov	r0, r3
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e041      	b.n	8002326 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d106      	bne.n	80022bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7fe fc6a 	bl	8000b90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2202      	movs	r2, #2
 80022c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	3304      	adds	r3, #4
 80022cc:	4619      	mov	r1, r3
 80022ce:	4610      	mov	r0, r2
 80022d0:	f000 fc14 	bl	8002afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
	...

08002330 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2b01      	cmp	r3, #1
 8002342:	d001      	beq.n	8002348 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e03a      	b.n	80023be <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2202      	movs	r2, #2
 800234c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0201 	orr.w	r2, r2, #1
 800235e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a18      	ldr	r2, [pc, #96]	; (80023c8 <HAL_TIM_Base_Start_IT+0x98>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d00e      	beq.n	8002388 <HAL_TIM_Base_Start_IT+0x58>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002372:	d009      	beq.n	8002388 <HAL_TIM_Base_Start_IT+0x58>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a14      	ldr	r2, [pc, #80]	; (80023cc <HAL_TIM_Base_Start_IT+0x9c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d004      	beq.n	8002388 <HAL_TIM_Base_Start_IT+0x58>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a13      	ldr	r2, [pc, #76]	; (80023d0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d111      	bne.n	80023ac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2b06      	cmp	r3, #6
 8002398:	d010      	beq.n	80023bc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f042 0201 	orr.w	r2, r2, #1
 80023a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023aa:	e007      	b.n	80023bc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f042 0201 	orr.w	r2, r2, #1
 80023ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr
 80023c8:	40012c00 	.word	0x40012c00
 80023cc:	40000400 	.word	0x40000400
 80023d0:	40000800 	.word	0x40000800

080023d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e041      	b.n	800246a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d106      	bne.n	8002400 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f7fe fba2 	bl	8000b44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2202      	movs	r2, #2
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3304      	adds	r3, #4
 8002410:	4619      	mov	r1, r3
 8002412:	4610      	mov	r0, r2
 8002414:	f000 fb72 	bl	8002afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
	...

08002474 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d109      	bne.n	8002498 <HAL_TIM_PWM_Start+0x24>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b01      	cmp	r3, #1
 800248e:	bf14      	ite	ne
 8002490:	2301      	movne	r3, #1
 8002492:	2300      	moveq	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	e022      	b.n	80024de <HAL_TIM_PWM_Start+0x6a>
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	2b04      	cmp	r3, #4
 800249c:	d109      	bne.n	80024b2 <HAL_TIM_PWM_Start+0x3e>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	bf14      	ite	ne
 80024aa:	2301      	movne	r3, #1
 80024ac:	2300      	moveq	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	e015      	b.n	80024de <HAL_TIM_PWM_Start+0x6a>
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	2b08      	cmp	r3, #8
 80024b6:	d109      	bne.n	80024cc <HAL_TIM_PWM_Start+0x58>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	bf14      	ite	ne
 80024c4:	2301      	movne	r3, #1
 80024c6:	2300      	moveq	r3, #0
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	e008      	b.n	80024de <HAL_TIM_PWM_Start+0x6a>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	bf14      	ite	ne
 80024d8:	2301      	movne	r3, #1
 80024da:	2300      	moveq	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e05e      	b.n	80025a4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d104      	bne.n	80024f6 <HAL_TIM_PWM_Start+0x82>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2202      	movs	r2, #2
 80024f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024f4:	e013      	b.n	800251e <HAL_TIM_PWM_Start+0xaa>
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d104      	bne.n	8002506 <HAL_TIM_PWM_Start+0x92>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2202      	movs	r2, #2
 8002500:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002504:	e00b      	b.n	800251e <HAL_TIM_PWM_Start+0xaa>
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	2b08      	cmp	r3, #8
 800250a:	d104      	bne.n	8002516 <HAL_TIM_PWM_Start+0xa2>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2202      	movs	r2, #2
 8002510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002514:	e003      	b.n	800251e <HAL_TIM_PWM_Start+0xaa>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2202      	movs	r2, #2
 800251a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2201      	movs	r2, #1
 8002524:	6839      	ldr	r1, [r7, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f000 fd68 	bl	8002ffc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a1e      	ldr	r2, [pc, #120]	; (80025ac <HAL_TIM_PWM_Start+0x138>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d107      	bne.n	8002546 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002544:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a18      	ldr	r2, [pc, #96]	; (80025ac <HAL_TIM_PWM_Start+0x138>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d00e      	beq.n	800256e <HAL_TIM_PWM_Start+0xfa>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002558:	d009      	beq.n	800256e <HAL_TIM_PWM_Start+0xfa>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a14      	ldr	r2, [pc, #80]	; (80025b0 <HAL_TIM_PWM_Start+0x13c>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d004      	beq.n	800256e <HAL_TIM_PWM_Start+0xfa>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a12      	ldr	r2, [pc, #72]	; (80025b4 <HAL_TIM_PWM_Start+0x140>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d111      	bne.n	8002592 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 0307 	and.w	r3, r3, #7
 8002578:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2b06      	cmp	r3, #6
 800257e:	d010      	beq.n	80025a2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0201 	orr.w	r2, r2, #1
 800258e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002590:	e007      	b.n	80025a2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f042 0201 	orr.w	r2, r2, #1
 80025a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40012c00 	.word	0x40012c00
 80025b0:	40000400 	.word	0x40000400
 80025b4:	40000800 	.word	0x40000800

080025b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	691b      	ldr	r3, [r3, #16]
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d122      	bne.n	8002614 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d11b      	bne.n	8002614 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f06f 0202 	mvn.w	r2, #2
 80025e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f000 fa62 	bl	8002ac4 <HAL_TIM_IC_CaptureCallback>
 8002600:	e005      	b.n	800260e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f000 fa55 	bl	8002ab2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f000 fa64 	bl	8002ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	2b04      	cmp	r3, #4
 8002620:	d122      	bne.n	8002668 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	2b04      	cmp	r3, #4
 800262e:	d11b      	bne.n	8002668 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f06f 0204 	mvn.w	r2, #4
 8002638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2202      	movs	r2, #2
 800263e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 fa38 	bl	8002ac4 <HAL_TIM_IC_CaptureCallback>
 8002654:	e005      	b.n	8002662 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 fa2b 	bl	8002ab2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 fa3a 	bl	8002ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	f003 0308 	and.w	r3, r3, #8
 8002672:	2b08      	cmp	r3, #8
 8002674:	d122      	bne.n	80026bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	f003 0308 	and.w	r3, r3, #8
 8002680:	2b08      	cmp	r3, #8
 8002682:	d11b      	bne.n	80026bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f06f 0208 	mvn.w	r2, #8
 800268c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2204      	movs	r2, #4
 8002692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f000 fa0e 	bl	8002ac4 <HAL_TIM_IC_CaptureCallback>
 80026a8:	e005      	b.n	80026b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 fa01 	bl	8002ab2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 fa10 	bl	8002ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	f003 0310 	and.w	r3, r3, #16
 80026c6:	2b10      	cmp	r3, #16
 80026c8:	d122      	bne.n	8002710 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	f003 0310 	and.w	r3, r3, #16
 80026d4:	2b10      	cmp	r3, #16
 80026d6:	d11b      	bne.n	8002710 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f06f 0210 	mvn.w	r2, #16
 80026e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2208      	movs	r2, #8
 80026e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f9e4 	bl	8002ac4 <HAL_TIM_IC_CaptureCallback>
 80026fc:	e005      	b.n	800270a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f9d7 	bl	8002ab2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f9e6 	bl	8002ad6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b01      	cmp	r3, #1
 800271c:	d10e      	bne.n	800273c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b01      	cmp	r3, #1
 800272a:	d107      	bne.n	800273c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f06f 0201 	mvn.w	r2, #1
 8002734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7fd fee2 	bl	8000500 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002746:	2b80      	cmp	r3, #128	; 0x80
 8002748:	d10e      	bne.n	8002768 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002754:	2b80      	cmp	r3, #128	; 0x80
 8002756:	d107      	bne.n	8002768 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f000 fd26 	bl	80031b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002772:	2b40      	cmp	r3, #64	; 0x40
 8002774:	d10e      	bne.n	8002794 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002780:	2b40      	cmp	r3, #64	; 0x40
 8002782:	d107      	bne.n	8002794 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800278c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 f9aa 	bl	8002ae8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f003 0320 	and.w	r3, r3, #32
 800279e:	2b20      	cmp	r3, #32
 80027a0:	d10e      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0320 	and.w	r3, r3, #32
 80027ac:	2b20      	cmp	r3, #32
 80027ae:	d107      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0220 	mvn.w	r2, #32
 80027b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 fcf1 	bl	80031a2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027c0:	bf00      	nop
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d101      	bne.n	80027e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80027de:	2302      	movs	r3, #2
 80027e0:	e0ac      	b.n	800293c <HAL_TIM_PWM_ConfigChannel+0x174>
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b0c      	cmp	r3, #12
 80027ee:	f200 809f 	bhi.w	8002930 <HAL_TIM_PWM_ConfigChannel+0x168>
 80027f2:	a201      	add	r2, pc, #4	; (adr r2, 80027f8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80027f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f8:	0800282d 	.word	0x0800282d
 80027fc:	08002931 	.word	0x08002931
 8002800:	08002931 	.word	0x08002931
 8002804:	08002931 	.word	0x08002931
 8002808:	0800286d 	.word	0x0800286d
 800280c:	08002931 	.word	0x08002931
 8002810:	08002931 	.word	0x08002931
 8002814:	08002931 	.word	0x08002931
 8002818:	080028af 	.word	0x080028af
 800281c:	08002931 	.word	0x08002931
 8002820:	08002931 	.word	0x08002931
 8002824:	08002931 	.word	0x08002931
 8002828:	080028ef 	.word	0x080028ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68b9      	ldr	r1, [r7, #8]
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f9c4 	bl	8002bc0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	699a      	ldr	r2, [r3, #24]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0208 	orr.w	r2, r2, #8
 8002846:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	699a      	ldr	r2, [r3, #24]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 0204 	bic.w	r2, r2, #4
 8002856:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6999      	ldr	r1, [r3, #24]
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	691a      	ldr	r2, [r3, #16]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	619a      	str	r2, [r3, #24]
      break;
 800286a:	e062      	b.n	8002932 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68b9      	ldr	r1, [r7, #8]
 8002872:	4618      	mov	r0, r3
 8002874:	f000 fa0a 	bl	8002c8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	699a      	ldr	r2, [r3, #24]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6999      	ldr	r1, [r3, #24]
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	021a      	lsls	r2, r3, #8
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	430a      	orrs	r2, r1
 80028aa:	619a      	str	r2, [r3, #24]
      break;
 80028ac:	e041      	b.n	8002932 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68b9      	ldr	r1, [r7, #8]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f000 fa53 	bl	8002d60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	69da      	ldr	r2, [r3, #28]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 0208 	orr.w	r2, r2, #8
 80028c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	69da      	ldr	r2, [r3, #28]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 0204 	bic.w	r2, r2, #4
 80028d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	69d9      	ldr	r1, [r3, #28]
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	691a      	ldr	r2, [r3, #16]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	61da      	str	r2, [r3, #28]
      break;
 80028ec:	e021      	b.n	8002932 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68b9      	ldr	r1, [r7, #8]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f000 fa9d 	bl	8002e34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69da      	ldr	r2, [r3, #28]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002908:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	69da      	ldr	r2, [r3, #28]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002918:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	69d9      	ldr	r1, [r3, #28]
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	691b      	ldr	r3, [r3, #16]
 8002924:	021a      	lsls	r2, r3, #8
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	430a      	orrs	r2, r1
 800292c:	61da      	str	r2, [r3, #28]
      break;
 800292e:	e000      	b.n	8002932 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002930:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002954:	2b01      	cmp	r3, #1
 8002956:	d101      	bne.n	800295c <HAL_TIM_ConfigClockSource+0x18>
 8002958:	2302      	movs	r3, #2
 800295a:	e0a6      	b.n	8002aaa <HAL_TIM_ConfigClockSource+0x166>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2202      	movs	r2, #2
 8002968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800297a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002982:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68fa      	ldr	r2, [r7, #12]
 800298a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2b40      	cmp	r3, #64	; 0x40
 8002992:	d067      	beq.n	8002a64 <HAL_TIM_ConfigClockSource+0x120>
 8002994:	2b40      	cmp	r3, #64	; 0x40
 8002996:	d80b      	bhi.n	80029b0 <HAL_TIM_ConfigClockSource+0x6c>
 8002998:	2b10      	cmp	r3, #16
 800299a:	d073      	beq.n	8002a84 <HAL_TIM_ConfigClockSource+0x140>
 800299c:	2b10      	cmp	r3, #16
 800299e:	d802      	bhi.n	80029a6 <HAL_TIM_ConfigClockSource+0x62>
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d06f      	beq.n	8002a84 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80029a4:	e078      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80029a6:	2b20      	cmp	r3, #32
 80029a8:	d06c      	beq.n	8002a84 <HAL_TIM_ConfigClockSource+0x140>
 80029aa:	2b30      	cmp	r3, #48	; 0x30
 80029ac:	d06a      	beq.n	8002a84 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80029ae:	e073      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80029b0:	2b70      	cmp	r3, #112	; 0x70
 80029b2:	d00d      	beq.n	80029d0 <HAL_TIM_ConfigClockSource+0x8c>
 80029b4:	2b70      	cmp	r3, #112	; 0x70
 80029b6:	d804      	bhi.n	80029c2 <HAL_TIM_ConfigClockSource+0x7e>
 80029b8:	2b50      	cmp	r3, #80	; 0x50
 80029ba:	d033      	beq.n	8002a24 <HAL_TIM_ConfigClockSource+0xe0>
 80029bc:	2b60      	cmp	r3, #96	; 0x60
 80029be:	d041      	beq.n	8002a44 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80029c0:	e06a      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80029c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029c6:	d066      	beq.n	8002a96 <HAL_TIM_ConfigClockSource+0x152>
 80029c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029cc:	d017      	beq.n	80029fe <HAL_TIM_ConfigClockSource+0xba>
      break;
 80029ce:	e063      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6818      	ldr	r0, [r3, #0]
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	6899      	ldr	r1, [r3, #8]
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	f000 faed 	bl	8002fbe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029f2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	68fa      	ldr	r2, [r7, #12]
 80029fa:	609a      	str	r2, [r3, #8]
      break;
 80029fc:	e04c      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6818      	ldr	r0, [r3, #0]
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	6899      	ldr	r1, [r3, #8]
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f000 fad6 	bl	8002fbe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a20:	609a      	str	r2, [r3, #8]
      break;
 8002a22:	e039      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6818      	ldr	r0, [r3, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	6859      	ldr	r1, [r3, #4]
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	461a      	mov	r2, r3
 8002a32:	f000 fa4d 	bl	8002ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2150      	movs	r1, #80	; 0x50
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f000 faa4 	bl	8002f8a <TIM_ITRx_SetConfig>
      break;
 8002a42:	e029      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	6859      	ldr	r1, [r3, #4]
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	461a      	mov	r2, r3
 8002a52:	f000 fa6b 	bl	8002f2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2160      	movs	r1, #96	; 0x60
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f000 fa94 	bl	8002f8a <TIM_ITRx_SetConfig>
      break;
 8002a62:	e019      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6818      	ldr	r0, [r3, #0]
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	6859      	ldr	r1, [r3, #4]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	461a      	mov	r2, r3
 8002a72:	f000 fa2d 	bl	8002ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2140      	movs	r1, #64	; 0x40
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f000 fa84 	bl	8002f8a <TIM_ITRx_SetConfig>
      break;
 8002a82:	e009      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4610      	mov	r0, r2
 8002a90:	f000 fa7b 	bl	8002f8a <TIM_ITRx_SetConfig>
        break;
 8002a94:	e000      	b.n	8002a98 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002a96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b083      	sub	sp, #12
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bc80      	pop	{r7}
 8002ad4:	4770      	bx	lr

08002ad6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b083      	sub	sp, #12
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ade:	bf00      	nop
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr

08002ae8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr
	...

08002afc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b085      	sub	sp, #20
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a29      	ldr	r2, [pc, #164]	; (8002bb4 <TIM_Base_SetConfig+0xb8>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d00b      	beq.n	8002b2c <TIM_Base_SetConfig+0x30>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b1a:	d007      	beq.n	8002b2c <TIM_Base_SetConfig+0x30>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a26      	ldr	r2, [pc, #152]	; (8002bb8 <TIM_Base_SetConfig+0xbc>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d003      	beq.n	8002b2c <TIM_Base_SetConfig+0x30>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a25      	ldr	r2, [pc, #148]	; (8002bbc <TIM_Base_SetConfig+0xc0>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d108      	bne.n	8002b3e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a1c      	ldr	r2, [pc, #112]	; (8002bb4 <TIM_Base_SetConfig+0xb8>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d00b      	beq.n	8002b5e <TIM_Base_SetConfig+0x62>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b4c:	d007      	beq.n	8002b5e <TIM_Base_SetConfig+0x62>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a19      	ldr	r2, [pc, #100]	; (8002bb8 <TIM_Base_SetConfig+0xbc>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d003      	beq.n	8002b5e <TIM_Base_SetConfig+0x62>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a18      	ldr	r2, [pc, #96]	; (8002bbc <TIM_Base_SetConfig+0xc0>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d108      	bne.n	8002b70 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	689a      	ldr	r2, [r3, #8]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a07      	ldr	r2, [pc, #28]	; (8002bb4 <TIM_Base_SetConfig+0xb8>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d103      	bne.n	8002ba4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	691a      	ldr	r2, [r3, #16]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	615a      	str	r2, [r3, #20]
}
 8002baa:	bf00      	nop
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr
 8002bb4:	40012c00 	.word	0x40012c00
 8002bb8:	40000400 	.word	0x40000400
 8002bbc:	40000800 	.word	0x40000800

08002bc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	f023 0201 	bic.w	r2, r3, #1
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f023 0303 	bic.w	r3, r3, #3
 8002bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68fa      	ldr	r2, [r7, #12]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f023 0302 	bic.w	r3, r3, #2
 8002c08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	4a1c      	ldr	r2, [pc, #112]	; (8002c88 <TIM_OC1_SetConfig+0xc8>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d10c      	bne.n	8002c36 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	f023 0308 	bic.w	r3, r3, #8
 8002c22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	f023 0304 	bic.w	r3, r3, #4
 8002c34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a13      	ldr	r2, [pc, #76]	; (8002c88 <TIM_OC1_SetConfig+0xc8>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d111      	bne.n	8002c62 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	68fa      	ldr	r2, [r7, #12]
 8002c6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685a      	ldr	r2, [r3, #4]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	697a      	ldr	r2, [r7, #20]
 8002c7a:	621a      	str	r2, [r3, #32]
}
 8002c7c:	bf00      	nop
 8002c7e:	371c      	adds	r7, #28
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bc80      	pop	{r7}
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	40012c00 	.word	0x40012c00

08002c8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b087      	sub	sp, #28
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	f023 0210 	bic.w	r2, r3, #16
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a1b      	ldr	r3, [r3, #32]
 8002ca6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002cba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	021b      	lsls	r3, r3, #8
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	f023 0320 	bic.w	r3, r3, #32
 8002cd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a1d      	ldr	r2, [pc, #116]	; (8002d5c <TIM_OC2_SetConfig+0xd0>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d10d      	bne.n	8002d08 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	011b      	lsls	r3, r3, #4
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d06:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a14      	ldr	r2, [pc, #80]	; (8002d5c <TIM_OC2_SetConfig+0xd0>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d113      	bne.n	8002d38 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	695b      	ldr	r3, [r3, #20]
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	621a      	str	r2, [r3, #32]
}
 8002d52:	bf00      	nop
 8002d54:	371c      	adds	r7, #28
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bc80      	pop	{r7}
 8002d5a:	4770      	bx	lr
 8002d5c:	40012c00 	.word	0x40012c00

08002d60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b087      	sub	sp, #28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f023 0303 	bic.w	r3, r3, #3
 8002d96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002da8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	021b      	lsls	r3, r3, #8
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a1d      	ldr	r2, [pc, #116]	; (8002e30 <TIM_OC3_SetConfig+0xd0>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d10d      	bne.n	8002dda <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002dc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	021b      	lsls	r3, r3, #8
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002dd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a14      	ldr	r2, [pc, #80]	; (8002e30 <TIM_OC3_SetConfig+0xd0>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d113      	bne.n	8002e0a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002de8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002df0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	011b      	lsls	r3, r3, #4
 8002df8:	693a      	ldr	r2, [r7, #16]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	011b      	lsls	r3, r3, #4
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	621a      	str	r2, [r3, #32]
}
 8002e24:	bf00      	nop
 8002e26:	371c      	adds	r7, #28
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bc80      	pop	{r7}
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	40012c00 	.word	0x40012c00

08002e34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b087      	sub	sp, #28
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	021b      	lsls	r3, r3, #8
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	031b      	lsls	r3, r3, #12
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a0f      	ldr	r2, [pc, #60]	; (8002ecc <TIM_OC4_SetConfig+0x98>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d109      	bne.n	8002ea8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	695b      	ldr	r3, [r3, #20]
 8002ea0:	019b      	lsls	r3, r3, #6
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	621a      	str	r2, [r3, #32]
}
 8002ec2:	bf00      	nop
 8002ec4:	371c      	adds	r7, #28
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr
 8002ecc:	40012c00 	.word	0x40012c00

08002ed0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b087      	sub	sp, #28
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	f023 0201 	bic.w	r2, r3, #1
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002efa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f023 030a 	bic.w	r3, r3, #10
 8002f0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	621a      	str	r2, [r3, #32]
}
 8002f22:	bf00      	nop
 8002f24:	371c      	adds	r7, #28
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr

08002f2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b087      	sub	sp, #28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	f023 0210 	bic.w	r2, r3, #16
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f56:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	031b      	lsls	r3, r3, #12
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f68:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	011b      	lsls	r3, r3, #4
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	621a      	str	r2, [r3, #32]
}
 8002f80:	bf00      	nop
 8002f82:	371c      	adds	r7, #28
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bc80      	pop	{r7}
 8002f88:	4770      	bx	lr

08002f8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b085      	sub	sp, #20
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f043 0307 	orr.w	r3, r3, #7
 8002fac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	609a      	str	r2, [r3, #8]
}
 8002fb4:	bf00      	nop
 8002fb6:	3714      	adds	r7, #20
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bc80      	pop	{r7}
 8002fbc:	4770      	bx	lr

08002fbe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b087      	sub	sp, #28
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	60f8      	str	r0, [r7, #12]
 8002fc6:	60b9      	str	r1, [r7, #8]
 8002fc8:	607a      	str	r2, [r7, #4]
 8002fca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fd8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	021a      	lsls	r2, r3, #8
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	609a      	str	r2, [r3, #8]
}
 8002ff2:	bf00      	nop
 8002ff4:	371c      	adds	r7, #28
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f003 031f 	and.w	r3, r3, #31
 800300e:	2201      	movs	r2, #1
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a1a      	ldr	r2, [r3, #32]
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	43db      	mvns	r3, r3
 800301e:	401a      	ands	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6a1a      	ldr	r2, [r3, #32]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	f003 031f 	and.w	r3, r3, #31
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	fa01 f303 	lsl.w	r3, r1, r3
 8003034:	431a      	orrs	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	621a      	str	r2, [r3, #32]
}
 800303a:	bf00      	nop
 800303c:	371c      	adds	r7, #28
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr

08003044 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003054:	2b01      	cmp	r3, #1
 8003056:	d101      	bne.n	800305c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003058:	2302      	movs	r3, #2
 800305a:	e046      	b.n	80030ea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2202      	movs	r2, #2
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003082:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	4313      	orrs	r3, r2
 800308c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a16      	ldr	r2, [pc, #88]	; (80030f4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d00e      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030a8:	d009      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a12      	ldr	r2, [pc, #72]	; (80030f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d004      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a10      	ldr	r2, [pc, #64]	; (80030fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d10c      	bne.n	80030d8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	68ba      	ldr	r2, [r7, #8]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68ba      	ldr	r2, [r7, #8]
 80030d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	40012c00 	.word	0x40012c00
 80030f8:	40000400 	.word	0x40000400
 80030fc:	40000800 	.word	0x40000800

08003100 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800310a:	2300      	movs	r3, #0
 800310c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003118:	2302      	movs	r3, #2
 800311a:	e03d      	b.n	8003198 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	4313      	orrs	r3, r2
 8003130:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	4313      	orrs	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	4313      	orrs	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4313      	orrs	r3, r2
 800315a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	4313      	orrs	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	4313      	orrs	r3, r2
 8003176:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	4313      	orrs	r3, r2
 8003184:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr

080031a2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031a2:	b480      	push	{r7}
 80031a4:	b083      	sub	sp, #12
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031aa:	bf00      	nop
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bc80      	pop	{r7}
 80031b2:	4770      	bx	lr

080031b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bc80      	pop	{r7}
 80031c4:	4770      	bx	lr

080031c6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e03f      	b.n	8003258 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d106      	bne.n	80031f2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f7fd fd7d 	bl	8000cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2224      	movs	r2, #36	; 0x24
 80031f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68da      	ldr	r2, [r3, #12]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003208:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 fb82 	bl	8003914 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	691a      	ldr	r2, [r3, #16]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800321e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	695a      	ldr	r2, [r3, #20]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800322e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800323e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2220      	movs	r2, #32
 800324a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2220      	movs	r2, #32
 8003252:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b08a      	sub	sp, #40	; 0x28
 8003264:	af02      	add	r7, sp, #8
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	603b      	str	r3, [r7, #0]
 800326c:	4613      	mov	r3, r2
 800326e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003270:	2300      	movs	r3, #0
 8003272:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b20      	cmp	r3, #32
 800327e:	d17c      	bne.n	800337a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d002      	beq.n	800328c <HAL_UART_Transmit+0x2c>
 8003286:	88fb      	ldrh	r3, [r7, #6]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d101      	bne.n	8003290 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e075      	b.n	800337c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_UART_Transmit+0x3e>
 800329a:	2302      	movs	r3, #2
 800329c:	e06e      	b.n	800337c <HAL_UART_Transmit+0x11c>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2221      	movs	r2, #33	; 0x21
 80032b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80032b4:	f7fd fdfc 	bl	8000eb0 <HAL_GetTick>
 80032b8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	88fa      	ldrh	r2, [r7, #6]
 80032be:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	88fa      	ldrh	r2, [r7, #6]
 80032c4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ce:	d108      	bne.n	80032e2 <HAL_UART_Transmit+0x82>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d104      	bne.n	80032e2 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80032d8:	2300      	movs	r3, #0
 80032da:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	61bb      	str	r3, [r7, #24]
 80032e0:	e003      	b.n	80032ea <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032e6:	2300      	movs	r3, #0
 80032e8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80032f2:	e02a      	b.n	800334a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	9300      	str	r3, [sp, #0]
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2200      	movs	r2, #0
 80032fc:	2180      	movs	r1, #128	; 0x80
 80032fe:	68f8      	ldr	r0, [r7, #12]
 8003300:	f000 f9a6 	bl	8003650 <UART_WaitOnFlagUntilTimeout>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e036      	b.n	800337c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10b      	bne.n	800332c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	881b      	ldrh	r3, [r3, #0]
 8003318:	461a      	mov	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003322:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	3302      	adds	r3, #2
 8003328:	61bb      	str	r3, [r7, #24]
 800332a:	e007      	b.n	800333c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	781a      	ldrb	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	3301      	adds	r3, #1
 800333a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003340:	b29b      	uxth	r3, r3
 8003342:	3b01      	subs	r3, #1
 8003344:	b29a      	uxth	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800334e:	b29b      	uxth	r3, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1cf      	bne.n	80032f4 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	2200      	movs	r2, #0
 800335c:	2140      	movs	r1, #64	; 0x40
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 f976 	bl	8003650 <UART_WaitOnFlagUntilTimeout>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e006      	b.n	800337c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2220      	movs	r2, #32
 8003372:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003376:	2300      	movs	r3, #0
 8003378:	e000      	b.n	800337c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800337a:	2302      	movs	r3, #2
  }
}
 800337c:	4618      	mov	r0, r3
 800337e:	3720      	adds	r7, #32
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	4613      	mov	r3, r2
 8003390:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b20      	cmp	r3, #32
 800339c:	d140      	bne.n	8003420 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d002      	beq.n	80033aa <HAL_UART_Receive_IT+0x26>
 80033a4:	88fb      	ldrh	r3, [r7, #6]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e039      	b.n	8003422 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d101      	bne.n	80033bc <HAL_UART_Receive_IT+0x38>
 80033b8:	2302      	movs	r3, #2
 80033ba:	e032      	b.n	8003422 <HAL_UART_Receive_IT+0x9e>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	68ba      	ldr	r2, [r7, #8]
 80033c8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	88fa      	ldrh	r2, [r7, #6]
 80033ce:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	88fa      	ldrh	r2, [r7, #6]
 80033d4:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2222      	movs	r2, #34	; 0x22
 80033e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68da      	ldr	r2, [r3, #12]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033fa:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695a      	ldr	r2, [r3, #20]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f042 0201 	orr.w	r2, r2, #1
 800340a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68da      	ldr	r2, [r3, #12]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0220 	orr.w	r2, r2, #32
 800341a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800341c:	2300      	movs	r3, #0
 800341e:	e000      	b.n	8003422 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003420:	2302      	movs	r3, #2
  }
}
 8003422:	4618      	mov	r0, r3
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	bc80      	pop	{r7}
 800342a:	4770      	bx	lr

0800342c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b088      	sub	sp, #32
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800344c:	2300      	movs	r3, #0
 800344e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003450:	2300      	movs	r3, #0
 8003452:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	f003 030f 	and.w	r3, r3, #15
 800345a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10d      	bne.n	800347e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	f003 0320 	and.w	r3, r3, #32
 8003468:	2b00      	cmp	r3, #0
 800346a:	d008      	beq.n	800347e <HAL_UART_IRQHandler+0x52>
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	f003 0320 	and.w	r3, r3, #32
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 f9cc 	bl	8003814 <UART_Receive_IT>
      return;
 800347c:	e0d1      	b.n	8003622 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 80b0 	beq.w	80035e6 <HAL_UART_IRQHandler+0x1ba>
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f003 0301 	and.w	r3, r3, #1
 800348c:	2b00      	cmp	r3, #0
 800348e:	d105      	bne.n	800349c <HAL_UART_IRQHandler+0x70>
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003496:	2b00      	cmp	r3, #0
 8003498:	f000 80a5 	beq.w	80035e6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00a      	beq.n	80034bc <HAL_UART_IRQHandler+0x90>
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d005      	beq.n	80034bc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b4:	f043 0201 	orr.w	r2, r3, #1
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	f003 0304 	and.w	r3, r3, #4
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00a      	beq.n	80034dc <HAL_UART_IRQHandler+0xb0>
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d005      	beq.n	80034dc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d4:	f043 0202 	orr.w	r2, r3, #2
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_UART_IRQHandler+0xd0>
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f4:	f043 0204 	orr.w	r2, r3, #4
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00f      	beq.n	8003526 <HAL_UART_IRQHandler+0xfa>
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	f003 0320 	and.w	r3, r3, #32
 800350c:	2b00      	cmp	r3, #0
 800350e:	d104      	bne.n	800351a <HAL_UART_IRQHandler+0xee>
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d005      	beq.n	8003526 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351e:	f043 0208 	orr.w	r2, r3, #8
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800352a:	2b00      	cmp	r3, #0
 800352c:	d078      	beq.n	8003620 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	f003 0320 	and.w	r3, r3, #32
 8003534:	2b00      	cmp	r3, #0
 8003536:	d007      	beq.n	8003548 <HAL_UART_IRQHandler+0x11c>
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	f003 0320 	and.w	r3, r3, #32
 800353e:	2b00      	cmp	r3, #0
 8003540:	d002      	beq.n	8003548 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f966 	bl	8003814 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003552:	2b00      	cmp	r3, #0
 8003554:	bf14      	ite	ne
 8003556:	2301      	movne	r3, #1
 8003558:	2300      	moveq	r3, #0
 800355a:	b2db      	uxtb	r3, r3
 800355c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003562:	f003 0308 	and.w	r3, r3, #8
 8003566:	2b00      	cmp	r3, #0
 8003568:	d102      	bne.n	8003570 <HAL_UART_IRQHandler+0x144>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d031      	beq.n	80035d4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 f8b7 	bl	80036e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003580:	2b00      	cmp	r3, #0
 8003582:	d023      	beq.n	80035cc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	695a      	ldr	r2, [r3, #20]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003592:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003598:	2b00      	cmp	r3, #0
 800359a:	d013      	beq.n	80035c4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a0:	4a21      	ldr	r2, [pc, #132]	; (8003628 <HAL_UART_IRQHandler+0x1fc>)
 80035a2:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7fd fdbd 	bl	8001128 <HAL_DMA_Abort_IT>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d016      	beq.n	80035e2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035be:	4610      	mov	r0, r2
 80035c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035c2:	e00e      	b.n	80035e2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 f83a 	bl	800363e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035ca:	e00a      	b.n	80035e2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 f836 	bl	800363e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035d2:	e006      	b.n	80035e2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 f832 	bl	800363e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80035e0:	e01e      	b.n	8003620 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035e2:	bf00      	nop
    return;
 80035e4:	e01c      	b.n	8003620 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d008      	beq.n	8003602 <HAL_UART_IRQHandler+0x1d6>
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 f8a3 	bl	8003746 <UART_Transmit_IT>
    return;
 8003600:	e00f      	b.n	8003622 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00a      	beq.n	8003622 <HAL_UART_IRQHandler+0x1f6>
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003612:	2b00      	cmp	r3, #0
 8003614:	d005      	beq.n	8003622 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f8e4 	bl	80037e4 <UART_EndTransmit_IT>
    return;
 800361c:	bf00      	nop
 800361e:	e000      	b.n	8003622 <HAL_UART_IRQHandler+0x1f6>
    return;
 8003620:	bf00      	nop
  }
}
 8003622:	3720      	adds	r7, #32
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	0800371f 	.word	0x0800371f

0800362c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	bc80      	pop	{r7}
 800363c:	4770      	bx	lr

0800363e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800363e:	b480      	push	{r7}
 8003640:	b083      	sub	sp, #12
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr

08003650 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	603b      	str	r3, [r7, #0]
 800365c:	4613      	mov	r3, r2
 800365e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003660:	e02c      	b.n	80036bc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003668:	d028      	beq.n	80036bc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d007      	beq.n	8003680 <UART_WaitOnFlagUntilTimeout+0x30>
 8003670:	f7fd fc1e 	bl	8000eb0 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	69ba      	ldr	r2, [r7, #24]
 800367c:	429a      	cmp	r2, r3
 800367e:	d21d      	bcs.n	80036bc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68da      	ldr	r2, [r3, #12]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800368e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	695a      	ldr	r2, [r3, #20]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0201 	bic.w	r2, r2, #1
 800369e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2220      	movs	r2, #32
 80036a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2220      	movs	r2, #32
 80036ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e00f      	b.n	80036dc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	4013      	ands	r3, r2
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	bf0c      	ite	eq
 80036cc:	2301      	moveq	r3, #1
 80036ce:	2300      	movne	r3, #0
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	461a      	mov	r2, r3
 80036d4:	79fb      	ldrb	r3, [r7, #7]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d0c3      	beq.n	8003662 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68da      	ldr	r2, [r3, #12]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80036fa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	695a      	ldr	r2, [r3, #20]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f022 0201 	bic.w	r2, r2, #1
 800370a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2220      	movs	r2, #32
 8003710:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	bc80      	pop	{r7}
 800371c:	4770      	bx	lr

0800371e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b084      	sub	sp, #16
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f7ff ff80 	bl	800363e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800373e:	bf00      	nop
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003746:	b480      	push	{r7}
 8003748:	b085      	sub	sp, #20
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b21      	cmp	r3, #33	; 0x21
 8003758:	d13e      	bne.n	80037d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003762:	d114      	bne.n	800378e <UART_Transmit_IT+0x48>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d110      	bne.n	800378e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	881b      	ldrh	r3, [r3, #0]
 8003776:	461a      	mov	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003780:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	1c9a      	adds	r2, r3, #2
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	621a      	str	r2, [r3, #32]
 800378c:	e008      	b.n	80037a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a1b      	ldr	r3, [r3, #32]
 8003792:	1c59      	adds	r1, r3, #1
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6211      	str	r1, [r2, #32]
 8003798:	781a      	ldrb	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	4619      	mov	r1, r3
 80037ae:	84d1      	strh	r1, [r2, #38]	; 0x26
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10f      	bne.n	80037d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68da      	ldr	r2, [r3, #12]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80037d4:	2300      	movs	r3, #0
 80037d6:	e000      	b.n	80037da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80037d8:	2302      	movs	r3, #2
  }
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr

080037e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2220      	movs	r2, #32
 8003800:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f7ff ff11 	bl	800362c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b22      	cmp	r3, #34	; 0x22
 8003826:	d170      	bne.n	800390a <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003830:	d117      	bne.n	8003862 <UART_Receive_IT+0x4e>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d113      	bne.n	8003862 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800383a:	2300      	movs	r3, #0
 800383c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003842:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	b29b      	uxth	r3, r3
 800384c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003850:	b29a      	uxth	r2, r3
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385a:	1c9a      	adds	r2, r3, #2
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	629a      	str	r2, [r3, #40]	; 0x28
 8003860:	e026      	b.n	80038b0 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003866:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8003868:	2300      	movs	r3, #0
 800386a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003874:	d007      	beq.n	8003886 <UART_Receive_IT+0x72>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10a      	bne.n	8003894 <UART_Receive_IT+0x80>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d106      	bne.n	8003894 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	b2da      	uxtb	r2, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	701a      	strb	r2, [r3, #0]
 8003892:	e008      	b.n	80038a6 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	b2db      	uxtb	r3, r3
 800389c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038a0:	b2da      	uxtb	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038aa:	1c5a      	adds	r2, r3, #1
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	3b01      	subs	r3, #1
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	4619      	mov	r1, r3
 80038be:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d120      	bne.n	8003906 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 0220 	bic.w	r2, r2, #32
 80038d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68da      	ldr	r2, [r3, #12]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	695a      	ldr	r2, [r3, #20]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 0201 	bic.w	r2, r2, #1
 80038f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2220      	movs	r2, #32
 80038f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f7fc fda1 	bl	8000444 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003902:	2300      	movs	r3, #0
 8003904:	e002      	b.n	800390c <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8003906:	2300      	movs	r3, #0
 8003908:	e000      	b.n	800390c <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800390a:	2302      	movs	r3, #2
  }
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	68da      	ldr	r2, [r3, #12]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	431a      	orrs	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	4313      	orrs	r3, r2
 8003942:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800394e:	f023 030c 	bic.w	r3, r3, #12
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6812      	ldr	r2, [r2, #0]
 8003956:	68b9      	ldr	r1, [r7, #8]
 8003958:	430b      	orrs	r3, r1
 800395a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	699a      	ldr	r2, [r3, #24]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	430a      	orrs	r2, r1
 8003970:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a2c      	ldr	r2, [pc, #176]	; (8003a28 <UART_SetConfig+0x114>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d103      	bne.n	8003984 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800397c:	f7fe f9c0 	bl	8001d00 <HAL_RCC_GetPCLK2Freq>
 8003980:	60f8      	str	r0, [r7, #12]
 8003982:	e002      	b.n	800398a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003984:	f7fe f9a8 	bl	8001cd8 <HAL_RCC_GetPCLK1Freq>
 8003988:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	4613      	mov	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	4413      	add	r3, r2
 8003992:	009a      	lsls	r2, r3, #2
 8003994:	441a      	add	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a0:	4a22      	ldr	r2, [pc, #136]	; (8003a2c <UART_SetConfig+0x118>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	095b      	lsrs	r3, r3, #5
 80039a8:	0119      	lsls	r1, r3, #4
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4613      	mov	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	009a      	lsls	r2, r3, #2
 80039b4:	441a      	add	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80039c0:	4b1a      	ldr	r3, [pc, #104]	; (8003a2c <UART_SetConfig+0x118>)
 80039c2:	fba3 0302 	umull	r0, r3, r3, r2
 80039c6:	095b      	lsrs	r3, r3, #5
 80039c8:	2064      	movs	r0, #100	; 0x64
 80039ca:	fb00 f303 	mul.w	r3, r0, r3
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	3332      	adds	r3, #50	; 0x32
 80039d4:	4a15      	ldr	r2, [pc, #84]	; (8003a2c <UART_SetConfig+0x118>)
 80039d6:	fba2 2303 	umull	r2, r3, r2, r3
 80039da:	095b      	lsrs	r3, r3, #5
 80039dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039e0:	4419      	add	r1, r3
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	4613      	mov	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	4413      	add	r3, r2
 80039ea:	009a      	lsls	r2, r3, #2
 80039ec:	441a      	add	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80039f8:	4b0c      	ldr	r3, [pc, #48]	; (8003a2c <UART_SetConfig+0x118>)
 80039fa:	fba3 0302 	umull	r0, r3, r3, r2
 80039fe:	095b      	lsrs	r3, r3, #5
 8003a00:	2064      	movs	r0, #100	; 0x64
 8003a02:	fb00 f303 	mul.w	r3, r0, r3
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	3332      	adds	r3, #50	; 0x32
 8003a0c:	4a07      	ldr	r2, [pc, #28]	; (8003a2c <UART_SetConfig+0x118>)
 8003a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a12:	095b      	lsrs	r3, r3, #5
 8003a14:	f003 020f 	and.w	r2, r3, #15
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	440a      	add	r2, r1
 8003a1e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003a20:	bf00      	nop
 8003a22:	3710      	adds	r7, #16
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40013800 	.word	0x40013800
 8003a2c:	51eb851f 	.word	0x51eb851f

08003a30 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8003a34:	4909      	ldr	r1, [pc, #36]	; (8003a5c <MX_FATFS_Init+0x2c>)
 8003a36:	480a      	ldr	r0, [pc, #40]	; (8003a60 <MX_FATFS_Init+0x30>)
 8003a38:	f001 fb26 	bl	8005088 <FATFS_LinkDriver>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	461a      	mov	r2, r3
 8003a40:	4b08      	ldr	r3, [pc, #32]	; (8003a64 <MX_FATFS_Init+0x34>)
 8003a42:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  if(f_mount(&USER_Driver, USERPath,0) != FR_OK)
 8003a44:	2200      	movs	r2, #0
 8003a46:	4905      	ldr	r1, [pc, #20]	; (8003a5c <MX_FATFS_Init+0x2c>)
 8003a48:	4805      	ldr	r0, [pc, #20]	; (8003a60 <MX_FATFS_Init+0x30>)
 8003a4a:	f000 fded 	bl	8004628 <f_mount>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d000      	beq.n	8003a56 <MX_FATFS_Init+0x26>
  {
	  while(1);
 8003a54:	e7fe      	b.n	8003a54 <MX_FATFS_Init+0x24>
  }
  /* USER CODE END Init */
}
 8003a56:	bf00      	nop
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	200006d0 	.word	0x200006d0
 8003a60:	20000010 	.word	0x20000010
 8003a64:	200006d4 	.word	0x200006d4

08003a68 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8003a6c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bc80      	pop	{r7}
 8003a74:	4770      	bx	lr
	...

08003a78 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	4603      	mov	r3, r0
 8003a80:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8003a82:	4b0c      	ldr	r3, [pc, #48]	; (8003ab4 <USER_initialize+0x3c>)
 8003a84:	2201      	movs	r2, #1
 8003a86:	701a      	strb	r2, [r3, #0]

    /* 获取SD卡状? */
  	int result;
  	result = SD_Init();
 8003a88:	f001 fc3c 	bl	8005304 <SD_Init>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	60fb      	str	r3, [r7, #12]

	if (result == 0)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d103      	bne.n	8003a9e <USER_initialize+0x26>
	{
		Stat = RES_OK;
 8003a96:	4b07      	ldr	r3, [pc, #28]	; (8003ab4 <USER_initialize+0x3c>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	701a      	strb	r2, [r3, #0]
 8003a9c:	e002      	b.n	8003aa4 <USER_initialize+0x2c>
	}
	else
	{
		Stat = RES_ERROR;
 8003a9e:	4b05      	ldr	r3, [pc, #20]	; (8003ab4 <USER_initialize+0x3c>)
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	701a      	strb	r2, [r3, #0]
	}

    return Stat;
 8003aa4:	4b03      	ldr	r3, [pc, #12]	; (8003ab4 <USER_initialize+0x3c>)
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	2000000d 	.word	0x2000000d

08003ab8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	4603      	mov	r3, r0
 8003ac0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8003ac2:	4b07      	ldr	r3, [pc, #28]	; (8003ae0 <USER_status+0x28>)
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	701a      	strb	r2, [r3, #0]

    Stat = RES_OK;
 8003ac8:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <USER_status+0x28>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	701a      	strb	r2, [r3, #0]

    return Stat;
 8003ace:	4b04      	ldr	r3, [pc, #16]	; (8003ae0 <USER_status+0x28>)
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	b2db      	uxtb	r3, r3

  /* USER CODE END STATUS */
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bc80      	pop	{r7}
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	2000000d 	.word	0x2000000d

08003ae4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60b9      	str	r1, [r7, #8]
 8003aec:	607a      	str	r2, [r7, #4]
 8003aee:	603b      	str	r3, [r7, #0]
 8003af0:	4603      	mov	r3, r0
 8003af2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	 DRESULT res = RES_OK;
 8003af4:	2300      	movs	r3, #0
 8003af6:	74fb      	strb	r3, [r7, #19]
	int result;
	if(count==1)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d106      	bne.n	8003b0c <USER_read+0x28>
	 {
		 result=SD_ReadSingleBlock(sector,buff);
 8003afe:	68b9      	ldr	r1, [r7, #8]
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f001 fdb5 	bl	8005670 <SD_ReadSingleBlock>
 8003b06:	4603      	mov	r3, r0
 8003b08:	617b      	str	r3, [r7, #20]
 8003b0a:	e008      	b.n	8003b1e <USER_read+0x3a>
	 }
	 else
	 {
			 result = SD_ReadMultiBlock(sector, buff, count);
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	461a      	mov	r2, r3
 8003b12:	68b9      	ldr	r1, [r7, #8]
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f001 fe45 	bl	80057a4 <SD_ReadMultiBlock>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	617b      	str	r3, [r7, #20]
	 }
	 if (result == 0)
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d102      	bne.n	8003b2a <USER_read+0x46>
	 {
		 res = RES_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	74fb      	strb	r3, [r7, #19]
 8003b28:	e001      	b.n	8003b2e <USER_read+0x4a>
	 }
	 else
	 {
		 res = RES_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	74fb      	strb	r3, [r7, #19]
	 }
    return RES_OK;
 8003b2e:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3718      	adds	r7, #24
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	607a      	str	r2, [r7, #4]
 8003b42:	603b      	str	r3, [r7, #0]
 8003b44:	4603      	mov	r3, r0
 8003b46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	DRESULT res = RES_OK;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	74fb      	strb	r3, [r7, #19]
	int result;
	if(count==1)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d106      	bne.n	8003b60 <USER_write+0x28>
	{
		result=SD_WriteSingleBlock(sector, buff);
 8003b52:	68b9      	ldr	r1, [r7, #8]
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f001 fdb1 	bl	80056bc <SD_WriteSingleBlock>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	617b      	str	r3, [r7, #20]
 8003b5e:	e008      	b.n	8003b72 <USER_write+0x3a>
	}
	else
	{
			result = SD_WriteMultiBlock(sector, buff, count);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	461a      	mov	r2, r3
 8003b66:	68b9      	ldr	r1, [r7, #8]
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f001 fe5f 	bl	800582c <SD_WriteMultiBlock>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	617b      	str	r3, [r7, #20]
	}
	if (result == 0)
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d102      	bne.n	8003b7e <USER_write+0x46>
	{
		res = RES_OK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	74fb      	strb	r3, [r7, #19]
 8003b7c:	e001      	b.n	8003b82 <USER_write+0x4a>
	}
	else
	{
		res = RES_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	74fb      	strb	r3, [r7, #19]
	}
    return RES_OK;
 8003b82:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3718      	adds	r7, #24
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b08e      	sub	sp, #56	; 0x38
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	4603      	mov	r3, r0
 8003b94:	603a      	str	r2, [r7, #0]
 8003b96:	71fb      	strb	r3, [r7, #7]
 8003b98:	460b      	mov	r3, r1
 8003b9a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  //  FLASH_SPI_CSDISABLE();

	uint8_t CSD[16] = {0};
 8003ba2:	f107 031c 	add.w	r3, r7, #28
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	605a      	str	r2, [r3, #4]
 8003bac:	609a      	str	r2, [r3, #8]
 8003bae:	60da      	str	r2, [r3, #12]
	uint8_t csddata[16] = {0};
 8003bb0:	f107 030c 	add.w	r3, r7, #12
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
 8003bb8:	605a      	str	r2, [r3, #4]
 8003bba:	609a      	str	r2, [r3, #8]
 8003bbc:	60da      	str	r2, [r3, #12]
	uint32_t csize;
	uint32_t Capacity;
	switch (cmd)
 8003bbe:	79bb      	ldrb	r3, [r7, #6]
 8003bc0:	2b03      	cmp	r3, #3
 8003bc2:	d83d      	bhi.n	8003c40 <USER_ioctl+0xb4>
 8003bc4:	a201      	add	r2, pc, #4	; (adr r2, 8003bcc <USER_ioctl+0x40>)
 8003bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bca:	bf00      	nop
 8003bcc:	08003bdd 	.word	0x08003bdd
 8003bd0:	08003be5 	.word	0x08003be5
 8003bd4:	08003c25 	.word	0x08003c25
 8003bd8:	08003c31 	.word	0x08003c31
	{
	case CTRL_SYNC:
		res = RES_OK;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8003be2:	e031      	b.n	8003c48 <USER_ioctl+0xbc>
	case GET_SECTOR_COUNT:
				SD_GetCID(CSD);
 8003be4:	f107 031c 	add.w	r3, r7, #28
 8003be8:	4618      	mov	r0, r3
 8003bea:	f001 fd0d 	bl	8005608 <SD_GetCID>
				SD_GetCSD(csddata);
 8003bee:	f107 030c 	add.w	r3, r7, #12
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f001 fd22 	bl	800563c <SD_GetCSD>
	//				SDGetCIDCSD(CSD, csddata);
			  csize = csddata[9] + ((uint32_t)csddata[8] << 8) + ((uint32_t)(csddata[7] & 0x3f) << 16) + 1;
 8003bf8:	7d7b      	ldrb	r3, [r7, #21]
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	7d3b      	ldrb	r3, [r7, #20]
 8003bfe:	021b      	lsls	r3, r3, #8
 8003c00:	441a      	add	r2, r3
 8003c02:	7cfb      	ldrb	r3, [r7, #19]
 8003c04:	041b      	lsls	r3, r3, #16
 8003c06:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8003c0a:	4413      	add	r3, r2
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	633b      	str	r3, [r7, #48]	; 0x30
			  Capacity = csize << 9;
 8003c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c12:	025b      	lsls	r3, r3, #9
 8003c14:	62fb      	str	r3, [r7, #44]	; 0x2c
		*((DWORD *)buff) = Capacity;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c1a:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8003c22:	e011      	b.n	8003c48 <USER_ioctl+0xbc>
	case GET_SECTOR_SIZE:
		*(WORD *)buff = 512; //spi flash的扇区大小是 512 Bytes
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c2a:	801a      	strh	r2, [r3, #0]
		return RES_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	e00d      	b.n	8003c4c <USER_ioctl+0xc0>
	case GET_BLOCK_SIZE:
		*((DWORD *)buff) = 4096;
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c36:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8003c3e:	e003      	b.n	8003c48 <USER_ioctl+0xbc>
	default:
		res = RES_PARERR;
 8003c40:	2304      	movs	r3, #4
 8003c42:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 8003c46:	bf00      	nop
	}

    return res;
 8003c48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  /* USER CODE END IOCTL */
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3738      	adds	r7, #56	; 0x38
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8003c5e:	79fb      	ldrb	r3, [r7, #7]
 8003c60:	4a08      	ldr	r2, [pc, #32]	; (8003c84 <disk_status+0x30>)
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	4413      	add	r3, r2
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	79fa      	ldrb	r2, [r7, #7]
 8003c6c:	4905      	ldr	r1, [pc, #20]	; (8003c84 <disk_status+0x30>)
 8003c6e:	440a      	add	r2, r1
 8003c70:	7a12      	ldrb	r2, [r2, #8]
 8003c72:	4610      	mov	r0, r2
 8003c74:	4798      	blx	r3
 8003c76:	4603      	mov	r3, r0
 8003c78:	73fb      	strb	r3, [r7, #15]
  return stat;
 8003c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3710      	adds	r7, #16
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	200000d8 	.word	0x200000d8

08003c88 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	4603      	mov	r3, r0
 8003c90:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8003c92:	2300      	movs	r3, #0
 8003c94:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8003c96:	79fb      	ldrb	r3, [r7, #7]
 8003c98:	4a0d      	ldr	r2, [pc, #52]	; (8003cd0 <disk_initialize+0x48>)
 8003c9a:	5cd3      	ldrb	r3, [r2, r3]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d111      	bne.n	8003cc4 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8003ca0:	79fb      	ldrb	r3, [r7, #7]
 8003ca2:	4a0b      	ldr	r2, [pc, #44]	; (8003cd0 <disk_initialize+0x48>)
 8003ca4:	2101      	movs	r1, #1
 8003ca6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	4a09      	ldr	r2, [pc, #36]	; (8003cd0 <disk_initialize+0x48>)
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	4413      	add	r3, r2
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	79fa      	ldrb	r2, [r7, #7]
 8003cb6:	4906      	ldr	r1, [pc, #24]	; (8003cd0 <disk_initialize+0x48>)
 8003cb8:	440a      	add	r2, r1
 8003cba:	7a12      	ldrb	r2, [r2, #8]
 8003cbc:	4610      	mov	r0, r2
 8003cbe:	4798      	blx	r3
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8003cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	200000d8 	.word	0x200000d8

08003cd4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8003cd4:	b590      	push	{r4, r7, lr}
 8003cd6:	b087      	sub	sp, #28
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60b9      	str	r1, [r7, #8]
 8003cdc:	607a      	str	r2, [r7, #4]
 8003cde:	603b      	str	r3, [r7, #0]
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8003ce4:	7bfb      	ldrb	r3, [r7, #15]
 8003ce6:	4a0a      	ldr	r2, [pc, #40]	; (8003d10 <disk_read+0x3c>)
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4413      	add	r3, r2
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	689c      	ldr	r4, [r3, #8]
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
 8003cf2:	4a07      	ldr	r2, [pc, #28]	; (8003d10 <disk_read+0x3c>)
 8003cf4:	4413      	add	r3, r2
 8003cf6:	7a18      	ldrb	r0, [r3, #8]
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	68b9      	ldr	r1, [r7, #8]
 8003cfe:	47a0      	blx	r4
 8003d00:	4603      	mov	r3, r0
 8003d02:	75fb      	strb	r3, [r7, #23]
  return res;
 8003d04:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	371c      	adds	r7, #28
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd90      	pop	{r4, r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	200000d8 	.word	0x200000d8

08003d14 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8003d14:	b590      	push	{r4, r7, lr}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60b9      	str	r1, [r7, #8]
 8003d1c:	607a      	str	r2, [r7, #4]
 8003d1e:	603b      	str	r3, [r7, #0]
 8003d20:	4603      	mov	r3, r0
 8003d22:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8003d24:	7bfb      	ldrb	r3, [r7, #15]
 8003d26:	4a0a      	ldr	r2, [pc, #40]	; (8003d50 <disk_write+0x3c>)
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4413      	add	r3, r2
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	68dc      	ldr	r4, [r3, #12]
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	4a07      	ldr	r2, [pc, #28]	; (8003d50 <disk_write+0x3c>)
 8003d34:	4413      	add	r3, r2
 8003d36:	7a18      	ldrb	r0, [r3, #8]
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	68b9      	ldr	r1, [r7, #8]
 8003d3e:	47a0      	blx	r4
 8003d40:	4603      	mov	r3, r0
 8003d42:	75fb      	strb	r3, [r7, #23]
  return res;
 8003d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd90      	pop	{r4, r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	200000d8 	.word	0x200000d8

08003d54 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	603a      	str	r2, [r7, #0]
 8003d5e:	71fb      	strb	r3, [r7, #7]
 8003d60:	460b      	mov	r3, r1
 8003d62:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8003d64:	79fb      	ldrb	r3, [r7, #7]
 8003d66:	4a09      	ldr	r2, [pc, #36]	; (8003d8c <disk_ioctl+0x38>)
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	4413      	add	r3, r2
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	79fa      	ldrb	r2, [r7, #7]
 8003d72:	4906      	ldr	r1, [pc, #24]	; (8003d8c <disk_ioctl+0x38>)
 8003d74:	440a      	add	r2, r1
 8003d76:	7a10      	ldrb	r0, [r2, #8]
 8003d78:	79b9      	ldrb	r1, [r7, #6]
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	4798      	blx	r3
 8003d7e:	4603      	mov	r3, r0
 8003d80:	73fb      	strb	r3, [r7, #15]
  return res;
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	200000d8 	.word	0x200000d8

08003d90 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8003d90:	b480      	push	{r7}
 8003d92:	b087      	sub	sp, #28
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8003da4:	e007      	b.n	8003db6 <mem_cpy+0x26>
		*d++ = *s++;
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	1c53      	adds	r3, r2, #1
 8003daa:	613b      	str	r3, [r7, #16]
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	1c59      	adds	r1, r3, #1
 8003db0:	6179      	str	r1, [r7, #20]
 8003db2:	7812      	ldrb	r2, [r2, #0]
 8003db4:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	1e5a      	subs	r2, r3, #1
 8003dba:	607a      	str	r2, [r7, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1f2      	bne.n	8003da6 <mem_cpy+0x16>
}
 8003dc0:	bf00      	nop
 8003dc2:	371c      	adds	r7, #28
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bc80      	pop	{r7}
 8003dc8:	4770      	bx	lr

08003dca <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8003dca:	b480      	push	{r7}
 8003dcc:	b087      	sub	sp, #28
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	60f8      	str	r0, [r7, #12]
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8003dda:	e005      	b.n	8003de8 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	1c5a      	adds	r2, r3, #1
 8003de0:	617a      	str	r2, [r7, #20]
 8003de2:	68ba      	ldr	r2, [r7, #8]
 8003de4:	b2d2      	uxtb	r2, r2
 8003de6:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	1e5a      	subs	r2, r3, #1
 8003dec:	607a      	str	r2, [r7, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f4      	bne.n	8003ddc <mem_set+0x12>
}
 8003df2:	bf00      	nop
 8003df4:	371c      	adds	r7, #28
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bc80      	pop	{r7}
 8003dfa:	4770      	bx	lr

08003dfc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8003e04:	2300      	movs	r3, #0
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	e016      	b.n	8003e38 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8003e0a:	490f      	ldr	r1, [pc, #60]	; (8003e48 <clear_lock+0x4c>)
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	005b      	lsls	r3, r3, #1
 8003e12:	4413      	add	r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d108      	bne.n	8003e32 <clear_lock+0x36>
 8003e20:	4909      	ldr	r1, [pc, #36]	; (8003e48 <clear_lock+0x4c>)
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	4613      	mov	r3, r2
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	4413      	add	r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	2200      	movs	r2, #0
 8003e30:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	3301      	adds	r3, #1
 8003e36:	60fb      	str	r3, [r7, #12]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d9e5      	bls.n	8003e0a <clear_lock+0xe>
	}
}
 8003e3e:	bf00      	nop
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bc80      	pop	{r7}
 8003e46:	4770      	bx	lr
 8003e48:	200000c0 	.word	0x200000c0

08003e4c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d038      	beq.n	8003ed4 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8003e68:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003e70:	6879      	ldr	r1, [r7, #4]
 8003e72:	2301      	movs	r3, #1
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	f7ff ff4d 	bl	8003d14 <disk_write>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d002      	beq.n	8003e86 <sync_window+0x3a>
			res = FR_DISK_ERR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	73fb      	strb	r3, [r7, #15]
 8003e84:	e026      	b.n	8003ed4 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8003e94:	697a      	ldr	r2, [r7, #20]
 8003e96:	1ad2      	subs	r2, r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d218      	bcs.n	8003ed4 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8003ea8:	613b      	str	r3, [r7, #16]
 8003eaa:	e010      	b.n	8003ece <sync_window+0x82>
					wsect += fs->fsize;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	f7ff ff26 	bl	8003d14 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	613b      	str	r3, [r7, #16]
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d8eb      	bhi.n	8003eac <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8003ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3718      	adds	r7, #24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b084      	sub	sp, #16
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
 8003ee6:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d01b      	beq.n	8003f30 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f7ff ffa7 	bl	8003e4c <sync_window>
 8003efe:	4603      	mov	r3, r0
 8003f00:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8003f02:	7bfb      	ldrb	r3, [r7, #15]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d113      	bne.n	8003f30 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8003f0e:	6879      	ldr	r1, [r7, #4]
 8003f10:	2301      	movs	r3, #1
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	f7ff fede 	bl	8003cd4 <disk_read>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d004      	beq.n	8003f28 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8003f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f22:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8003f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b087      	sub	sp, #28
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8003f42:	f04f 33ff 	mov.w	r3, #4294967295
 8003f46:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d031      	beq.n	8003fb4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	617b      	str	r3, [r7, #20]
 8003f56:	e002      	b.n	8003f5e <get_ldnumber+0x24>
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	617b      	str	r3, [r7, #20]
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	2b20      	cmp	r3, #32
 8003f64:	d903      	bls.n	8003f6e <get_ldnumber+0x34>
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	2b3a      	cmp	r3, #58	; 0x3a
 8003f6c:	d1f4      	bne.n	8003f58 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	2b3a      	cmp	r3, #58	; 0x3a
 8003f74:	d11c      	bne.n	8003fb0 <get_ldnumber+0x76>
			tp = *path;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	1c5a      	adds	r2, r3, #1
 8003f80:	60fa      	str	r2, [r7, #12]
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	3b30      	subs	r3, #48	; 0x30
 8003f86:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	2b09      	cmp	r3, #9
 8003f8c:	d80e      	bhi.n	8003fac <get_ldnumber+0x72>
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d10a      	bne.n	8003fac <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d107      	bne.n	8003fac <get_ldnumber+0x72>
					vol = (int)i;
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	617b      	str	r3, [r7, #20]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	e002      	b.n	8003fb6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8003fb4:	693b      	ldr	r3, [r7, #16]
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	371c      	adds	r7, #28
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bc80      	pop	{r7}
 8003fbe:	4770      	bx	lr

08003fc0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8003fdc:	6839      	ldr	r1, [r7, #0]
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7ff ff7d 	bl	8003ede <move_window>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <check_fs+0x2e>
		return 3;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e04a      	b.n	8004084 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	021b      	lsls	r3, r3, #8
 8003ffa:	b21a      	sxth	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8004002:	b21b      	sxth	r3, r3
 8004004:	4313      	orrs	r3, r2
 8004006:	b21b      	sxth	r3, r3
 8004008:	4a20      	ldr	r2, [pc, #128]	; (800408c <check_fs+0xcc>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d001      	beq.n	8004012 <check_fs+0x52>
		return 2;
 800400e:	2302      	movs	r3, #2
 8004010:	e038      	b.n	8004084 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	3336      	adds	r3, #54	; 0x36
 8004016:	3303      	adds	r3, #3
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	061a      	lsls	r2, r3, #24
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	3336      	adds	r3, #54	; 0x36
 8004020:	3302      	adds	r3, #2
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	041b      	lsls	r3, r3, #16
 8004026:	4313      	orrs	r3, r2
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	3236      	adds	r2, #54	; 0x36
 800402c:	3201      	adds	r2, #1
 800402e:	7812      	ldrb	r2, [r2, #0]
 8004030:	0212      	lsls	r2, r2, #8
 8004032:	4313      	orrs	r3, r2
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800403a:	4313      	orrs	r3, r2
 800403c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004040:	4a13      	ldr	r2, [pc, #76]	; (8004090 <check_fs+0xd0>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d101      	bne.n	800404a <check_fs+0x8a>
		return 0;
 8004046:	2300      	movs	r3, #0
 8004048:	e01c      	b.n	8004084 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	3352      	adds	r3, #82	; 0x52
 800404e:	3303      	adds	r3, #3
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	061a      	lsls	r2, r3, #24
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	3352      	adds	r3, #82	; 0x52
 8004058:	3302      	adds	r3, #2
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	041b      	lsls	r3, r3, #16
 800405e:	4313      	orrs	r3, r2
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	3252      	adds	r2, #82	; 0x52
 8004064:	3201      	adds	r2, #1
 8004066:	7812      	ldrb	r2, [r2, #0]
 8004068:	0212      	lsls	r2, r2, #8
 800406a:	4313      	orrs	r3, r2
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8004072:	4313      	orrs	r3, r2
 8004074:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004078:	4a05      	ldr	r2, [pc, #20]	; (8004090 <check_fs+0xd0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d101      	bne.n	8004082 <check_fs+0xc2>
		return 0;
 800407e:	2300      	movs	r3, #0
 8004080:	e000      	b.n	8004084 <check_fs+0xc4>

	return 1;
 8004082:	2301      	movs	r3, #1
}
 8004084:	4618      	mov	r0, r3
 8004086:	3708      	adds	r7, #8
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	ffffaa55 	.word	0xffffaa55
 8004090:	00544146 	.word	0x00544146

08004094 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b096      	sub	sp, #88	; 0x58
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	4613      	mov	r3, r2
 80040a0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80040a8:	68b8      	ldr	r0, [r7, #8]
 80040aa:	f7ff ff46 	bl	8003f3a <get_ldnumber>
 80040ae:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80040b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	da01      	bge.n	80040ba <find_volume+0x26>
 80040b6:	230b      	movs	r3, #11
 80040b8:	e2aa      	b.n	8004610 <find_volume+0x57c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80040ba:	4a9e      	ldr	r2, [pc, #632]	; (8004334 <find_volume+0x2a0>)
 80040bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040c2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80040c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <find_volume+0x3a>
 80040ca:	230c      	movs	r3, #12
 80040cc:	e2a0      	b.n	8004610 <find_volume+0x57c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040d2:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 80040d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040d6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d01b      	beq.n	8004116 <find_volume+0x82>
		stat = disk_status(fs->drv);
 80040de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e0:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff fdb5 	bl	8003c54 <disk_status>
 80040ea:	4603      	mov	r3, r0
 80040ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80040f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10c      	bne.n	8004116 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d007      	beq.n	8004112 <find_volume+0x7e>
 8004102:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004106:	f003 0304 	and.w	r3, r3, #4
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 800410e:	230a      	movs	r3, #10
 8004110:	e27e      	b.n	8004610 <find_volume+0x57c>
			return FR_OK;				/* The file system object is valid */
 8004112:	2300      	movs	r3, #0
 8004114:	e27c      	b.n	8004610 <find_volume+0x57c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8004116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800411e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004120:	b2da      	uxtb	r2, r3
 8004122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004124:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8004128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800412a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800412e:	4618      	mov	r0, r3
 8004130:	f7ff fdaa 	bl	8003c88 <disk_initialize>
 8004134:	4603      	mov	r3, r0
 8004136:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800413a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004146:	2303      	movs	r3, #3
 8004148:	e262      	b.n	8004610 <find_volume+0x57c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800414a:	79fb      	ldrb	r3, [r7, #7]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d007      	beq.n	8004160 <find_volume+0xcc>
 8004150:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004154:	f003 0304 	and.w	r3, r3, #4
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800415c:	230a      	movs	r3, #10
 800415e:	e257      	b.n	8004610 <find_volume+0x57c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8004160:	2300      	movs	r3, #0
 8004162:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8004164:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004166:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004168:	f7ff ff2a 	bl	8003fc0 <check_fs>
 800416c:	4603      	mov	r3, r0
 800416e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8004172:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004176:	2b01      	cmp	r3, #1
 8004178:	d155      	bne.n	8004226 <find_volume+0x192>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800417a:	2300      	movs	r3, #0
 800417c:	643b      	str	r3, [r7, #64]	; 0x40
 800417e:	e029      	b.n	80041d4 <find_volume+0x140>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8004180:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004182:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004184:	011b      	lsls	r3, r3, #4
 8004186:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800418a:	4413      	add	r3, r2
 800418c:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800418e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004190:	3304      	adds	r3, #4
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d012      	beq.n	80041be <find_volume+0x12a>
 8004198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800419a:	330b      	adds	r3, #11
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	061a      	lsls	r2, r3, #24
 80041a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a2:	330a      	adds	r3, #10
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	041b      	lsls	r3, r3, #16
 80041a8:	4313      	orrs	r3, r2
 80041aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041ac:	3209      	adds	r2, #9
 80041ae:	7812      	ldrb	r2, [r2, #0]
 80041b0:	0212      	lsls	r2, r2, #8
 80041b2:	4313      	orrs	r3, r2
 80041b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041b6:	3208      	adds	r2, #8
 80041b8:	7812      	ldrb	r2, [r2, #0]
 80041ba:	431a      	orrs	r2, r3
 80041bc:	e000      	b.n	80041c0 <find_volume+0x12c>
 80041be:	2200      	movs	r2, #0
 80041c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80041c8:	440b      	add	r3, r1
 80041ca:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80041ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041d0:	3301      	adds	r3, #1
 80041d2:	643b      	str	r3, [r7, #64]	; 0x40
 80041d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	d9d2      	bls.n	8004180 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 80041da:	2300      	movs	r3, #0
 80041dc:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80041de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d002      	beq.n	80041ea <find_volume+0x156>
 80041e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041e6:	3b01      	subs	r3, #1
 80041e8:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 80041ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80041f2:	4413      	add	r3, r2
 80041f4:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80041f8:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80041fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d005      	beq.n	800420c <find_volume+0x178>
 8004200:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004202:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004204:	f7ff fedc 	bl	8003fc0 <check_fs>
 8004208:	4603      	mov	r3, r0
 800420a:	e000      	b.n	800420e <find_volume+0x17a>
 800420c:	2302      	movs	r3, #2
 800420e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8004212:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004216:	2b00      	cmp	r3, #0
 8004218:	d005      	beq.n	8004226 <find_volume+0x192>
 800421a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800421c:	3301      	adds	r3, #1
 800421e:	643b      	str	r3, [r7, #64]	; 0x40
 8004220:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004222:	2b03      	cmp	r3, #3
 8004224:	d9e1      	bls.n	80041ea <find_volume+0x156>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004226:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800422a:	2b03      	cmp	r3, #3
 800422c:	d101      	bne.n	8004232 <find_volume+0x19e>
 800422e:	2301      	movs	r3, #1
 8004230:	e1ee      	b.n	8004610 <find_volume+0x57c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8004232:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004236:	2b00      	cmp	r3, #0
 8004238:	d001      	beq.n	800423e <find_volume+0x1aa>
 800423a:	230d      	movs	r3, #13
 800423c:	e1e8      	b.n	8004610 <find_volume+0x57c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800423e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004240:	7b1b      	ldrb	r3, [r3, #12]
 8004242:	021b      	lsls	r3, r3, #8
 8004244:	b21a      	sxth	r2, r3
 8004246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004248:	7adb      	ldrb	r3, [r3, #11]
 800424a:	b21b      	sxth	r3, r3
 800424c:	4313      	orrs	r3, r2
 800424e:	b21b      	sxth	r3, r3
 8004250:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004254:	d001      	beq.n	800425a <find_volume+0x1c6>
		return FR_NO_FILESYSTEM;
 8004256:	230d      	movs	r3, #13
 8004258:	e1da      	b.n	8004610 <find_volume+0x57c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800425a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800425c:	7ddb      	ldrb	r3, [r3, #23]
 800425e:	021b      	lsls	r3, r3, #8
 8004260:	b21a      	sxth	r2, r3
 8004262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004264:	7d9b      	ldrb	r3, [r3, #22]
 8004266:	b21b      	sxth	r3, r3
 8004268:	4313      	orrs	r3, r2
 800426a:	b21b      	sxth	r3, r3
 800426c:	b29b      	uxth	r3, r3
 800426e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8004270:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004272:	2b00      	cmp	r3, #0
 8004274:	d112      	bne.n	800429c <find_volume+0x208>
 8004276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004278:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800427c:	061a      	lsls	r2, r3, #24
 800427e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004280:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004284:	041b      	lsls	r3, r3, #16
 8004286:	4313      	orrs	r3, r2
 8004288:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800428a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800428e:	0212      	lsls	r2, r2, #8
 8004290:	4313      	orrs	r3, r2
 8004292:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004294:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8004298:	4313      	orrs	r3, r2
 800429a:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800429c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800429e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042a0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 80042a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042a6:	7c1a      	ldrb	r2, [r3, #16]
 80042a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042aa:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80042ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042b0:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d006      	beq.n	80042c6 <find_volume+0x232>
 80042b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ba:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d001      	beq.n	80042c6 <find_volume+0x232>
		return FR_NO_FILESYSTEM;
 80042c2:	230d      	movs	r3, #13
 80042c4:	e1a4      	b.n	8004610 <find_volume+0x57c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80042c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80042cc:	461a      	mov	r2, r3
 80042ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042d0:	fb02 f303 	mul.w	r3, r2, r3
 80042d4:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 80042d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042d8:	7b5a      	ldrb	r2, [r3, #13]
 80042da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042dc:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 80042e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042e2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00a      	beq.n	8004300 <find_volume+0x26c>
 80042ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ec:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80042f0:	461a      	mov	r2, r3
 80042f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042f4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80042f8:	3b01      	subs	r3, #1
 80042fa:	4013      	ands	r3, r2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d001      	beq.n	8004304 <find_volume+0x270>
		return FR_NO_FILESYSTEM;
 8004300:	230d      	movs	r3, #13
 8004302:	e185      	b.n	8004610 <find_volume+0x57c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8004304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004306:	7c9b      	ldrb	r3, [r3, #18]
 8004308:	021b      	lsls	r3, r3, #8
 800430a:	b21a      	sxth	r2, r3
 800430c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800430e:	7c5b      	ldrb	r3, [r3, #17]
 8004310:	b21b      	sxth	r3, r3
 8004312:	4313      	orrs	r3, r2
 8004314:	b21b      	sxth	r3, r3
 8004316:	b29a      	uxth	r2, r3
 8004318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800431a:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800431e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004320:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8004324:	f003 030f 	and.w	r3, r3, #15
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d004      	beq.n	8004338 <find_volume+0x2a4>
		return FR_NO_FILESYSTEM;
 800432e:	230d      	movs	r3, #13
 8004330:	e16e      	b.n	8004610 <find_volume+0x57c>
 8004332:	bf00      	nop
 8004334:	200000b8 	.word	0x200000b8

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8004338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800433a:	7d1b      	ldrb	r3, [r3, #20]
 800433c:	021b      	lsls	r3, r3, #8
 800433e:	b21a      	sxth	r2, r3
 8004340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004342:	7cdb      	ldrb	r3, [r3, #19]
 8004344:	b21b      	sxth	r3, r3
 8004346:	4313      	orrs	r3, r2
 8004348:	b21b      	sxth	r3, r3
 800434a:	b29b      	uxth	r3, r3
 800434c:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800434e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004350:	2b00      	cmp	r3, #0
 8004352:	d112      	bne.n	800437a <find_volume+0x2e6>
 8004354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004356:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800435a:	061a      	lsls	r2, r3, #24
 800435c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800435e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004362:	041b      	lsls	r3, r3, #16
 8004364:	4313      	orrs	r3, r2
 8004366:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004368:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800436c:	0212      	lsls	r2, r2, #8
 800436e:	4313      	orrs	r3, r2
 8004370:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004372:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004376:	4313      	orrs	r3, r2
 8004378:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800437a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800437c:	7bdb      	ldrb	r3, [r3, #15]
 800437e:	021b      	lsls	r3, r3, #8
 8004380:	b21a      	sxth	r2, r3
 8004382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004384:	7b9b      	ldrb	r3, [r3, #14]
 8004386:	b21b      	sxth	r3, r3
 8004388:	4313      	orrs	r3, r2
 800438a:	b21b      	sxth	r3, r3
 800438c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800438e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004390:	2b00      	cmp	r3, #0
 8004392:	d101      	bne.n	8004398 <find_volume+0x304>
 8004394:	230d      	movs	r3, #13
 8004396:	e13b      	b.n	8004610 <find_volume+0x57c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8004398:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800439a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800439c:	4413      	add	r3, r2
 800439e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043a0:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 80043a4:	0912      	lsrs	r2, r2, #4
 80043a6:	b292      	uxth	r2, r2
 80043a8:	4413      	add	r3, r2
 80043aa:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80043ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80043ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d201      	bcs.n	80043b8 <find_volume+0x324>
 80043b4:	230d      	movs	r3, #13
 80043b6:	e12b      	b.n	8004610 <find_volume+0x57c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80043b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80043ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043c0:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80043c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80043c8:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80043ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d101      	bne.n	80043d4 <find_volume+0x340>
 80043d0:	230d      	movs	r3, #13
 80043d2:	e11d      	b.n	8004610 <find_volume+0x57c>
	fmt = FS_FAT12;
 80043d4:	2301      	movs	r3, #1
 80043d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80043da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043dc:	f640 72f5 	movw	r2, #4085	; 0xff5
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d902      	bls.n	80043ea <find_volume+0x356>
 80043e4:	2302      	movs	r3, #2
 80043e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80043ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ec:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d902      	bls.n	80043fa <find_volume+0x366>
 80043f4:	2303      	movs	r3, #3
 80043f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80043fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fc:	1c9a      	adds	r2, r3, #2
 80043fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004400:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8004404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004406:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004408:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800440c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800440e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004410:	441a      	add	r2, r3
 8004412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004414:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8004418:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800441a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441c:	441a      	add	r2, r3
 800441e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004420:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8004424:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004428:	2b03      	cmp	r3, #3
 800442a:	d121      	bne.n	8004470 <find_volume+0x3dc>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800442c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800442e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <find_volume+0x3a6>
 8004436:	230d      	movs	r3, #13
 8004438:	e0ea      	b.n	8004610 <find_volume+0x57c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800443a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800443c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8004440:	061a      	lsls	r2, r3, #24
 8004442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004444:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8004448:	041b      	lsls	r3, r3, #16
 800444a:	4313      	orrs	r3, r2
 800444c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800444e:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8004452:	0212      	lsls	r2, r2, #8
 8004454:	4313      	orrs	r3, r2
 8004456:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004458:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800445c:	431a      	orrs	r2, r3
 800445e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004460:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8004464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004466:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	647b      	str	r3, [r7, #68]	; 0x44
 800446e:	e025      	b.n	80044bc <find_volume+0x428>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8004470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004472:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8004476:	2b00      	cmp	r3, #0
 8004478:	d101      	bne.n	800447e <find_volume+0x3ea>
 800447a:	230d      	movs	r3, #13
 800447c:	e0c8      	b.n	8004610 <find_volume+0x57c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800447e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004480:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004484:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004486:	441a      	add	r2, r3
 8004488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800448a:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800448e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004492:	2b02      	cmp	r3, #2
 8004494:	d104      	bne.n	80044a0 <find_volume+0x40c>
 8004496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004498:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800449c:	005b      	lsls	r3, r3, #1
 800449e:	e00c      	b.n	80044ba <find_volume+0x426>
 80044a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044a2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80044a6:	4613      	mov	r3, r2
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	4413      	add	r3, r2
 80044ac:	085a      	lsrs	r2, r3, #1
 80044ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 80044ba:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80044bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044be:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80044c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044c4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80044c8:	0a5b      	lsrs	r3, r3, #9
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d201      	bcs.n	80044d2 <find_volume+0x43e>
		return FR_NO_FILESYSTEM;
 80044ce:	230d      	movs	r3, #13
 80044d0:	e09e      	b.n	8004610 <find_volume+0x57c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80044d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d4:	f04f 32ff 	mov.w	r2, #4294967295
 80044d8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 80044dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044de:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80044e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80044e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044ea:	2280      	movs	r2, #128	; 0x80
 80044ec:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 80044f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80044f4:	2b03      	cmp	r3, #3
 80044f6:	d177      	bne.n	80045e8 <find_volume+0x554>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 80044f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044fa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80044fe:	021b      	lsls	r3, r3, #8
 8004500:	b21a      	sxth	r2, r3
 8004502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004504:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004508:	b21b      	sxth	r3, r3
 800450a:	4313      	orrs	r3, r2
 800450c:	b21b      	sxth	r3, r3
 800450e:	2b01      	cmp	r3, #1
 8004510:	d16a      	bne.n	80045e8 <find_volume+0x554>
		&& move_window(fs, bsect + 1) == FR_OK)
 8004512:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004514:	3301      	adds	r3, #1
 8004516:	4619      	mov	r1, r3
 8004518:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800451a:	f7ff fce0 	bl	8003ede <move_window>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d161      	bne.n	80045e8 <find_volume+0x554>
	{
		fs->fsi_flag = 0;
 8004524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800452c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800452e:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8004532:	021b      	lsls	r3, r3, #8
 8004534:	b21a      	sxth	r2, r3
 8004536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004538:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800453c:	b21b      	sxth	r3, r3
 800453e:	4313      	orrs	r3, r2
 8004540:	b21b      	sxth	r3, r3
 8004542:	4a35      	ldr	r2, [pc, #212]	; (8004618 <find_volume+0x584>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d14f      	bne.n	80045e8 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8004548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800454a:	78db      	ldrb	r3, [r3, #3]
 800454c:	061a      	lsls	r2, r3, #24
 800454e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004550:	789b      	ldrb	r3, [r3, #2]
 8004552:	041b      	lsls	r3, r3, #16
 8004554:	4313      	orrs	r3, r2
 8004556:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004558:	7852      	ldrb	r2, [r2, #1]
 800455a:	0212      	lsls	r2, r2, #8
 800455c:	4313      	orrs	r3, r2
 800455e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004560:	7812      	ldrb	r2, [r2, #0]
 8004562:	4313      	orrs	r3, r2
 8004564:	4a2d      	ldr	r2, [pc, #180]	; (800461c <find_volume+0x588>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d13e      	bne.n	80045e8 <find_volume+0x554>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800456a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800456c:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8004570:	061a      	lsls	r2, r3, #24
 8004572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004574:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8004578:	041b      	lsls	r3, r3, #16
 800457a:	4313      	orrs	r3, r2
 800457c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800457e:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8004582:	0212      	lsls	r2, r2, #8
 8004584:	4313      	orrs	r3, r2
 8004586:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004588:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800458c:	4313      	orrs	r3, r2
 800458e:	4a24      	ldr	r2, [pc, #144]	; (8004620 <find_volume+0x58c>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d129      	bne.n	80045e8 <find_volume+0x554>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8004594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004596:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 800459a:	061a      	lsls	r2, r3, #24
 800459c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800459e:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80045a2:	041b      	lsls	r3, r3, #16
 80045a4:	4313      	orrs	r3, r2
 80045a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045a8:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80045ac:	0212      	lsls	r2, r2, #8
 80045ae:	4313      	orrs	r3, r2
 80045b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045b2:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 80045b6:	431a      	orrs	r2, r3
 80045b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ba:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 80045be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c0:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 80045c4:	061a      	lsls	r2, r3, #24
 80045c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c8:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 80045cc:	041b      	lsls	r3, r3, #16
 80045ce:	4313      	orrs	r3, r2
 80045d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045d2:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 80045d6:	0212      	lsls	r2, r2, #8
 80045d8:	4313      	orrs	r3, r2
 80045da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045dc:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 80045e0:	431a      	orrs	r2, r3
 80045e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80045e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ea:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80045ee:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 80045f2:	4b0c      	ldr	r3, [pc, #48]	; (8004624 <find_volume+0x590>)
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	3301      	adds	r3, #1
 80045f8:	b29a      	uxth	r2, r3
 80045fa:	4b0a      	ldr	r3, [pc, #40]	; (8004624 <find_volume+0x590>)
 80045fc:	801a      	strh	r2, [r3, #0]
 80045fe:	4b09      	ldr	r3, [pc, #36]	; (8004624 <find_volume+0x590>)
 8004600:	881a      	ldrh	r2, [r3, #0]
 8004602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004604:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8004608:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800460a:	f7ff fbf7 	bl	8003dfc <clear_lock>
#endif

	return FR_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3758      	adds	r7, #88	; 0x58
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	ffffaa55 	.word	0xffffaa55
 800461c:	41615252 	.word	0x41615252
 8004620:	61417272 	.word	0x61417272
 8004624:	200000bc 	.word	0x200000bc

08004628 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	4613      	mov	r3, r2
 8004634:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800463a:	f107 0310 	add.w	r3, r7, #16
 800463e:	4618      	mov	r0, r3
 8004640:	f7ff fc7b 	bl	8003f3a <get_ldnumber>
 8004644:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	2b00      	cmp	r3, #0
 800464a:	da01      	bge.n	8004650 <f_mount+0x28>
 800464c:	230b      	movs	r3, #11
 800464e:	e02d      	b.n	80046ac <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8004650:	4a18      	ldr	r2, [pc, #96]	; (80046b4 <f_mount+0x8c>)
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004658:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d006      	beq.n	800466e <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 8004660:	69b8      	ldr	r0, [r7, #24]
 8004662:	f7ff fbcb 	bl	8003dfc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	490d      	ldr	r1, [pc, #52]	; (80046b4 <f_mount+0x8c>)
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d002      	beq.n	8004692 <f_mount+0x6a>
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d001      	beq.n	8004696 <f_mount+0x6e>
 8004692:	2300      	movs	r3, #0
 8004694:	e00a      	b.n	80046ac <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8004696:	f107 0108 	add.w	r1, r7, #8
 800469a:	f107 030c 	add.w	r3, r7, #12
 800469e:	2200      	movs	r2, #0
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7ff fcf7 	bl	8004094 <find_volume>
 80046a6:	4603      	mov	r3, r0
 80046a8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80046aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3720      	adds	r7, #32
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	200000b8 	.word	0x200000b8

080046b8 <f_mkfs>:
FRESULT f_mkfs (
	const TCHAR* path,	/* Logical drive number */
	BYTE sfd,			/* Partitioning rule 0:FDISK, 1:SFD */
	UINT au				/* Size of allocation unit in unit of byte or sector */
)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b098      	sub	sp, #96	; 0x60
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	460b      	mov	r3, r1
 80046c2:	607a      	str	r2, [r7, #4]
 80046c4:	72fb      	strb	r3, [r7, #11]
	DWORD eb[2];
#endif


	/* Check mounted drive and clear work area */
	if (sfd > 1) return FR_INVALID_PARAMETER;
 80046c6:	7afb      	ldrb	r3, [r7, #11]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d902      	bls.n	80046d2 <f_mkfs+0x1a>
 80046cc:	2313      	movs	r3, #19
 80046ce:	f000 bc8c 	b.w	8004fea <f_mkfs+0x932>
	vol = get_ldnumber(&path);
 80046d2:	f107 030c 	add.w	r3, r7, #12
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7ff fc2f 	bl	8003f3a <get_ldnumber>
 80046dc:	6438      	str	r0, [r7, #64]	; 0x40
	if (vol < 0) return FR_INVALID_DRIVE;
 80046de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	da02      	bge.n	80046ea <f_mkfs+0x32>
 80046e4:	230b      	movs	r3, #11
 80046e6:	f000 bc80 	b.w	8004fea <f_mkfs+0x932>
	fs = FatFs[vol];
 80046ea:	4aa5      	ldr	r2, [pc, #660]	; (8004980 <f_mkfs+0x2c8>)
 80046ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046f2:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (!fs) return FR_NOT_ENABLED;
 80046f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d102      	bne.n	8004700 <f_mkfs+0x48>
 80046fa:	230c      	movs	r3, #12
 80046fc:	f000 bc75 	b.w	8004fea <f_mkfs+0x932>
	fs->fs_type = 0;
 8004700:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004702:	2200      	movs	r2, #0
 8004704:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	pdrv = LD2PD(vol);	/* Physical drive */
 8004708:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800470a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:auto detect, 1-4:get from partition table)*/
 800470e:	2300      	movs	r3, #0
 8004710:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Get disk statics */
	stat = disk_initialize(pdrv);
 8004714:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004718:	4618      	mov	r0, r3
 800471a:	f7ff fab5 	bl	8003c88 <disk_initialize>
 800471e:	4603      	mov	r3, r0
 8004720:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8004724:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8004728:	f003 0301 	and.w	r3, r3, #1
 800472c:	2b00      	cmp	r3, #0
 800472e:	d002      	beq.n	8004736 <f_mkfs+0x7e>
 8004730:	2303      	movs	r3, #3
 8004732:	f000 bc5a 	b.w	8004fea <f_mkfs+0x932>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8004736:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800473a:	f003 0304 	and.w	r3, r3, #4
 800473e:	2b00      	cmp	r3, #0
 8004740:	d002      	beq.n	8004748 <f_mkfs+0x90>
 8004742:	230a      	movs	r3, #10
 8004744:	f000 bc51 	b.w	8004fea <f_mkfs+0x932>
		if (!tbl[4]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = LD_DWORD(tbl + 8);	/* Volume start sector */
		n_vol = LD_DWORD(tbl + 12);	/* Volume size */
	} else {
		/* Create a partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &n_vol) != RES_OK || n_vol < 128)
 8004748:	f107 0214 	add.w	r2, r7, #20
 800474c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004750:	2101      	movs	r1, #1
 8004752:	4618      	mov	r0, r3
 8004754:	f7ff fafe 	bl	8003d54 <disk_ioctl>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d102      	bne.n	8004764 <f_mkfs+0xac>
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2b7f      	cmp	r3, #127	; 0x7f
 8004762:	d802      	bhi.n	800476a <f_mkfs+0xb2>
			return FR_DISK_ERR;
 8004764:	2301      	movs	r3, #1
 8004766:	f000 bc40 	b.w	8004fea <f_mkfs+0x932>
		b_vol = (sfd) ? 0 : 63;		/* Volume start sector */
 800476a:	7afb      	ldrb	r3, [r7, #11]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d001      	beq.n	8004774 <f_mkfs+0xbc>
 8004770:	2300      	movs	r3, #0
 8004772:	e000      	b.n	8004776 <f_mkfs+0xbe>
 8004774:	233f      	movs	r3, #63	; 0x3f
 8004776:	637b      	str	r3, [r7, #52]	; 0x34
		n_vol -= b_vol;				/* Volume size */
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	617b      	str	r3, [r7, #20]
	}

	if (au & (au - 1)) au = 0;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	1e5a      	subs	r2, r3, #1
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4013      	ands	r3, r2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d001      	beq.n	8004790 <f_mkfs+0xd8>
 800478c:	2300      	movs	r3, #0
 800478e:	607b      	str	r3, [r7, #4]
	if (!au) {						/* AU auto selection */
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d118      	bne.n	80047c8 <f_mkfs+0x110>
		vs = n_vol / (2000 / (SS(fs) / 512));
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	4a7a      	ldr	r2, [pc, #488]	; (8004984 <f_mkfs+0x2cc>)
 800479a:	fba2 2303 	umull	r2, r3, r2, r3
 800479e:	09db      	lsrs	r3, r3, #7
 80047a0:	633b      	str	r3, [r7, #48]	; 0x30
		for (i = 0; vs < vst[i]; i++) ;
 80047a2:	2300      	movs	r3, #0
 80047a4:	657b      	str	r3, [r7, #84]	; 0x54
 80047a6:	e002      	b.n	80047ae <f_mkfs+0xf6>
 80047a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047aa:	3301      	adds	r3, #1
 80047ac:	657b      	str	r3, [r7, #84]	; 0x54
 80047ae:	4a76      	ldr	r2, [pc, #472]	; (8004988 <f_mkfs+0x2d0>)
 80047b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047b6:	461a      	mov	r2, r3
 80047b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d3f4      	bcc.n	80047a8 <f_mkfs+0xf0>
		au = cst[i];
 80047be:	4a73      	ldr	r2, [pc, #460]	; (800498c <f_mkfs+0x2d4>)
 80047c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047c6:	607b      	str	r3, [r7, #4]
	}
	if (au >= _MIN_SS) au /= SS(fs);	/* Number of sectors per cluster */
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047ce:	d302      	bcc.n	80047d6 <f_mkfs+0x11e>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	0a5b      	lsrs	r3, r3, #9
 80047d4:	607b      	str	r3, [r7, #4]
	if (!au) au = 1;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d101      	bne.n	80047e0 <f_mkfs+0x128>
 80047dc:	2301      	movs	r3, #1
 80047de:	607b      	str	r3, [r7, #4]
	if (au > 128) au = 128;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b80      	cmp	r3, #128	; 0x80
 80047e4:	d901      	bls.n	80047ea <f_mkfs+0x132>
 80047e6:	2380      	movs	r3, #128	; 0x80
 80047e8:	607b      	str	r3, [r7, #4]

	/* Pre-compute number of clusters and FAT sub-type */
	n_clst = n_vol / au;
 80047ea:	697a      	ldr	r2, [r7, #20]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f2:	62bb      	str	r3, [r7, #40]	; 0x28
	fmt = FS_FAT12;
 80047f4:	2301      	movs	r3, #1
 80047f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (n_clst >= MIN_FAT16) fmt = FS_FAT16;
 80047fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047fc:	f640 72f5 	movw	r2, #4085	; 0xff5
 8004800:	4293      	cmp	r3, r2
 8004802:	d902      	bls.n	800480a <f_mkfs+0x152>
 8004804:	2302      	movs	r3, #2
 8004806:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (n_clst >= MIN_FAT32) fmt = FS_FAT32;
 800480a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8004810:	4293      	cmp	r3, r2
 8004812:	d902      	bls.n	800481a <f_mkfs+0x162>
 8004814:	2303      	movs	r3, #3
 8004816:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	/* Determine offset and size of FAT structure */
	if (fmt == FS_FAT32) {
 800481a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800481e:	2b03      	cmp	r3, #3
 8004820:	d10a      	bne.n	8004838 <f_mkfs+0x180>
		n_fat = ((n_clst * 4) + 8 + SS(fs) - 1) / SS(fs);
 8004822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004824:	3382      	adds	r3, #130	; 0x82
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	3b01      	subs	r3, #1
 800482a:	0a5b      	lsrs	r3, r3, #9
 800482c:	64bb      	str	r3, [r7, #72]	; 0x48
		n_rsv = 32;
 800482e:	2320      	movs	r3, #32
 8004830:	64fb      	str	r3, [r7, #76]	; 0x4c
		n_dir = 0;
 8004832:	2300      	movs	r3, #0
 8004834:	647b      	str	r3, [r7, #68]	; 0x44
 8004836:	e018      	b.n	800486a <f_mkfs+0x1b2>
	} else {
		n_fat = (fmt == FS_FAT12) ? (n_clst * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;
 8004838:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800483c:	2b01      	cmp	r3, #1
 800483e:	d107      	bne.n	8004850 <f_mkfs+0x198>
 8004840:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004842:	4613      	mov	r3, r2
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	4413      	add	r3, r2
 8004848:	3301      	adds	r3, #1
 800484a:	085b      	lsrs	r3, r3, #1
 800484c:	3303      	adds	r3, #3
 800484e:	e002      	b.n	8004856 <f_mkfs+0x19e>
 8004850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004852:	3302      	adds	r3, #2
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	64bb      	str	r3, [r7, #72]	; 0x48
		n_fat = (n_fat + SS(fs) - 1) / SS(fs);
 8004858:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800485a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800485e:	0a5b      	lsrs	r3, r3, #9
 8004860:	64bb      	str	r3, [r7, #72]	; 0x48
		n_rsv = 1;
 8004862:	2301      	movs	r3, #1
 8004864:	64fb      	str	r3, [r7, #76]	; 0x4c
		n_dir = (DWORD)N_ROOTDIR * SZ_DIRE / SS(fs);
 8004866:	2320      	movs	r3, #32
 8004868:	647b      	str	r3, [r7, #68]	; 0x44
	}
	b_fat = b_vol + n_rsv;				/* FAT area start sector */
 800486a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800486c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800486e:	4413      	add	r3, r2
 8004870:	653b      	str	r3, [r7, #80]	; 0x50
	b_dir = b_fat + n_fat * N_FATS;		/* Directory area start sector */
 8004872:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004874:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004876:	4413      	add	r3, r2
 8004878:	627b      	str	r3, [r7, #36]	; 0x24
	b_data = b_dir + n_dir;				/* Data area start sector */
 800487a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800487c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800487e:	4413      	add	r3, r2
 8004880:	623b      	str	r3, [r7, #32]
	if (n_vol < b_data + au - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8004882:	6a3a      	ldr	r2, [r7, #32]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	441a      	add	r2, r3
 8004888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800488a:	1ad2      	subs	r2, r2, r3
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	429a      	cmp	r2, r3
 8004890:	d901      	bls.n	8004896 <f_mkfs+0x1de>
 8004892:	230e      	movs	r3, #14
 8004894:	e3a9      	b.n	8004fea <f_mkfs+0x932>

	/* Align data start sector to erase block boundary (for flash memory media) */
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &n) != RES_OK || !n || n > 32768) n = 1;
 8004896:	f107 0218 	add.w	r2, r7, #24
 800489a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800489e:	2103      	movs	r1, #3
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7ff fa57 	bl	8003d54 <disk_ioctl>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d106      	bne.n	80048ba <f_mkfs+0x202>
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d003      	beq.n	80048ba <f_mkfs+0x202>
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048b8:	d901      	bls.n	80048be <f_mkfs+0x206>
 80048ba:	2301      	movs	r3, #1
 80048bc:	61bb      	str	r3, [r7, #24]
	n = (b_data + n - 1) & ~(n - 1);	/* Next nearest erase block from current data start */
 80048be:	69ba      	ldr	r2, [r7, #24]
 80048c0:	6a3b      	ldr	r3, [r7, #32]
 80048c2:	4413      	add	r3, r2
 80048c4:	1e5a      	subs	r2, r3, #1
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	425b      	negs	r3, r3
 80048ca:	4013      	ands	r3, r2
 80048cc:	61bb      	str	r3, [r7, #24]
	n = (n - b_data) / N_FATS;
 80048ce:	69ba      	ldr	r2, [r7, #24]
 80048d0:	6a3b      	ldr	r3, [r7, #32]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	61bb      	str	r3, [r7, #24]
	if (fmt == FS_FAT32) {		/* FAT32: Move FAT offset */
 80048d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80048da:	2b03      	cmp	r3, #3
 80048dc:	d108      	bne.n	80048f0 <f_mkfs+0x238>
		n_rsv += n;
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048e2:	4413      	add	r3, r2
 80048e4:	64fb      	str	r3, [r7, #76]	; 0x4c
		b_fat += n;
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80048ea:	4413      	add	r3, r2
 80048ec:	653b      	str	r3, [r7, #80]	; 0x50
 80048ee:	e003      	b.n	80048f8 <f_mkfs+0x240>
	} else {					/* FAT12/16: Expand FAT size */
		n_fat += n;
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048f4:	4413      	add	r3, r2
 80048f6:	64bb      	str	r3, [r7, #72]	; 0x48
	}

	/* Determine number of clusters and final check of validity of the FAT sub-type */
	n_clst = (n_vol - n_rsv - n_fat * N_FATS - n_dir) / au;
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048fc:	1ad2      	subs	r2, r2, r3
 80048fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004900:	1ad2      	subs	r2, r2, r3
 8004902:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004904:	1ad2      	subs	r2, r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	fbb2 f3f3 	udiv	r3, r2, r3
 800490c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (   (fmt == FS_FAT16 && n_clst < MIN_FAT16)
 800490e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004912:	2b02      	cmp	r3, #2
 8004914:	d104      	bne.n	8004920 <f_mkfs+0x268>
 8004916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004918:	f640 72f5 	movw	r2, #4085	; 0xff5
 800491c:	4293      	cmp	r3, r2
 800491e:	d908      	bls.n	8004932 <f_mkfs+0x27a>
		|| (fmt == FS_FAT32 && n_clst < MIN_FAT32))
 8004920:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004924:	2b03      	cmp	r3, #3
 8004926:	d106      	bne.n	8004936 <f_mkfs+0x27e>
 8004928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800492e:	4293      	cmp	r3, r2
 8004930:	d801      	bhi.n	8004936 <f_mkfs+0x27e>
		return FR_MKFS_ABORTED;
 8004932:	230e      	movs	r3, #14
 8004934:	e359      	b.n	8004fea <f_mkfs+0x932>

	/* Determine system ID in the partition table */
	if (fmt == FS_FAT32) {
 8004936:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800493a:	2b03      	cmp	r3, #3
 800493c:	d103      	bne.n	8004946 <f_mkfs+0x28e>
		sys = 0x0C;		/* FAT32X */
 800493e:	230c      	movs	r3, #12
 8004940:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8004944:	e014      	b.n	8004970 <f_mkfs+0x2b8>
	} else {
		if (fmt == FS_FAT12 && n_vol < 0x10000) {
 8004946:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800494a:	2b01      	cmp	r3, #1
 800494c:	d107      	bne.n	800495e <f_mkfs+0x2a6>
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004954:	d203      	bcs.n	800495e <f_mkfs+0x2a6>
			sys = 0x01;	/* FAT12(<65536) */
 8004956:	2301      	movs	r3, #1
 8004958:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 800495c:	e008      	b.n	8004970 <f_mkfs+0x2b8>
		} else {
			sys = (n_vol < 0x10000) ? 0x04 : 0x06;	/* FAT16(<65536) : FAT12/16(>=65536) */
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004964:	d201      	bcs.n	800496a <f_mkfs+0x2b2>
 8004966:	2304      	movs	r3, #4
 8004968:	e000      	b.n	800496c <f_mkfs+0x2b4>
 800496a:	2306      	movs	r3, #6
 800496c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		tbl[4] = sys;
		if (disk_write(pdrv, fs->win.d8, 0, 1) != RES_OK)	/* Write it to teh MBR */
			return FR_DISK_ERR;
		md = 0xF8;
	} else {
		if (sfd) {	/* No partition table (SFD) */
 8004970:	7afb      	ldrb	r3, [r7, #11]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00c      	beq.n	8004990 <f_mkfs+0x2d8>
			md = 0xF0;
 8004976:	23f0      	movs	r3, #240	; 0xf0
 8004978:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800497c:	e081      	b.n	8004a82 <f_mkfs+0x3ca>
 800497e:	bf00      	nop
 8004980:	200000b8 	.word	0x200000b8
 8004984:	10624dd3 	.word	0x10624dd3
 8004988:	08007080 	.word	0x08007080
 800498c:	08007098 	.word	0x08007098
		} else {	/* Create partition table (FDISK) */
			mem_set(fs->win.d8, 0, SS(fs));
 8004990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004992:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004996:	2100      	movs	r1, #0
 8004998:	4618      	mov	r0, r3
 800499a:	f7ff fa16 	bl	8003dca <mem_set>
			tbl = fs->win.d8 + MBR_Table;	/* Create partition table for single partition in the drive */
 800499e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049a0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80049a4:	61fb      	str	r3, [r7, #28]
			tbl[1] = 1;						/* Partition start head */
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	3301      	adds	r3, #1
 80049aa:	2201      	movs	r2, #1
 80049ac:	701a      	strb	r2, [r3, #0]
			tbl[2] = 1;						/* Partition start sector */
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	3302      	adds	r3, #2
 80049b2:	2201      	movs	r2, #1
 80049b4:	701a      	strb	r2, [r3, #0]
			tbl[3] = 0;						/* Partition start cylinder */
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	3303      	adds	r3, #3
 80049ba:	2200      	movs	r2, #0
 80049bc:	701a      	strb	r2, [r3, #0]
			tbl[4] = sys;					/* System type */
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	3304      	adds	r3, #4
 80049c2:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 80049c6:	701a      	strb	r2, [r3, #0]
			tbl[5] = 254;					/* Partition end head */
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	3305      	adds	r3, #5
 80049cc:	22fe      	movs	r2, #254	; 0xfe
 80049ce:	701a      	strb	r2, [r3, #0]
			n = (b_vol + n_vol) / 63 / 255;
 80049d0:	697a      	ldr	r2, [r7, #20]
 80049d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049d4:	441a      	add	r2, r3
 80049d6:	4b58      	ldr	r3, [pc, #352]	; (8004b38 <f_mkfs+0x480>)
 80049d8:	fba3 1302 	umull	r1, r3, r3, r2
 80049dc:	1ad2      	subs	r2, r2, r3
 80049de:	0852      	lsrs	r2, r2, #1
 80049e0:	4413      	add	r3, r2
 80049e2:	0b5b      	lsrs	r3, r3, #13
 80049e4:	61bb      	str	r3, [r7, #24]
			tbl[6] = (BYTE)(n >> 2 | 63);	/* Partition end sector */
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	089b      	lsrs	r3, r3, #2
 80049ea:	b2da      	uxtb	r2, r3
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	3306      	adds	r3, #6
 80049f0:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 80049f4:	b2d2      	uxtb	r2, r2
 80049f6:	701a      	strb	r2, [r3, #0]
			tbl[7] = (BYTE)n;				/* End cylinder */
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	3307      	adds	r3, #7
 80049fe:	b2d2      	uxtb	r2, r2
 8004a00:	701a      	strb	r2, [r3, #0]
			ST_DWORD(tbl + 8, 63);			/* Partition start in LBA */
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	3308      	adds	r3, #8
 8004a06:	223f      	movs	r2, #63	; 0x3f
 8004a08:	701a      	strb	r2, [r3, #0]
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	3309      	adds	r3, #9
 8004a0e:	2200      	movs	r2, #0
 8004a10:	701a      	strb	r2, [r3, #0]
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	330a      	adds	r3, #10
 8004a16:	2200      	movs	r2, #0
 8004a18:	701a      	strb	r2, [r3, #0]
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	330b      	adds	r3, #11
 8004a1e:	2200      	movs	r2, #0
 8004a20:	701a      	strb	r2, [r3, #0]
			ST_DWORD(tbl + 12, n_vol);		/* Partition size in LBA */
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	330c      	adds	r3, #12
 8004a28:	b2d2      	uxtb	r2, r2
 8004a2a:	701a      	strb	r2, [r3, #0]
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	0a1b      	lsrs	r3, r3, #8
 8004a32:	b29a      	uxth	r2, r3
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	330d      	adds	r3, #13
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	0c1a      	lsrs	r2, r3, #16
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	330e      	adds	r3, #14
 8004a44:	b2d2      	uxtb	r2, r2
 8004a46:	701a      	strb	r2, [r3, #0]
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	0e1a      	lsrs	r2, r3, #24
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	330f      	adds	r3, #15
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	701a      	strb	r2, [r3, #0]
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);	/* MBR signature */
 8004a54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a56:	2255      	movs	r2, #85	; 0x55
 8004a58:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8004a5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a5e:	22aa      	movs	r2, #170	; 0xaa
 8004a60:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			if (disk_write(pdrv, fs->win.d8, 0, 1) != RES_OK)	/* Write it to the MBR */
 8004a64:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a66:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f7ff f951 	bl	8003d14 <disk_write>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d001      	beq.n	8004a7c <f_mkfs+0x3c4>
				return FR_DISK_ERR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e2b6      	b.n	8004fea <f_mkfs+0x932>
			md = 0xF8;
 8004a7c:	23f8      	movs	r3, #248	; 0xf8
 8004a7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}
	}

	/* Create BPB in the VBR */
	tbl = fs->win.d8;							/* Clear sector */
 8004a82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a84:	61fb      	str	r3, [r7, #28]
	mem_set(tbl, 0, SS(fs));
 8004a86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	69f8      	ldr	r0, [r7, #28]
 8004a8e:	f7ff f99c 	bl	8003dca <mem_set>
	mem_cpy(tbl, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code, OEM name */
 8004a92:	220b      	movs	r2, #11
 8004a94:	4929      	ldr	r1, [pc, #164]	; (8004b3c <f_mkfs+0x484>)
 8004a96:	69f8      	ldr	r0, [r7, #28]
 8004a98:	f7ff f97a 	bl	8003d90 <mem_cpy>
	i = SS(fs);								/* Sector size */
 8004a9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004aa0:	657b      	str	r3, [r7, #84]	; 0x54
	ST_WORD(tbl + BPB_BytsPerSec, i);
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	330b      	adds	r3, #11
 8004aa6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004aa8:	b2d2      	uxtb	r2, r2
 8004aaa:	701a      	strb	r2, [r3, #0]
 8004aac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	0a1b      	lsrs	r3, r3, #8
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	330c      	adds	r3, #12
 8004ab8:	b2d2      	uxtb	r2, r2
 8004aba:	701a      	strb	r2, [r3, #0]
	tbl[BPB_SecPerClus] = (BYTE)au;			/* Sectors per cluster */
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	330d      	adds	r3, #13
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	701a      	strb	r2, [r3, #0]
	ST_WORD(tbl + BPB_RsvdSecCnt, n_rsv);	/* Reserved sectors */
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	330e      	adds	r3, #14
 8004aca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004acc:	b2d2      	uxtb	r2, r2
 8004ace:	701a      	strb	r2, [r3, #0]
 8004ad0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	0a1b      	lsrs	r3, r3, #8
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	330f      	adds	r3, #15
 8004adc:	b2d2      	uxtb	r2, r2
 8004ade:	701a      	strb	r2, [r3, #0]
	tbl[BPB_NumFATs] = N_FATS;				/* Number of FATs */
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	3310      	adds	r3, #16
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	701a      	strb	r2, [r3, #0]
	i = (fmt == FS_FAT32) ? 0 : N_ROOTDIR;	/* Number of root directory entries */
 8004ae8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004aec:	2b03      	cmp	r3, #3
 8004aee:	d101      	bne.n	8004af4 <f_mkfs+0x43c>
 8004af0:	2300      	movs	r3, #0
 8004af2:	e001      	b.n	8004af8 <f_mkfs+0x440>
 8004af4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004af8:	657b      	str	r3, [r7, #84]	; 0x54
	ST_WORD(tbl + BPB_RootEntCnt, i);
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	3311      	adds	r3, #17
 8004afe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004b00:	b2d2      	uxtb	r2, r2
 8004b02:	701a      	strb	r2, [r3, #0]
 8004b04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	0a1b      	lsrs	r3, r3, #8
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	3312      	adds	r3, #18
 8004b10:	b2d2      	uxtb	r2, r2
 8004b12:	701a      	strb	r2, [r3, #0]
	if (n_vol < 0x10000) {					/* Number of total sectors */
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b1a:	d211      	bcs.n	8004b40 <f_mkfs+0x488>
		ST_WORD(tbl + BPB_TotSec16, n_vol);
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	3313      	adds	r3, #19
 8004b22:	b2d2      	uxtb	r2, r2
 8004b24:	701a      	strb	r2, [r3, #0]
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	0a1b      	lsrs	r3, r3, #8
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	3314      	adds	r3, #20
 8004b32:	b2d2      	uxtb	r2, r2
 8004b34:	701a      	strb	r2, [r3, #0]
 8004b36:	e01c      	b.n	8004b72 <f_mkfs+0x4ba>
 8004b38:	0515565b 	.word	0x0515565b
 8004b3c:	08006df4 	.word	0x08006df4
	} else {
		ST_DWORD(tbl + BPB_TotSec32, n_vol);
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	3320      	adds	r3, #32
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	701a      	strb	r2, [r3, #0]
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	0a1b      	lsrs	r3, r3, #8
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	3321      	adds	r3, #33	; 0x21
 8004b56:	b2d2      	uxtb	r2, r2
 8004b58:	701a      	strb	r2, [r3, #0]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	0c1a      	lsrs	r2, r3, #16
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	3322      	adds	r3, #34	; 0x22
 8004b62:	b2d2      	uxtb	r2, r2
 8004b64:	701a      	strb	r2, [r3, #0]
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	0e1a      	lsrs	r2, r3, #24
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	3323      	adds	r3, #35	; 0x23
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	701a      	strb	r2, [r3, #0]
	}
	tbl[BPB_Media] = md;					/* Media descriptor */
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	3315      	adds	r3, #21
 8004b76:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8004b7a:	701a      	strb	r2, [r3, #0]
	ST_WORD(tbl + BPB_SecPerTrk, 63);		/* Number of sectors per track */
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	3318      	adds	r3, #24
 8004b80:	223f      	movs	r2, #63	; 0x3f
 8004b82:	701a      	strb	r2, [r3, #0]
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	3319      	adds	r3, #25
 8004b88:	2200      	movs	r2, #0
 8004b8a:	701a      	strb	r2, [r3, #0]
	ST_WORD(tbl + BPB_NumHeads, 255);		/* Number of heads */
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	331a      	adds	r3, #26
 8004b90:	22ff      	movs	r2, #255	; 0xff
 8004b92:	701a      	strb	r2, [r3, #0]
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	331b      	adds	r3, #27
 8004b98:	2200      	movs	r2, #0
 8004b9a:	701a      	strb	r2, [r3, #0]
	ST_DWORD(tbl + BPB_HiddSec, b_vol);		/* Hidden sectors */
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	331c      	adds	r3, #28
 8004ba0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ba2:	b2d2      	uxtb	r2, r2
 8004ba4:	701a      	strb	r2, [r3, #0]
 8004ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	0a1b      	lsrs	r3, r3, #8
 8004bac:	b29a      	uxth	r2, r3
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	331d      	adds	r3, #29
 8004bb2:	b2d2      	uxtb	r2, r2
 8004bb4:	701a      	strb	r2, [r3, #0]
 8004bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bb8:	0c1a      	lsrs	r2, r3, #16
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	331e      	adds	r3, #30
 8004bbe:	b2d2      	uxtb	r2, r2
 8004bc0:	701a      	strb	r2, [r3, #0]
 8004bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bc4:	0e1a      	lsrs	r2, r3, #24
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	331f      	adds	r3, #31
 8004bca:	b2d2      	uxtb	r2, r2
 8004bcc:	701a      	strb	r2, [r3, #0]
	n = GET_FATTIME();						/* Use current time as VSN */
 8004bce:	f7fe ff4b 	bl	8003a68 <get_fattime>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	61bb      	str	r3, [r7, #24]
	if (fmt == FS_FAT32) {
 8004bd6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004bda:	2b03      	cmp	r3, #3
 8004bdc:	d161      	bne.n	8004ca2 <f_mkfs+0x5ea>
		ST_DWORD(tbl + BS_VolID32, n);		/* VSN */
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	3343      	adds	r3, #67	; 0x43
 8004be4:	b2d2      	uxtb	r2, r2
 8004be6:	701a      	strb	r2, [r3, #0]
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	0a1b      	lsrs	r3, r3, #8
 8004bee:	b29a      	uxth	r2, r3
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	3344      	adds	r3, #68	; 0x44
 8004bf4:	b2d2      	uxtb	r2, r2
 8004bf6:	701a      	strb	r2, [r3, #0]
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	0c1a      	lsrs	r2, r3, #16
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	3345      	adds	r3, #69	; 0x45
 8004c00:	b2d2      	uxtb	r2, r2
 8004c02:	701a      	strb	r2, [r3, #0]
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	0e1a      	lsrs	r2, r3, #24
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	3346      	adds	r3, #70	; 0x46
 8004c0c:	b2d2      	uxtb	r2, r2
 8004c0e:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + BPB_FATSz32, n_fat);	/* Number of sectors per FAT */
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	3324      	adds	r3, #36	; 0x24
 8004c14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c16:	b2d2      	uxtb	r2, r2
 8004c18:	701a      	strb	r2, [r3, #0]
 8004c1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	0a1b      	lsrs	r3, r3, #8
 8004c20:	b29a      	uxth	r2, r3
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	3325      	adds	r3, #37	; 0x25
 8004c26:	b2d2      	uxtb	r2, r2
 8004c28:	701a      	strb	r2, [r3, #0]
 8004c2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c2c:	0c1a      	lsrs	r2, r3, #16
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	3326      	adds	r3, #38	; 0x26
 8004c32:	b2d2      	uxtb	r2, r2
 8004c34:	701a      	strb	r2, [r3, #0]
 8004c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c38:	0e1a      	lsrs	r2, r3, #24
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	3327      	adds	r3, #39	; 0x27
 8004c3e:	b2d2      	uxtb	r2, r2
 8004c40:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + BPB_RootClus, 2);	/* Root directory start cluster (2) */
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	332c      	adds	r3, #44	; 0x2c
 8004c46:	2202      	movs	r2, #2
 8004c48:	701a      	strb	r2, [r3, #0]
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	332d      	adds	r3, #45	; 0x2d
 8004c4e:	2200      	movs	r2, #0
 8004c50:	701a      	strb	r2, [r3, #0]
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	332e      	adds	r3, #46	; 0x2e
 8004c56:	2200      	movs	r2, #0
 8004c58:	701a      	strb	r2, [r3, #0]
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	332f      	adds	r3, #47	; 0x2f
 8004c5e:	2200      	movs	r2, #0
 8004c60:	701a      	strb	r2, [r3, #0]
		ST_WORD(tbl + BPB_FSInfo, 1);		/* FSINFO record offset (VBR + 1) */
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	3330      	adds	r3, #48	; 0x30
 8004c66:	2201      	movs	r2, #1
 8004c68:	701a      	strb	r2, [r3, #0]
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	3331      	adds	r3, #49	; 0x31
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
		ST_WORD(tbl + BPB_BkBootSec, 6);	/* Backup boot record offset (VBR + 6) */
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	3332      	adds	r3, #50	; 0x32
 8004c76:	2206      	movs	r2, #6
 8004c78:	701a      	strb	r2, [r3, #0]
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	3333      	adds	r3, #51	; 0x33
 8004c7e:	2200      	movs	r2, #0
 8004c80:	701a      	strb	r2, [r3, #0]
		tbl[BS_DrvNum32] = 0x80;			/* Drive number */
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	3340      	adds	r3, #64	; 0x40
 8004c86:	2280      	movs	r2, #128	; 0x80
 8004c88:	701a      	strb	r2, [r3, #0]
		tbl[BS_BootSig32] = 0x29;			/* Extended boot signature */
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	3342      	adds	r3, #66	; 0x42
 8004c8e:	2229      	movs	r2, #41	; 0x29
 8004c90:	701a      	strb	r2, [r3, #0]
		mem_cpy(tbl + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	3347      	adds	r3, #71	; 0x47
 8004c96:	2213      	movs	r2, #19
 8004c98:	498b      	ldr	r1, [pc, #556]	; (8004ec8 <f_mkfs+0x810>)
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7ff f878 	bl	8003d90 <mem_cpy>
 8004ca0:	e034      	b.n	8004d0c <f_mkfs+0x654>
	} else {
		ST_DWORD(tbl + BS_VolID, n);		/* VSN */
 8004ca2:	69ba      	ldr	r2, [r7, #24]
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	3327      	adds	r3, #39	; 0x27
 8004ca8:	b2d2      	uxtb	r2, r2
 8004caa:	701a      	strb	r2, [r3, #0]
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	0a1b      	lsrs	r3, r3, #8
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	3328      	adds	r3, #40	; 0x28
 8004cb8:	b2d2      	uxtb	r2, r2
 8004cba:	701a      	strb	r2, [r3, #0]
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	0c1a      	lsrs	r2, r3, #16
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	3329      	adds	r3, #41	; 0x29
 8004cc4:	b2d2      	uxtb	r2, r2
 8004cc6:	701a      	strb	r2, [r3, #0]
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	0e1a      	lsrs	r2, r3, #24
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	332a      	adds	r3, #42	; 0x2a
 8004cd0:	b2d2      	uxtb	r2, r2
 8004cd2:	701a      	strb	r2, [r3, #0]
		ST_WORD(tbl + BPB_FATSz16, n_fat);	/* Number of sectors per FAT */
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	3316      	adds	r3, #22
 8004cd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	701a      	strb	r2, [r3, #0]
 8004cde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	0a1b      	lsrs	r3, r3, #8
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	3317      	adds	r3, #23
 8004cea:	b2d2      	uxtb	r2, r2
 8004cec:	701a      	strb	r2, [r3, #0]
		tbl[BS_DrvNum] = 0x80;				/* Drive number */
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	3324      	adds	r3, #36	; 0x24
 8004cf2:	2280      	movs	r2, #128	; 0x80
 8004cf4:	701a      	strb	r2, [r3, #0]
		tbl[BS_BootSig] = 0x29;				/* Extended boot signature */
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	3326      	adds	r3, #38	; 0x26
 8004cfa:	2229      	movs	r2, #41	; 0x29
 8004cfc:	701a      	strb	r2, [r3, #0]
		mem_cpy(tbl + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	332b      	adds	r3, #43	; 0x2b
 8004d02:	2213      	movs	r2, #19
 8004d04:	4971      	ldr	r1, [pc, #452]	; (8004ecc <f_mkfs+0x814>)
 8004d06:	4618      	mov	r0, r3
 8004d08:	f7ff f842 	bl	8003d90 <mem_cpy>
	}
	ST_WORD(tbl + BS_55AA, 0xAA55);			/* Signature (Offset is fixed here regardless of sector size) */
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8004d12:	2255      	movs	r2, #85	; 0x55
 8004d14:	701a      	strb	r2, [r3, #0]
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004d1c:	22aa      	movs	r2, #170	; 0xaa
 8004d1e:	701a      	strb	r2, [r3, #0]
	if (disk_write(pdrv, tbl, b_vol, 1) != RES_OK)	/* Write it to the VBR sector */
 8004d20:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8004d24:	2301      	movs	r3, #1
 8004d26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d28:	69f9      	ldr	r1, [r7, #28]
 8004d2a:	f7fe fff3 	bl	8003d14 <disk_write>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <f_mkfs+0x680>
		return FR_DISK_ERR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e158      	b.n	8004fea <f_mkfs+0x932>
	if (fmt == FS_FAT32)					/* Write backup VBR if needed (VBR + 6) */
 8004d38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004d3c:	2b03      	cmp	r3, #3
 8004d3e:	d107      	bne.n	8004d50 <f_mkfs+0x698>
		disk_write(pdrv, tbl, b_vol + 6, 1);
 8004d40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d42:	1d9a      	adds	r2, r3, #6
 8004d44:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8004d48:	2301      	movs	r3, #1
 8004d4a:	69f9      	ldr	r1, [r7, #28]
 8004d4c:	f7fe ffe2 	bl	8003d14 <disk_write>

	/* Initialize FAT area */
	wsect = b_fat;
 8004d50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d52:	65bb      	str	r3, [r7, #88]	; 0x58
	for (i = 0; i < N_FATS; i++) {		/* Initialize each FAT copy */
 8004d54:	2300      	movs	r3, #0
 8004d56:	657b      	str	r3, [r7, #84]	; 0x54
 8004d58:	e09b      	b.n	8004e92 <f_mkfs+0x7da>
		mem_set(tbl, 0, SS(fs));			/* 1st sector of the FAT  */
 8004d5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d5e:	2100      	movs	r1, #0
 8004d60:	69f8      	ldr	r0, [r7, #28]
 8004d62:	f7ff f832 	bl	8003dca <mem_set>
		n = md;								/* Media descriptor byte */
 8004d66:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d6a:	61bb      	str	r3, [r7, #24]
		if (fmt != FS_FAT32) {
 8004d6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004d70:	2b03      	cmp	r3, #3
 8004d72:	d023      	beq.n	8004dbc <f_mkfs+0x704>
			n |= (fmt == FS_FAT12) ? 0x00FFFF00 : 0xFFFFFF00;
 8004d74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <f_mkfs+0x6c8>
 8004d7c:	4a54      	ldr	r2, [pc, #336]	; (8004ed0 <f_mkfs+0x818>)
 8004d7e:	e001      	b.n	8004d84 <f_mkfs+0x6cc>
 8004d80:	f06f 02ff 	mvn.w	r2, #255	; 0xff
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	61bb      	str	r3, [r7, #24]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT12/16) */
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	b2da      	uxtb	r2, r3
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	701a      	strb	r2, [r3, #0]
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	0a1b      	lsrs	r3, r3, #8
 8004d98:	b29a      	uxth	r2, r3
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	b2d2      	uxtb	r2, r2
 8004da0:	701a      	strb	r2, [r3, #0]
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	0c1a      	lsrs	r2, r3, #16
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	3302      	adds	r3, #2
 8004daa:	b2d2      	uxtb	r2, r2
 8004dac:	701a      	strb	r2, [r3, #0]
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	0e1a      	lsrs	r2, r3, #24
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	3303      	adds	r3, #3
 8004db6:	b2d2      	uxtb	r2, r2
 8004db8:	701a      	strb	r2, [r3, #0]
 8004dba:	e03b      	b.n	8004e34 <f_mkfs+0x77c>
		} else {
			n |= 0xFFFFFF00;
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	f063 03ff 	orn	r3, r3, #255	; 0xff
 8004dc2:	61bb      	str	r3, [r7, #24]
			ST_DWORD(tbl + 0, n);			/* Reserve cluster #0-1 (FAT32) */
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	701a      	strb	r2, [r3, #0]
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	0a1b      	lsrs	r3, r3, #8
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	b2d2      	uxtb	r2, r2
 8004dda:	701a      	strb	r2, [r3, #0]
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	0c1a      	lsrs	r2, r3, #16
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	3302      	adds	r3, #2
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	701a      	strb	r2, [r3, #0]
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	0e1a      	lsrs	r2, r3, #24
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	3303      	adds	r3, #3
 8004df0:	b2d2      	uxtb	r2, r2
 8004df2:	701a      	strb	r2, [r3, #0]
			ST_DWORD(tbl + 4, 0xFFFFFFFF);
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	3304      	adds	r3, #4
 8004df8:	22ff      	movs	r2, #255	; 0xff
 8004dfa:	701a      	strb	r2, [r3, #0]
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	3305      	adds	r3, #5
 8004e00:	22ff      	movs	r2, #255	; 0xff
 8004e02:	701a      	strb	r2, [r3, #0]
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	3306      	adds	r3, #6
 8004e08:	22ff      	movs	r2, #255	; 0xff
 8004e0a:	701a      	strb	r2, [r3, #0]
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	3307      	adds	r3, #7
 8004e10:	22ff      	movs	r2, #255	; 0xff
 8004e12:	701a      	strb	r2, [r3, #0]
			ST_DWORD(tbl + 8, 0x0FFFFFFF);	/* Reserve cluster #2 for root directory */
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	3308      	adds	r3, #8
 8004e18:	22ff      	movs	r2, #255	; 0xff
 8004e1a:	701a      	strb	r2, [r3, #0]
 8004e1c:	69fb      	ldr	r3, [r7, #28]
 8004e1e:	3309      	adds	r3, #9
 8004e20:	22ff      	movs	r2, #255	; 0xff
 8004e22:	701a      	strb	r2, [r3, #0]
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	330a      	adds	r3, #10
 8004e28:	22ff      	movs	r2, #255	; 0xff
 8004e2a:	701a      	strb	r2, [r3, #0]
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	330b      	adds	r3, #11
 8004e30:	220f      	movs	r2, #15
 8004e32:	701a      	strb	r2, [r3, #0]
		}
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8004e34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e36:	1c53      	adds	r3, r2, #1
 8004e38:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e3a:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8004e3e:	2301      	movs	r3, #1
 8004e40:	69f9      	ldr	r1, [r7, #28]
 8004e42:	f7fe ff67 	bl	8003d14 <disk_write>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d001      	beq.n	8004e50 <f_mkfs+0x798>
			return FR_DISK_ERR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e0cc      	b.n	8004fea <f_mkfs+0x932>
		mem_set(tbl, 0, SS(fs));			/* Fill following FAT entries with zero */
 8004e50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e54:	2100      	movs	r1, #0
 8004e56:	69f8      	ldr	r0, [r7, #28]
 8004e58:	f7fe ffb7 	bl	8003dca <mem_set>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	61bb      	str	r3, [r7, #24]
 8004e60:	e010      	b.n	8004e84 <f_mkfs+0x7cc>
			if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8004e62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e64:	1c53      	adds	r3, r2, #1
 8004e66:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e68:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	69f9      	ldr	r1, [r7, #28]
 8004e70:	f7fe ff50 	bl	8003d14 <disk_write>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d001      	beq.n	8004e7e <f_mkfs+0x7c6>
				return FR_DISK_ERR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e0b5      	b.n	8004fea <f_mkfs+0x932>
		for (n = 1; n < n_fat; n++) {		/* This loop may take a time on FAT32 volume due to many single sector writes */
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	3301      	adds	r3, #1
 8004e82:	61bb      	str	r3, [r7, #24]
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d8ea      	bhi.n	8004e62 <f_mkfs+0x7aa>
	for (i = 0; i < N_FATS; i++) {		/* Initialize each FAT copy */
 8004e8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e8e:	3301      	adds	r3, #1
 8004e90:	657b      	str	r3, [r7, #84]	; 0x54
 8004e92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	f43f af60 	beq.w	8004d5a <f_mkfs+0x6a2>
		}
	}

	/* Initialize root directory */
	i = (fmt == FS_FAT32) ? au : (UINT)n_dir;
 8004e9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004e9e:	2b03      	cmp	r3, #3
 8004ea0:	d101      	bne.n	8004ea6 <f_mkfs+0x7ee>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	e000      	b.n	8004ea8 <f_mkfs+0x7f0>
 8004ea6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ea8:	657b      	str	r3, [r7, #84]	; 0x54
	do {
		if (disk_write(pdrv, tbl, wsect++, 1) != RES_OK)
 8004eaa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004eac:	1c53      	adds	r3, r2, #1
 8004eae:	65bb      	str	r3, [r7, #88]	; 0x58
 8004eb0:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	69f9      	ldr	r1, [r7, #28]
 8004eb8:	f7fe ff2c 	bl	8003d14 <disk_write>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d008      	beq.n	8004ed4 <f_mkfs+0x81c>
			return FR_DISK_ERR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e091      	b.n	8004fea <f_mkfs+0x932>
 8004ec6:	bf00      	nop
 8004ec8:	08006e00 	.word	0x08006e00
 8004ecc:	08006e14 	.word	0x08006e14
 8004ed0:	00ffff00 	.word	0x00ffff00
	} while (--i);
 8004ed4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	657b      	str	r3, [r7, #84]	; 0x54
 8004eda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d1e4      	bne.n	8004eaa <f_mkfs+0x7f2>
		disk_ioctl(pdrv, CTRL_TRIM, eb);
	}
#endif

	/* Create FSINFO if needed */
	if (fmt == FS_FAT32) {
 8004ee0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004ee4:	2b03      	cmp	r3, #3
 8004ee6:	d173      	bne.n	8004fd0 <f_mkfs+0x918>
		ST_DWORD(tbl + FSI_LeadSig, 0x41615252);
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	2252      	movs	r2, #82	; 0x52
 8004eec:	701a      	strb	r2, [r3, #0]
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	2252      	movs	r2, #82	; 0x52
 8004ef4:	701a      	strb	r2, [r3, #0]
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	3302      	adds	r3, #2
 8004efa:	2261      	movs	r2, #97	; 0x61
 8004efc:	701a      	strb	r2, [r3, #0]
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	3303      	adds	r3, #3
 8004f02:	2241      	movs	r2, #65	; 0x41
 8004f04:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + FSI_StrucSig, 0x61417272);
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8004f0c:	2272      	movs	r2, #114	; 0x72
 8004f0e:	701a      	strb	r2, [r3, #0]
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	f203 13e5 	addw	r3, r3, #485	; 0x1e5
 8004f16:	2272      	movs	r2, #114	; 0x72
 8004f18:	701a      	strb	r2, [r3, #0]
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	f503 73f3 	add.w	r3, r3, #486	; 0x1e6
 8004f20:	2241      	movs	r2, #65	; 0x41
 8004f22:	701a      	strb	r2, [r3, #0]
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	f203 13e7 	addw	r3, r3, #487	; 0x1e7
 8004f2a:	2261      	movs	r2, #97	; 0x61
 8004f2c:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 8004f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8004f38:	3a01      	subs	r2, #1
 8004f3a:	b2d2      	uxtb	r2, r2
 8004f3c:	701a      	strb	r2, [r3, #0]
 8004f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	3b01      	subs	r3, #1
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	0a1b      	lsrs	r3, r3, #8
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	f203 13e9 	addw	r3, r3, #489	; 0x1e9
 8004f50:	b2d2      	uxtb	r2, r2
 8004f52:	701a      	strb	r2, [r3, #0]
 8004f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f56:	3b01      	subs	r3, #1
 8004f58:	0c1a      	lsrs	r2, r3, #16
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	f503 73f5 	add.w	r3, r3, #490	; 0x1ea
 8004f60:	b2d2      	uxtb	r2, r2
 8004f62:	701a      	strb	r2, [r3, #0]
 8004f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f66:	3b01      	subs	r3, #1
 8004f68:	0e1a      	lsrs	r2, r3, #24
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	f203 13eb 	addw	r3, r3, #491	; 0x1eb
 8004f70:	b2d2      	uxtb	r2, r2
 8004f72:	701a      	strb	r2, [r3, #0]
		ST_DWORD(tbl + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	701a      	strb	r2, [r3, #0]
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	f203 13ed 	addw	r3, r3, #493	; 0x1ed
 8004f84:	2200      	movs	r2, #0
 8004f86:	701a      	strb	r2, [r3, #0]
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	f503 73f7 	add.w	r3, r3, #494	; 0x1ee
 8004f8e:	2200      	movs	r2, #0
 8004f90:	701a      	strb	r2, [r3, #0]
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	f203 13ef 	addw	r3, r3, #495	; 0x1ef
 8004f98:	2200      	movs	r2, #0
 8004f9a:	701a      	strb	r2, [r3, #0]
		ST_WORD(tbl + BS_55AA, 0xAA55);
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8004fa2:	2255      	movs	r2, #85	; 0x55
 8004fa4:	701a      	strb	r2, [r3, #0]
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004fac:	22aa      	movs	r2, #170	; 0xaa
 8004fae:	701a      	strb	r2, [r3, #0]
		disk_write(pdrv, tbl, b_vol + 1, 1);	/* Write original (VBR + 1) */
 8004fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fb2:	1c5a      	adds	r2, r3, #1
 8004fb4:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8004fb8:	2301      	movs	r3, #1
 8004fba:	69f9      	ldr	r1, [r7, #28]
 8004fbc:	f7fe feaa 	bl	8003d14 <disk_write>
		disk_write(pdrv, tbl, b_vol + 7, 1);	/* Write backup (VBR + 7) */
 8004fc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fc2:	1dda      	adds	r2, r3, #7
 8004fc4:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8004fc8:	2301      	movs	r3, #1
 8004fca:	69f9      	ldr	r1, [r7, #28]
 8004fcc:	f7fe fea2 	bl	8003d14 <disk_write>
	}

	return (disk_ioctl(pdrv, CTRL_SYNC, 0) == RES_OK) ? FR_OK : FR_DISK_ERR;
 8004fd0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7fe febb 	bl	8003d54 <disk_ioctl>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	bf14      	ite	ne
 8004fe4:	2301      	movne	r3, #1
 8004fe6:	2300      	moveq	r3, #0
 8004fe8:	b2db      	uxtb	r3, r3
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3760      	adds	r7, #96	; 0x60
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop

08004ff4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b087      	sub	sp, #28
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	4613      	mov	r3, r2
 8005000:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8005002:	2301      	movs	r3, #1
 8005004:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8005006:	2300      	movs	r3, #0
 8005008:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800500a:	4b1e      	ldr	r3, [pc, #120]	; (8005084 <FATFS_LinkDriverEx+0x90>)
 800500c:	7a5b      	ldrb	r3, [r3, #9]
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b01      	cmp	r3, #1
 8005012:	d831      	bhi.n	8005078 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8005014:	4b1b      	ldr	r3, [pc, #108]	; (8005084 <FATFS_LinkDriverEx+0x90>)
 8005016:	7a5b      	ldrb	r3, [r3, #9]
 8005018:	b2db      	uxtb	r3, r3
 800501a:	461a      	mov	r2, r3
 800501c:	4b19      	ldr	r3, [pc, #100]	; (8005084 <FATFS_LinkDriverEx+0x90>)
 800501e:	2100      	movs	r1, #0
 8005020:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8005022:	4b18      	ldr	r3, [pc, #96]	; (8005084 <FATFS_LinkDriverEx+0x90>)
 8005024:	7a5b      	ldrb	r3, [r3, #9]
 8005026:	b2db      	uxtb	r3, r3
 8005028:	4a16      	ldr	r2, [pc, #88]	; (8005084 <FATFS_LinkDriverEx+0x90>)
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	4413      	add	r3, r2
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8005032:	4b14      	ldr	r3, [pc, #80]	; (8005084 <FATFS_LinkDriverEx+0x90>)
 8005034:	7a5b      	ldrb	r3, [r3, #9]
 8005036:	b2db      	uxtb	r3, r3
 8005038:	461a      	mov	r2, r3
 800503a:	4b12      	ldr	r3, [pc, #72]	; (8005084 <FATFS_LinkDriverEx+0x90>)
 800503c:	4413      	add	r3, r2
 800503e:	79fa      	ldrb	r2, [r7, #7]
 8005040:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8005042:	4b10      	ldr	r3, [pc, #64]	; (8005084 <FATFS_LinkDriverEx+0x90>)
 8005044:	7a5b      	ldrb	r3, [r3, #9]
 8005046:	b2db      	uxtb	r3, r3
 8005048:	1c5a      	adds	r2, r3, #1
 800504a:	b2d1      	uxtb	r1, r2
 800504c:	4a0d      	ldr	r2, [pc, #52]	; (8005084 <FATFS_LinkDriverEx+0x90>)
 800504e:	7251      	strb	r1, [r2, #9]
 8005050:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8005052:	7dbb      	ldrb	r3, [r7, #22]
 8005054:	3330      	adds	r3, #48	; 0x30
 8005056:	b2da      	uxtb	r2, r3
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	3301      	adds	r3, #1
 8005060:	223a      	movs	r2, #58	; 0x3a
 8005062:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	3302      	adds	r3, #2
 8005068:	222f      	movs	r2, #47	; 0x2f
 800506a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	3303      	adds	r3, #3
 8005070:	2200      	movs	r2, #0
 8005072:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8005074:	2300      	movs	r3, #0
 8005076:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8005078:	7dfb      	ldrb	r3, [r7, #23]
}
 800507a:	4618      	mov	r0, r3
 800507c:	371c      	adds	r7, #28
 800507e:	46bd      	mov	sp, r7
 8005080:	bc80      	pop	{r7}
 8005082:	4770      	bx	lr
 8005084:	200000d8 	.word	0x200000d8

08005088 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8005092:	2200      	movs	r2, #0
 8005094:	6839      	ldr	r1, [r7, #0]
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f7ff ffac 	bl	8004ff4 <FATFS_LinkDriverEx>
 800509c:	4603      	mov	r3, r0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <SPI_I2S_ReceiveData>:

  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
}
u16 SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b083      	sub	sp, #12
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

//	assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
  /* Return the data in the DR register */
  return SPIx->DR;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	b29b      	uxth	r3, r3
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	370c      	adds	r7, #12
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bc80      	pop	{r7}
 80050bc:	4770      	bx	lr
	...

080050c0 <SPI_FLASH_SendByte>:
  * 输入参数: byte：待发送数据
  * 返 回 值: uint8_t：接收到的数据
  * 说    明：无
  */
uint8_t SPI_FLASH_SendByte(uint8_t byte)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	4603      	mov	r3, r0
 80050c8:	71fb      	strb	r3, [r7, #7]
  uint8_t d_read,d_send=byte;
 80050ca:	79fb      	ldrb	r3, [r7, #7]
 80050cc:	73bb      	strb	r3, [r7, #14]
//	}
   //等待发送缓冲区空
//    while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE));
    //发一个字节
//    SPI_I2S_SendData(SPI1, d_send);
		HAL_SPI_Transmit(&hspi1,&d_send,1,1000);
 80050ce:	f107 010e 	add.w	r1, r7, #14
 80050d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80050d6:	2201      	movs	r2, #1
 80050d8:	480a      	ldr	r0, [pc, #40]	; (8005104 <SPI_FLASH_SendByte+0x44>)
 80050da:	f7fc fef7 	bl	8001ecc <HAL_SPI_Transmit>
//		HAL_SPI_Receive(&hspi1,&d_read,1,1000);
    //等待数据接收
    while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE));
 80050de:	bf00      	nop
 80050e0:	4b08      	ldr	r3, [pc, #32]	; (8005104 <SPI_FLASH_SendByte+0x44>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d0f8      	beq.n	80050e0 <SPI_FLASH_SendByte+0x20>
    //取数据
    d_read = SPI_I2S_ReceiveData(SPI1);
 80050ee:	4806      	ldr	r0, [pc, #24]	; (8005108 <SPI_FLASH_SendByte+0x48>)
 80050f0:	f7ff ffd9 	bl	80050a6 <SPI_I2S_ReceiveData>
 80050f4:	4603      	mov	r3, r0
 80050f6:	73fb      	strb	r3, [r7, #15]
  return d_read;
 80050f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	2000051c 	.word	0x2000051c
 8005108:	40013000 	.word	0x40013000

0800510c <SD_WaitReady>:
* Return         : u8
*                   0： 成功
*                   other：失败
*******************************************************************************/
u8 SD_WaitReady(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
    u8 r1;
    u16 retry;
    retry = 0;
 8005112:	2300      	movs	r3, #0
 8005114:	80fb      	strh	r3, [r7, #6]
    do
    {
        r1 = SPI_FLASH_SendByte(0xFF);
 8005116:	20ff      	movs	r0, #255	; 0xff
 8005118:	f7ff ffd2 	bl	80050c0 <SPI_FLASH_SendByte>
 800511c:	4603      	mov	r3, r0
 800511e:	717b      	strb	r3, [r7, #5]
        if(retry==0xfffe)
 8005120:	88fb      	ldrh	r3, [r7, #6]
 8005122:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005126:	4293      	cmp	r3, r2
 8005128:	d101      	bne.n	800512e <SD_WaitReady+0x22>
        {
            return 1;
 800512a:	2301      	movs	r3, #1
 800512c:	e003      	b.n	8005136 <SD_WaitReady+0x2a>
        }
    }while(r1!=0xFF);
 800512e:	797b      	ldrb	r3, [r7, #5]
 8005130:	2bff      	cmp	r3, #255	; 0xff
 8005132:	d1f0      	bne.n	8005116 <SD_WaitReady+0xa>
    return 0;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3708      	adds	r7, #8
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
	...

08005140 <SD_SendCommand>:
*                  u8 crc   crc校验值
* Output         : None
* Return         : u8 r1 SD卡返回的响应
*******************************************************************************/
u8 SD_SendCommand(u8 cmd, u32 arg, u8 crc)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	4603      	mov	r3, r0
 8005148:	6039      	str	r1, [r7, #0]
 800514a:	71fb      	strb	r3, [r7, #7]
 800514c:	4613      	mov	r3, r2
 800514e:	71bb      	strb	r3, [r7, #6]
    unsigned char r1;
    unsigned char Retry = 0;
 8005150:	2300      	movs	r3, #0
 8005152:	73fb      	strb	r3, [r7, #15]
    //????????
    SPI_FLASH_SendByte(0xff);
 8005154:	20ff      	movs	r0, #255	; 0xff
 8005156:	f7ff ffb3 	bl	80050c0 <SPI_FLASH_SendByte>
    //片选端置低，选中SD卡
    FLASH_SPI_CS_ENABLE();
 800515a:	2200      	movs	r2, #0
 800515c:	2110      	movs	r1, #16
 800515e:	4821      	ldr	r0, [pc, #132]	; (80051e4 <SD_SendCommand+0xa4>)
 8005160:	f7fc f9b2 	bl	80014c8 <HAL_GPIO_WritePin>
    //发送
    SPI_FLASH_SendByte(cmd | 0x40);                         //分别写入命令
 8005164:	79fb      	ldrb	r3, [r7, #7]
 8005166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800516a:	b2db      	uxtb	r3, r3
 800516c:	4618      	mov	r0, r3
 800516e:	f7ff ffa7 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 24);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	0e1b      	lsrs	r3, r3, #24
 8005176:	b2db      	uxtb	r3, r3
 8005178:	4618      	mov	r0, r3
 800517a:	f7ff ffa1 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 16);
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	0c1b      	lsrs	r3, r3, #16
 8005182:	b2db      	uxtb	r3, r3
 8005184:	4618      	mov	r0, r3
 8005186:	f7ff ff9b 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 8);
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	0a1b      	lsrs	r3, r3, #8
 800518e:	b2db      	uxtb	r3, r3
 8005190:	4618      	mov	r0, r3
 8005192:	f7ff ff95 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg);
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	b2db      	uxtb	r3, r3
 800519a:	4618      	mov	r0, r3
 800519c:	f7ff ff90 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(crc);
 80051a0:	79bb      	ldrb	r3, [r7, #6]
 80051a2:	4618      	mov	r0, r3
 80051a4:	f7ff ff8c 	bl	80050c0 <SPI_FLASH_SendByte>

    //等待响应，或超时退出
    while((r1 = SPI_FLASH_SendByte(0xFF))==0xFF)
 80051a8:	e005      	b.n	80051b6 <SD_SendCommand+0x76>
    {
        Retry++;
 80051aa:	7bfb      	ldrb	r3, [r7, #15]
 80051ac:	3301      	adds	r3, #1
 80051ae:	73fb      	strb	r3, [r7, #15]
        if(Retry > 200)
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
 80051b2:	2bc8      	cmp	r3, #200	; 0xc8
 80051b4:	d808      	bhi.n	80051c8 <SD_SendCommand+0x88>
    while((r1 = SPI_FLASH_SendByte(0xFF))==0xFF)
 80051b6:	20ff      	movs	r0, #255	; 0xff
 80051b8:	f7ff ff82 	bl	80050c0 <SPI_FLASH_SendByte>
 80051bc:	4603      	mov	r3, r0
 80051be:	73bb      	strb	r3, [r7, #14]
 80051c0:	7bbb      	ldrb	r3, [r7, #14]
 80051c2:	2bff      	cmp	r3, #255	; 0xff
 80051c4:	d0f1      	beq.n	80051aa <SD_SendCommand+0x6a>
 80051c6:	e000      	b.n	80051ca <SD_SendCommand+0x8a>
        {
            break;
 80051c8:	bf00      	nop
        }
    }

    //关闭片选
    FLASH_SPI_CS_DISABLE();
 80051ca:	2201      	movs	r2, #1
 80051cc:	2110      	movs	r1, #16
 80051ce:	4805      	ldr	r0, [pc, #20]	; (80051e4 <SD_SendCommand+0xa4>)
 80051d0:	f7fc f97a 	bl	80014c8 <HAL_GPIO_WritePin>
    //在总线上额外增加8个时钟，让SD卡完成剩下的工作
    SPI_FLASH_SendByte(0xFF);
 80051d4:	20ff      	movs	r0, #255	; 0xff
 80051d6:	f7ff ff73 	bl	80050c0 <SPI_FLASH_SendByte>
    //返回状态值
    return r1;
 80051da:	7bbb      	ldrb	r3, [r7, #14]
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	40010800 	.word	0x40010800

080051e8 <SD_SendCommand_NoDeassert>:
*                  u8 crc   crc校验值
* Output         : None
* Return         : u8 r1 SD卡返回的响应
*******************************************************************************/
u8 SD_SendCommand_NoDeassert(u8 cmd, u32 arg, u8 crc)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	4603      	mov	r3, r0
 80051f0:	6039      	str	r1, [r7, #0]
 80051f2:	71fb      	strb	r3, [r7, #7]
 80051f4:	4613      	mov	r3, r2
 80051f6:	71bb      	strb	r3, [r7, #6]
    unsigned char r1;
    unsigned char Retry = 0;
 80051f8:	2300      	movs	r3, #0
 80051fa:	73fb      	strb	r3, [r7, #15]
    //????????
    SPI_FLASH_SendByte(0xff);
 80051fc:	20ff      	movs	r0, #255	; 0xff
 80051fe:	f7ff ff5f 	bl	80050c0 <SPI_FLASH_SendByte>
    //片选端置低，选中SD卡
    FLASH_SPI_CS_ENABLE();
 8005202:	2200      	movs	r2, #0
 8005204:	2110      	movs	r1, #16
 8005206:	481d      	ldr	r0, [pc, #116]	; (800527c <SD_SendCommand_NoDeassert+0x94>)
 8005208:	f7fc f95e 	bl	80014c8 <HAL_GPIO_WritePin>
    //发送
    SPI_FLASH_SendByte(cmd | 0x40);                         //分别写入命令
 800520c:	79fb      	ldrb	r3, [r7, #7]
 800520e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005212:	b2db      	uxtb	r3, r3
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff ff53 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 24);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	0e1b      	lsrs	r3, r3, #24
 800521e:	b2db      	uxtb	r3, r3
 8005220:	4618      	mov	r0, r3
 8005222:	f7ff ff4d 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 16);
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	0c1b      	lsrs	r3, r3, #16
 800522a:	b2db      	uxtb	r3, r3
 800522c:	4618      	mov	r0, r3
 800522e:	f7ff ff47 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg >> 8);
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	0a1b      	lsrs	r3, r3, #8
 8005236:	b2db      	uxtb	r3, r3
 8005238:	4618      	mov	r0, r3
 800523a:	f7ff ff41 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(arg);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	b2db      	uxtb	r3, r3
 8005242:	4618      	mov	r0, r3
 8005244:	f7ff ff3c 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(crc);
 8005248:	79bb      	ldrb	r3, [r7, #6]
 800524a:	4618      	mov	r0, r3
 800524c:	f7ff ff38 	bl	80050c0 <SPI_FLASH_SendByte>
    //等待响应，或超时退出
    while((r1 = SPI_FLASH_SendByte(0xFF))==0xFF)
 8005250:	e005      	b.n	800525e <SD_SendCommand_NoDeassert+0x76>
    {
        Retry++;
 8005252:	7bfb      	ldrb	r3, [r7, #15]
 8005254:	3301      	adds	r3, #1
 8005256:	73fb      	strb	r3, [r7, #15]
        if(Retry > 200)
 8005258:	7bfb      	ldrb	r3, [r7, #15]
 800525a:	2bc8      	cmp	r3, #200	; 0xc8
 800525c:	d808      	bhi.n	8005270 <SD_SendCommand_NoDeassert+0x88>
    while((r1 = SPI_FLASH_SendByte(0xFF))==0xFF)
 800525e:	20ff      	movs	r0, #255	; 0xff
 8005260:	f7ff ff2e 	bl	80050c0 <SPI_FLASH_SendByte>
 8005264:	4603      	mov	r3, r0
 8005266:	73bb      	strb	r3, [r7, #14]
 8005268:	7bbb      	ldrb	r3, [r7, #14]
 800526a:	2bff      	cmp	r3, #255	; 0xff
 800526c:	d0f1      	beq.n	8005252 <SD_SendCommand_NoDeassert+0x6a>
 800526e:	e000      	b.n	8005272 <SD_SendCommand_NoDeassert+0x8a>
        {
            break;
 8005270:	bf00      	nop
        }
    }
    //返回响应值
    return r1;
 8005272:	7bbb      	ldrb	r3, [r7, #14]
}
 8005274:	4618      	mov	r0, r3
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	40010800 	.word	0x40010800

08005280 <SPI_SetSpeed>:
void SPI_SetSpeed(u8 SpeedSet)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	4603      	mov	r3, r0
 8005288:	71fb      	strb	r3, [r7, #7]
	hspi1.Instance = SPI1;
 800528a:	4b1c      	ldr	r3, [pc, #112]	; (80052fc <SPI_SetSpeed+0x7c>)
 800528c:	4a1c      	ldr	r2, [pc, #112]	; (8005300 <SPI_SetSpeed+0x80>)
 800528e:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005290:	4b1a      	ldr	r3, [pc, #104]	; (80052fc <SPI_SetSpeed+0x7c>)
 8005292:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005296:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005298:	4b18      	ldr	r3, [pc, #96]	; (80052fc <SPI_SetSpeed+0x7c>)
 800529a:	2200      	movs	r2, #0
 800529c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800529e:	4b17      	ldr	r3, [pc, #92]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80052a4:	4b15      	ldr	r3, [pc, #84]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052a6:	2200      	movs	r2, #0
 80052a8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80052aa:	4b14      	ldr	r3, [pc, #80]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80052b0:	4b12      	ldr	r3, [pc, #72]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052b2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80052b6:	619a      	str	r2, [r3, #24]
	//如果速度设置输入0，则低速模式，非0则高速模式
	if(SpeedSet==SPI_SPEED_LOW)
 80052b8:	79fb      	ldrb	r3, [r7, #7]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d103      	bne.n	80052c6 <SPI_SetSpeed+0x46>
	{
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80052be:	4b0f      	ldr	r3, [pc, #60]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052c0:	2238      	movs	r2, #56	; 0x38
 80052c2:	61da      	str	r2, [r3, #28]
 80052c4:	e002      	b.n	80052cc <SPI_SetSpeed+0x4c>
	}
	else
	{
		hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80052c6:	4b0d      	ldr	r3, [pc, #52]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052c8:	2208      	movs	r2, #8
 80052ca:	61da      	str	r2, [r3, #28]
	}
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80052cc:	4b0b      	ldr	r3, [pc, #44]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80052d2:	4b0a      	ldr	r3, [pc, #40]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052d8:	4b08      	ldr	r3, [pc, #32]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052da:	2200      	movs	r2, #0
 80052dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80052de:	4b07      	ldr	r3, [pc, #28]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052e0:	220a      	movs	r2, #10
 80052e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80052e4:	4805      	ldr	r0, [pc, #20]	; (80052fc <SPI_SetSpeed+0x7c>)
 80052e6:	f7fc fd6d 	bl	8001dc4 <HAL_SPI_Init>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d001      	beq.n	80052f4 <SPI_SetSpeed+0x74>
  {
    Error_Handler();
 80052f0:	f7fb f936 	bl	8000560 <Error_Handler>
	//Prescaler_32, 168134 Byte/S    162337 Byte/S
	//Prescaler_16, 261543 Byte/S    247777 Byte/S
	//Prescaler_8,  313851 Byte/S    336269 Byte/S
	//Prescaler_4,  392314 Byte/S    392314 Byte/S
	//Prescaler_2,  392314 Byte/S
}
 80052f4:	bf00      	nop
 80052f6:	3708      	adds	r7, #8
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	2000051c 	.word	0x2000051c
 8005300:	40013000 	.word	0x40013000

08005304 <SD_Init>:
*                  0：NO_ERR
*                  1：TIME_OUT
*                  99：NO_CARD
*******************************************************************************/
u8 SD_Init(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
	//为什么有的卡可以呢？因为SPI初始化时是低速的，SD卡初始化
	//完成后设置为高速，有的卡只要初始化一次就行，程序就ok；
	//但有的卡需要多次复位，呵呵，这个地方差这一句，
	//这种卡就用不成咯！
	*******************************************************/
    SPI_SetSpeed(0); //设置SPI速度为低速
 800530a:	2000      	movs	r0, #0
 800530c:	f7ff ffb8 	bl	8005280 <SPI_SetSpeed>
    //先产生>74个脉冲，让SD卡自己初始化完成
    for(i=0;i<100;i++)
 8005310:	2300      	movs	r3, #0
 8005312:	81fb      	strh	r3, [r7, #14]
 8005314:	e005      	b.n	8005322 <SD_Init+0x1e>
    {
        SPI_FLASH_SendByte(0xFF);
 8005316:	20ff      	movs	r0, #255	; 0xff
 8005318:	f7ff fed2 	bl	80050c0 <SPI_FLASH_SendByte>
    for(i=0;i<100;i++)
 800531c:	89fb      	ldrh	r3, [r7, #14]
 800531e:	3301      	adds	r3, #1
 8005320:	81fb      	strh	r3, [r7, #14]
 8005322:	89fb      	ldrh	r3, [r7, #14]
 8005324:	2b63      	cmp	r3, #99	; 0x63
 8005326:	d9f6      	bls.n	8005316 <SD_Init+0x12>
    }
    //-----------------SD卡复位到idle开始-----------------
    //循环连续发送CMD0，直到SD卡返回0x01,进入IDLE状态
    //超时则直接退出
    retry = 0;
 8005328:	2300      	movs	r3, #0
 800532a:	817b      	strh	r3, [r7, #10]
    do
    {
        //发送CMD0，让SD卡进入IDLE状态
        r1 = SD_SendCommand(CMD0, 0, 0x95);
 800532c:	2295      	movs	r2, #149	; 0x95
 800532e:	2100      	movs	r1, #0
 8005330:	2000      	movs	r0, #0
 8005332:	f7ff ff05 	bl	8005140 <SD_SendCommand>
 8005336:	4603      	mov	r3, r0
 8005338:	737b      	strb	r3, [r7, #13]
        retry++;
 800533a:	897b      	ldrh	r3, [r7, #10]
 800533c:	3301      	adds	r3, #1
 800533e:	817b      	strh	r3, [r7, #10]
    }while((r1 != 0x01) && (retry<200));
 8005340:	7b7b      	ldrb	r3, [r7, #13]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d002      	beq.n	800534c <SD_Init+0x48>
 8005346:	897b      	ldrh	r3, [r7, #10]
 8005348:	2bc7      	cmp	r3, #199	; 0xc7
 800534a:	d9ef      	bls.n	800532c <SD_Init+0x28>
    //跳出循环后，检查原因：初始化成功？or 重试超时？
    if(retry==200)
 800534c:	897b      	ldrh	r3, [r7, #10]
 800534e:	2bc8      	cmp	r3, #200	; 0xc8
 8005350:	d101      	bne.n	8005356 <SD_Init+0x52>
    {
        return 1;   //超时返回1
 8005352:	2301      	movs	r3, #1
 8005354:	e0f6      	b.n	8005544 <SD_Init+0x240>
    }
    //-----------------SD卡复位到idle结束-----------------
    //获取卡片的SD版本信息
    r1 = SD_SendCommand_NoDeassert(8, 0x1aa, 0x87);
 8005356:	2287      	movs	r2, #135	; 0x87
 8005358:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800535c:	2008      	movs	r0, #8
 800535e:	f7ff ff43 	bl	80051e8 <SD_SendCommand_NoDeassert>
 8005362:	4603      	mov	r3, r0
 8005364:	737b      	strb	r3, [r7, #13]
    //如果卡片版本信息是v1.0版本的，即r1=0x05，则进行以下初始化
    if(r1 == 0x05)
 8005366:	7b7b      	ldrb	r3, [r7, #13]
 8005368:	2b05      	cmp	r3, #5
 800536a:	d167      	bne.n	800543c <SD_Init+0x138>
    {
				printf("\r\n SD卡版本信息:V1.0 \r\n");
 800536c:	4877      	ldr	r0, [pc, #476]	; (800554c <SD_Init+0x248>)
 800536e:	f000 fc65 	bl	8005c3c <puts>
        //设置卡类型为SDV1.0，如果后面检测到为MMC卡，再修改为MMC
        SD_Type = SD_TYPE_V1;
 8005372:	4b77      	ldr	r3, [pc, #476]	; (8005550 <SD_Init+0x24c>)
 8005374:	2201      	movs	r2, #1
 8005376:	701a      	strb	r2, [r3, #0]
        //如果是V1.0卡，CMD8指令后没有后续数据
        //片选置高，结束本次命令
        FLASH_SPI_CS_DISABLE();
 8005378:	2201      	movs	r2, #1
 800537a:	2110      	movs	r1, #16
 800537c:	4875      	ldr	r0, [pc, #468]	; (8005554 <SD_Init+0x250>)
 800537e:	f7fc f8a3 	bl	80014c8 <HAL_GPIO_WritePin>
        //多发8个CLK，让SD结束后续操作
        SPI_FLASH_SendByte(0xFF);
 8005382:	20ff      	movs	r0, #255	; 0xff
 8005384:	f7ff fe9c 	bl	80050c0 <SPI_FLASH_SendByte>
        //-----------------SD卡、MMC卡初始化开始-----------------
        //发卡初始化指令CMD55+ACMD41
        // 如果有应答，说明是SD卡，且初始化完成
        // 没有回应，说明是MMC卡，额外进行相应初始化
        retry = 0;
 8005388:	2300      	movs	r3, #0
 800538a:	817b      	strh	r3, [r7, #10]
        do
        {
            //先发CMD55，应返回0x01；否则出错
            r1 = SD_SendCommand(CMD55, 0, 0);
 800538c:	2200      	movs	r2, #0
 800538e:	2100      	movs	r1, #0
 8005390:	2037      	movs	r0, #55	; 0x37
 8005392:	f7ff fed5 	bl	8005140 <SD_SendCommand>
 8005396:	4603      	mov	r3, r0
 8005398:	737b      	strb	r3, [r7, #13]
            if(r1 != 0x01)
 800539a:	7b7b      	ldrb	r3, [r7, #13]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d001      	beq.n	80053a4 <SD_Init+0xa0>
            {
                return r1;
 80053a0:	7b7b      	ldrb	r3, [r7, #13]
 80053a2:	e0cf      	b.n	8005544 <SD_Init+0x240>
            }
            //得到正确响应后，发ACMD41，应得到返回值0x00，否则重试200次
            r1 = SD_SendCommand(ACMD41, 0, 0);
 80053a4:	2200      	movs	r2, #0
 80053a6:	2100      	movs	r1, #0
 80053a8:	2029      	movs	r0, #41	; 0x29
 80053aa:	f7ff fec9 	bl	8005140 <SD_SendCommand>
 80053ae:	4603      	mov	r3, r0
 80053b0:	737b      	strb	r3, [r7, #13]
            retry++;
 80053b2:	897b      	ldrh	r3, [r7, #10]
 80053b4:	3301      	adds	r3, #1
 80053b6:	817b      	strh	r3, [r7, #10]
        }while((r1!=0x00) && (retry<400));
 80053b8:	7b7b      	ldrb	r3, [r7, #13]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d003      	beq.n	80053c6 <SD_Init+0xc2>
 80053be:	897b      	ldrh	r3, [r7, #10]
 80053c0:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80053c4:	d3e2      	bcc.n	800538c <SD_Init+0x88>
        // 判断是超时还是得到正确回应
        // 若有回应：是SD卡；没有回应：是MMC卡

        //----------MMC卡额外初始化操作开始------------
        if(retry==400)
 80053c6:	897b      	ldrh	r3, [r7, #10]
 80053c8:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80053cc:	d11f      	bne.n	800540e <SD_Init+0x10a>
        {
						printf("\r\n SD卡信息: MMC卡 \r\n");
 80053ce:	4862      	ldr	r0, [pc, #392]	; (8005558 <SD_Init+0x254>)
 80053d0:	f000 fc34 	bl	8005c3c <puts>
            retry = 0;
 80053d4:	2300      	movs	r3, #0
 80053d6:	817b      	strh	r3, [r7, #10]
            //发送MMC卡初始化命令（没有测试）
            do
            {
                r1 = SD_SendCommand(1, 0, 0);
 80053d8:	2200      	movs	r2, #0
 80053da:	2100      	movs	r1, #0
 80053dc:	2001      	movs	r0, #1
 80053de:	f7ff feaf 	bl	8005140 <SD_SendCommand>
 80053e2:	4603      	mov	r3, r0
 80053e4:	737b      	strb	r3, [r7, #13]
                retry++;
 80053e6:	897b      	ldrh	r3, [r7, #10]
 80053e8:	3301      	adds	r3, #1
 80053ea:	817b      	strh	r3, [r7, #10]
            }while((r1!=0x00)&& (retry<400));
 80053ec:	7b7b      	ldrb	r3, [r7, #13]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d003      	beq.n	80053fa <SD_Init+0xf6>
 80053f2:	897b      	ldrh	r3, [r7, #10]
 80053f4:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80053f8:	d3ee      	bcc.n	80053d8 <SD_Init+0xd4>
            if(retry==400)
 80053fa:	897b      	ldrh	r3, [r7, #10]
 80053fc:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005400:	d101      	bne.n	8005406 <SD_Init+0x102>
            {
                return 1;   //MMC卡初始化超时
 8005402:	2301      	movs	r3, #1
 8005404:	e09e      	b.n	8005544 <SD_Init+0x240>
            }
            //写入卡类型
            SD_Type = SD_TYPE_MMC;
 8005406:	4b52      	ldr	r3, [pc, #328]	; (8005550 <SD_Init+0x24c>)
 8005408:	2200      	movs	r2, #0
 800540a:	701a      	strb	r2, [r3, #0]
 800540c:	e002      	b.n	8005414 <SD_Init+0x110>
        }
				else
				{
					printf("\r\n SD卡信息: SD卡 \r\n");
 800540e:	4853      	ldr	r0, [pc, #332]	; (800555c <SD_Init+0x258>)
 8005410:	f000 fc14 	bl	8005c3c <puts>
				}
        //----------MMC卡额外初始化操作结束------------

        //设置SPI为高速模式
        SPI_SetSpeed(1);
 8005414:	2001      	movs	r0, #1
 8005416:	f7ff ff33 	bl	8005280 <SPI_SetSpeed>
				SPI_FLASH_SendByte(0xFF);
 800541a:	20ff      	movs	r0, #255	; 0xff
 800541c:	f7ff fe50 	bl	80050c0 <SPI_FLASH_SendByte>
        {
            return r1;  //命令错误，返回r1
        }
        */
        //设置Sector Size
        r1 = SD_SendCommand(CMD16, 512, 0xff);
 8005420:	22ff      	movs	r2, #255	; 0xff
 8005422:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005426:	2010      	movs	r0, #16
 8005428:	f7ff fe8a 	bl	8005140 <SD_SendCommand>
 800542c:	4603      	mov	r3, r0
 800542e:	737b      	strb	r3, [r7, #13]
        if(r1 != 0x00)
 8005430:	7b7b      	ldrb	r3, [r7, #13]
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 8085 	beq.w	8005542 <SD_Init+0x23e>
        {
            return r1;  //命令错误，返回r1
 8005438:	7b7b      	ldrb	r3, [r7, #13]
 800543a:	e083      	b.n	8005544 <SD_Init+0x240>
        //-----------------SD卡、MMC卡初始化结束-----------------
    }//SD卡为V1.0版本的初始化结束

    //下面是V2.0卡的初始化
    //其中需要读取OCR数据，判断是SD2.0还是SD2.0HC卡
    else if(r1 == 0x01)
 800543c:	7b7b      	ldrb	r3, [r7, #13]
 800543e:	2b01      	cmp	r3, #1
 8005440:	d17f      	bne.n	8005542 <SD_Init+0x23e>
    {
				printf("\r\n SD卡版本信息:V2.0 \r\n");
 8005442:	4847      	ldr	r0, [pc, #284]	; (8005560 <SD_Init+0x25c>)
 8005444:	f000 fbfa 	bl	8005c3c <puts>
        //V2.0的卡，CMD8命令后会传回4字节的数据，要跳过再结束本命令
        buff[0] = SPI_FLASH_SendByte(0xFF);  //should be 0x00
 8005448:	20ff      	movs	r0, #255	; 0xff
 800544a:	f7ff fe39 	bl	80050c0 <SPI_FLASH_SendByte>
 800544e:	4603      	mov	r3, r0
 8005450:	713b      	strb	r3, [r7, #4]
        buff[1] = SPI_FLASH_SendByte(0xFF);  //should be 0x00
 8005452:	20ff      	movs	r0, #255	; 0xff
 8005454:	f7ff fe34 	bl	80050c0 <SPI_FLASH_SendByte>
 8005458:	4603      	mov	r3, r0
 800545a:	717b      	strb	r3, [r7, #5]
        buff[2] = SPI_FLASH_SendByte(0xFF);  //should be 0x01
 800545c:	20ff      	movs	r0, #255	; 0xff
 800545e:	f7ff fe2f 	bl	80050c0 <SPI_FLASH_SendByte>
 8005462:	4603      	mov	r3, r0
 8005464:	71bb      	strb	r3, [r7, #6]
        buff[3] = SPI_FLASH_SendByte(0xFF);  //should be 0xAA
 8005466:	20ff      	movs	r0, #255	; 0xff
 8005468:	f7ff fe2a 	bl	80050c0 <SPI_FLASH_SendByte>
 800546c:	4603      	mov	r3, r0
 800546e:	71fb      	strb	r3, [r7, #7]

        FLASH_SPI_CS_DISABLE();
 8005470:	2201      	movs	r2, #1
 8005472:	2110      	movs	r1, #16
 8005474:	4837      	ldr	r0, [pc, #220]	; (8005554 <SD_Init+0x250>)
 8005476:	f7fc f827 	bl	80014c8 <HAL_GPIO_WritePin>
        //the next 8 clocks
        SPI_FLASH_SendByte(0xFF);
 800547a:	20ff      	movs	r0, #255	; 0xff
 800547c:	f7ff fe20 	bl	80050c0 <SPI_FLASH_SendByte>

        //判断该卡是否支持2.7V-3.6V的电压范围
        if(buff[2]==0x01 && buff[3]==0xAA)
 8005480:	79bb      	ldrb	r3, [r7, #6]
 8005482:	2b01      	cmp	r3, #1
 8005484:	d15d      	bne.n	8005542 <SD_Init+0x23e>
 8005486:	79fb      	ldrb	r3, [r7, #7]
 8005488:	2baa      	cmp	r3, #170	; 0xaa
 800548a:	d15a      	bne.n	8005542 <SD_Init+0x23e>
        {
            //支持电压范围，可以操作
            retry = 0;
 800548c:	2300      	movs	r3, #0
 800548e:	817b      	strh	r3, [r7, #10]
            //发卡初始化指令CMD55+ACMD41
    		do
    		{
    			r1 = SD_SendCommand(CMD55, 0, 0);
 8005490:	2200      	movs	r2, #0
 8005492:	2100      	movs	r1, #0
 8005494:	2037      	movs	r0, #55	; 0x37
 8005496:	f7ff fe53 	bl	8005140 <SD_SendCommand>
 800549a:	4603      	mov	r3, r0
 800549c:	737b      	strb	r3, [r7, #13]
    			if(r1!=0x01)
 800549e:	7b7b      	ldrb	r3, [r7, #13]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d001      	beq.n	80054a8 <SD_Init+0x1a4>
    			{
    				return r1;
 80054a4:	7b7b      	ldrb	r3, [r7, #13]
 80054a6:	e04d      	b.n	8005544 <SD_Init+0x240>
    			}
    			r1 = SD_SendCommand(ACMD41, 0x40000000, 0);
 80054a8:	2200      	movs	r2, #0
 80054aa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80054ae:	2029      	movs	r0, #41	; 0x29
 80054b0:	f7ff fe46 	bl	8005140 <SD_SendCommand>
 80054b4:	4603      	mov	r3, r0
 80054b6:	737b      	strb	r3, [r7, #13]
					if(retry>200)
 80054b8:	897b      	ldrh	r3, [r7, #10]
 80054ba:	2bc8      	cmp	r3, #200	; 0xc8
 80054bc:	d901      	bls.n	80054c2 <SD_Init+0x1be>
					{
							return r1;  //超时则返回r1状态
 80054be:	7b7b      	ldrb	r3, [r7, #13]
 80054c0:	e040      	b.n	8005544 <SD_Init+0x240>
					}
				}while(r1!=0);
 80054c2:	7b7b      	ldrb	r3, [r7, #13]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d1e3      	bne.n	8005490 <SD_Init+0x18c>

				//初始化指令发送完成，接下来获取OCR信息
				//-----------鉴别SD2.0卡版本开始-----------
				r1 = SD_SendCommand_NoDeassert(CMD58, 0, 0);
 80054c8:	2200      	movs	r2, #0
 80054ca:	2100      	movs	r1, #0
 80054cc:	203a      	movs	r0, #58	; 0x3a
 80054ce:	f7ff fe8b 	bl	80051e8 <SD_SendCommand_NoDeassert>
 80054d2:	4603      	mov	r3, r0
 80054d4:	737b      	strb	r3, [r7, #13]
				if(r1!=0x00)
 80054d6:	7b7b      	ldrb	r3, [r7, #13]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <SD_Init+0x1dc>
				{
						return r1;  //如果命令没有返回正确应答，直接退出，返回应答
 80054dc:	7b7b      	ldrb	r3, [r7, #13]
 80054de:	e031      	b.n	8005544 <SD_Init+0x240>
				}
				//读OCR指令发出后，紧接着是4字节的OCR信息
				buff[0] = SPI_FLASH_SendByte(0xFF);
 80054e0:	20ff      	movs	r0, #255	; 0xff
 80054e2:	f7ff fded 	bl	80050c0 <SPI_FLASH_SendByte>
 80054e6:	4603      	mov	r3, r0
 80054e8:	713b      	strb	r3, [r7, #4]
				buff[1] = SPI_FLASH_SendByte(0xFF);
 80054ea:	20ff      	movs	r0, #255	; 0xff
 80054ec:	f7ff fde8 	bl	80050c0 <SPI_FLASH_SendByte>
 80054f0:	4603      	mov	r3, r0
 80054f2:	717b      	strb	r3, [r7, #5]
				buff[2] = SPI_FLASH_SendByte(0xFF);
 80054f4:	20ff      	movs	r0, #255	; 0xff
 80054f6:	f7ff fde3 	bl	80050c0 <SPI_FLASH_SendByte>
 80054fa:	4603      	mov	r3, r0
 80054fc:	71bb      	strb	r3, [r7, #6]
				buff[3] = SPI_FLASH_SendByte(0xFF);
 80054fe:	20ff      	movs	r0, #255	; 0xff
 8005500:	f7ff fdde 	bl	80050c0 <SPI_FLASH_SendByte>
 8005504:	4603      	mov	r3, r0
 8005506:	71fb      	strb	r3, [r7, #7]

				//OCR接收完成，片选置高
				FLASH_SPI_CS_DISABLE();
 8005508:	2201      	movs	r2, #1
 800550a:	2110      	movs	r1, #16
 800550c:	4811      	ldr	r0, [pc, #68]	; (8005554 <SD_Init+0x250>)
 800550e:	f7fb ffdb 	bl	80014c8 <HAL_GPIO_WritePin>
				SPI_FLASH_SendByte(0xFF);
 8005512:	20ff      	movs	r0, #255	; 0xff
 8005514:	f7ff fdd4 	bl	80050c0 <SPI_FLASH_SendByte>
				//检查接收到的OCR中的bit30位（CCS），确定其为SD2.0还是SDHC
				//如果CCS=1：SDHC   CCS=0：SD2.0
				if(buff[0]&0x40)    //检查CCS
 8005518:	793b      	ldrb	r3, [r7, #4]
 800551a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800551e:	2b00      	cmp	r3, #0
 8005520:	d006      	beq.n	8005530 <SD_Init+0x22c>
				{
						SD_Type = SD_TYPE_V2HC;
 8005522:	4b0b      	ldr	r3, [pc, #44]	; (8005550 <SD_Init+0x24c>)
 8005524:	2204      	movs	r2, #4
 8005526:	701a      	strb	r2, [r3, #0]
						printf("\r\n SD卡信息: SDHC \r\n");
 8005528:	480e      	ldr	r0, [pc, #56]	; (8005564 <SD_Init+0x260>)
 800552a:	f000 fb87 	bl	8005c3c <puts>
 800552e:	e005      	b.n	800553c <SD_Init+0x238>
				}
				else
				{
						SD_Type = SD_TYPE_V2;
 8005530:	4b07      	ldr	r3, [pc, #28]	; (8005550 <SD_Init+0x24c>)
 8005532:	2202      	movs	r2, #2
 8005534:	701a      	strb	r2, [r3, #0]
						printf("\r\n SD卡信息: SD2.0 \r\n");
 8005536:	480c      	ldr	r0, [pc, #48]	; (8005568 <SD_Init+0x264>)
 8005538:	f000 fb80 	bl	8005c3c <puts>
				}
				//-----------鉴别SD2.0卡版本结束-----------

				//设置SPI为高速模式
				SPI_SetSpeed(1);
 800553c:	2001      	movs	r0, #1
 800553e:	f7ff fe9f 	bl	8005280 <SPI_SetSpeed>
			}
    }
    return r1;
 8005542:	7b7b      	ldrb	r3, [r7, #13]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	08006e28 	.word	0x08006e28
 8005550:	200000e4 	.word	0x200000e4
 8005554:	40010800 	.word	0x40010800
 8005558:	08006e44 	.word	0x08006e44
 800555c:	08006e60 	.word	0x08006e60
 8005560:	08006e78 	.word	0x08006e78
 8005564:	08006e94 	.word	0x08006e94
 8005568:	08006eac 	.word	0x08006eac

0800556c <SD_ReceiveData>:
* Return         : u8
*                  0：NO_ERR
*                  other：错误信息
*******************************************************************************/
u8 SD_ReceiveData(u8 *data, u16 len, u8 release)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	460b      	mov	r3, r1
 8005576:	807b      	strh	r3, [r7, #2]
 8005578:	4613      	mov	r3, r2
 800557a:	707b      	strb	r3, [r7, #1]
    u16 retry;
    u8 r1;
    // 启动一次传输
    FLASH_SPI_CS_ENABLE();
 800557c:	2200      	movs	r2, #0
 800557e:	2110      	movs	r1, #16
 8005580:	4820      	ldr	r0, [pc, #128]	; (8005604 <SD_ReceiveData+0x98>)
 8005582:	f7fb ffa1 	bl	80014c8 <HAL_GPIO_WritePin>
    //等待SD卡发回数据起始令牌0xFE
    retry = 0;
 8005586:	2300      	movs	r3, #0
 8005588:	81fb      	strh	r3, [r7, #14]
    do
    {
        r1 = SPI_FLASH_SendByte(0xFF);
 800558a:	20ff      	movs	r0, #255	; 0xff
 800558c:	f7ff fd98 	bl	80050c0 <SPI_FLASH_SendByte>
 8005590:	4603      	mov	r3, r0
 8005592:	737b      	strb	r3, [r7, #13]
        retry++;
 8005594:	89fb      	ldrh	r3, [r7, #14]
 8005596:	3301      	adds	r3, #1
 8005598:	81fb      	strh	r3, [r7, #14]
        if(retry>2000)  //2000次等待后没有应答，退出报错
 800559a:	89fb      	ldrh	r3, [r7, #14]
 800559c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80055a0:	d906      	bls.n	80055b0 <SD_ReceiveData+0x44>
        {
            FLASH_SPI_CS_DISABLE();
 80055a2:	2201      	movs	r2, #1
 80055a4:	2110      	movs	r1, #16
 80055a6:	4817      	ldr	r0, [pc, #92]	; (8005604 <SD_ReceiveData+0x98>)
 80055a8:	f7fb ff8e 	bl	80014c8 <HAL_GPIO_WritePin>
            return 1;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e024      	b.n	80055fa <SD_ReceiveData+0x8e>
        }
    }while(r1 != 0xFE);
 80055b0:	7b7b      	ldrb	r3, [r7, #13]
 80055b2:	2bfe      	cmp	r3, #254	; 0xfe
 80055b4:	d1e9      	bne.n	800558a <SD_ReceiveData+0x1e>
    //开始接收数据
    while(len--)
 80055b6:	e009      	b.n	80055cc <SD_ReceiveData+0x60>
    {
        *data = SPI_FLASH_SendByte(0xFF);
 80055b8:	20ff      	movs	r0, #255	; 0xff
 80055ba:	f7ff fd81 	bl	80050c0 <SPI_FLASH_SendByte>
 80055be:	4603      	mov	r3, r0
 80055c0:	461a      	mov	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	701a      	strb	r2, [r3, #0]
        data++;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	3301      	adds	r3, #1
 80055ca:	607b      	str	r3, [r7, #4]
    while(len--)
 80055cc:	887b      	ldrh	r3, [r7, #2]
 80055ce:	1e5a      	subs	r2, r3, #1
 80055d0:	807a      	strh	r2, [r7, #2]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1f0      	bne.n	80055b8 <SD_ReceiveData+0x4c>
    }
    //下面是2个伪CRC（dummy CRC）
    SPI_FLASH_SendByte(0xFF);
 80055d6:	20ff      	movs	r0, #255	; 0xff
 80055d8:	f7ff fd72 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xFF);
 80055dc:	20ff      	movs	r0, #255	; 0xff
 80055de:	f7ff fd6f 	bl	80050c0 <SPI_FLASH_SendByte>
    //按需释放总线，将CS置高
    if(release == RELEASE)
 80055e2:	787b      	ldrb	r3, [r7, #1]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d107      	bne.n	80055f8 <SD_ReceiveData+0x8c>
    {
        //传输结束
        FLASH_SPI_CS_DISABLE();
 80055e8:	2201      	movs	r2, #1
 80055ea:	2110      	movs	r1, #16
 80055ec:	4805      	ldr	r0, [pc, #20]	; (8005604 <SD_ReceiveData+0x98>)
 80055ee:	f7fb ff6b 	bl	80014c8 <HAL_GPIO_WritePin>
        SPI_FLASH_SendByte(0xFF);
 80055f2:	20ff      	movs	r0, #255	; 0xff
 80055f4:	f7ff fd64 	bl	80050c0 <SPI_FLASH_SendByte>
    }
    return 0;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3710      	adds	r7, #16
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	40010800 	.word	0x40010800

08005608 <SD_GetCID>:
*                  0：NO_ERR
*                  1：TIME_OUT
*                  other：错误信息
*******************************************************************************/
u8 SD_GetCID(u8 *cid_data)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
    u8 r1;
    //发CMD10命令，读CID
    r1 = SD_SendCommand(CMD10, 0, 0xFF);
 8005610:	22ff      	movs	r2, #255	; 0xff
 8005612:	2100      	movs	r1, #0
 8005614:	200a      	movs	r0, #10
 8005616:	f7ff fd93 	bl	8005140 <SD_SendCommand>
 800561a:	4603      	mov	r3, r0
 800561c:	73fb      	strb	r3, [r7, #15]
    if(r1 != 0x00)
 800561e:	7bfb      	ldrb	r3, [r7, #15]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <SD_GetCID+0x20>
    {
        return r1;  //没返回正确应答，则退出，报错
 8005624:	7bfb      	ldrb	r3, [r7, #15]
 8005626:	e005      	b.n	8005634 <SD_GetCID+0x2c>
    }
    //接收16个字节的数据
    SD_ReceiveData(cid_data, 16, RELEASE);
 8005628:	2201      	movs	r2, #1
 800562a:	2110      	movs	r1, #16
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f7ff ff9d 	bl	800556c <SD_ReceiveData>
    return 0;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3710      	adds	r7, #16
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <SD_GetCSD>:
*                  0：NO_ERR
*                  1：TIME_OUT
*                  other：错误信息
*******************************************************************************/
u8 SD_GetCSD(u8 *csd_data)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
    u8 r1;
    //发CMD9命令，读CSD
    r1 = SD_SendCommand(CMD9, 0, 0xFF);
 8005644:	22ff      	movs	r2, #255	; 0xff
 8005646:	2100      	movs	r1, #0
 8005648:	2009      	movs	r0, #9
 800564a:	f7ff fd79 	bl	8005140 <SD_SendCommand>
 800564e:	4603      	mov	r3, r0
 8005650:	73fb      	strb	r3, [r7, #15]
    if(r1 != 0x00)
 8005652:	7bfb      	ldrb	r3, [r7, #15]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <SD_GetCSD+0x20>
    {
        return r1;  //没返回正确应答，则退出，报错
 8005658:	7bfb      	ldrb	r3, [r7, #15]
 800565a:	e005      	b.n	8005668 <SD_GetCSD+0x2c>
    }
    //接收16个字节的数据
    SD_ReceiveData(csd_data, 16, RELEASE);
 800565c:	2201      	movs	r2, #1
 800565e:	2110      	movs	r1, #16
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f7ff ff83 	bl	800556c <SD_ReceiveData>
    return 0;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	3710      	adds	r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <SD_ReadSingleBlock>:
* Return         : u8 r1
*                   0： 成功
*                   other：失败
*******************************************************************************/
u8 SD_ReadSingleBlock(u32 sector, u8 *buffer)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
	u8 r1;
	//设置为高速模式
	SPI_SetSpeed(SPI_SPEED_HIGH);
 800567a:	2001      	movs	r0, #1
 800567c:	f7ff fe00 	bl	8005280 <SPI_SetSpeed>

	//如果不是SDHC，将sector地址转成byte地址
//	sector = sector<<9;
	r1 = SD_SendCommand(CMD17, sector, 0);//读命令
 8005680:	2200      	movs	r2, #0
 8005682:	6879      	ldr	r1, [r7, #4]
 8005684:	2011      	movs	r0, #17
 8005686:	f7ff fd5b 	bl	8005140 <SD_SendCommand>
 800568a:	4603      	mov	r3, r0
 800568c:	73fb      	strb	r3, [r7, #15]
	if(r1 != 0x00)
 800568e:	7bfb      	ldrb	r3, [r7, #15]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <SD_ReadSingleBlock+0x28>
	{
			return r1;
 8005694:	7bfb      	ldrb	r3, [r7, #15]
 8005696:	e00d      	b.n	80056b4 <SD_ReadSingleBlock+0x44>
	}

	r1 = SD_ReceiveData(buffer, 512, RELEASE);
 8005698:	2201      	movs	r2, #1
 800569a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800569e:	6838      	ldr	r0, [r7, #0]
 80056a0:	f7ff ff64 	bl	800556c <SD_ReceiveData>
 80056a4:	4603      	mov	r3, r0
 80056a6:	73fb      	strb	r3, [r7, #15]
	if(r1 != 0)
 80056a8:	7bfb      	ldrb	r3, [r7, #15]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <SD_ReadSingleBlock+0x42>
	{
			return r1;   //读数据出错！
 80056ae:	7bfb      	ldrb	r3, [r7, #15]
 80056b0:	e000      	b.n	80056b4 <SD_ReadSingleBlock+0x44>
	}
	else
	{
			return 0;
 80056b2:	2300      	movs	r3, #0
	}
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <SD_WriteSingleBlock>:
* Return         : u8 r1
*                   0： 成功
*                   other：失败
*******************************************************************************/
u8 SD_WriteSingleBlock(u32 sector, const u8 *data)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
    u8 r1;
    u16 i;
    u16 retry;
    //设置为高速模式
    SPI_SetSpeed(SPI_SPEED_HIGH);
 80056c6:	2001      	movs	r0, #1
 80056c8:	f7ff fdda 	bl	8005280 <SPI_SetSpeed>
    //如果不是SDHC，给定的是sector地址，将其转换成byte地址
//    if(SD_Type!=SD_TYPE_V2HC)
//    {
//        sector = sector<<9;
//    }
    r1 = SD_SendCommand(CMD24, sector, 0x00);
 80056cc:	2200      	movs	r2, #0
 80056ce:	6879      	ldr	r1, [r7, #4]
 80056d0:	2018      	movs	r0, #24
 80056d2:	f7ff fd35 	bl	8005140 <SD_SendCommand>
 80056d6:	4603      	mov	r3, r0
 80056d8:	72fb      	strb	r3, [r7, #11]
    if(r1 != 0x00)
 80056da:	7afb      	ldrb	r3, [r7, #11]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <SD_WriteSingleBlock+0x28>
    {
        return r1;  //应答不正确，直接返回
 80056e0:	7afb      	ldrb	r3, [r7, #11]
 80056e2:	e059      	b.n	8005798 <SD_WriteSingleBlock+0xdc>
    }

    //开始准备数据传输
    FLASH_SPI_CS_ENABLE();
 80056e4:	2200      	movs	r2, #0
 80056e6:	2110      	movs	r1, #16
 80056e8:	482d      	ldr	r0, [pc, #180]	; (80057a0 <SD_WriteSingleBlock+0xe4>)
 80056ea:	f7fb feed 	bl	80014c8 <HAL_GPIO_WritePin>
    //先放3个空数据，等待SD卡准备好
    SPI_FLASH_SendByte(0xff);
 80056ee:	20ff      	movs	r0, #255	; 0xff
 80056f0:	f7ff fce6 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xff);
 80056f4:	20ff      	movs	r0, #255	; 0xff
 80056f6:	f7ff fce3 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xff);
 80056fa:	20ff      	movs	r0, #255	; 0xff
 80056fc:	f7ff fce0 	bl	80050c0 <SPI_FLASH_SendByte>
    //放起始令牌0xFE
    SPI_FLASH_SendByte(0xFE);
 8005700:	20fe      	movs	r0, #254	; 0xfe
 8005702:	f7ff fcdd 	bl	80050c0 <SPI_FLASH_SendByte>
    //放一个sector的数据
    for(i=0;i<512;i++)
 8005706:	2300      	movs	r3, #0
 8005708:	81fb      	strh	r3, [r7, #14]
 800570a:	e009      	b.n	8005720 <SD_WriteSingleBlock+0x64>
    {
        SPI_FLASH_SendByte(*data++);
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	1c5a      	adds	r2, r3, #1
 8005710:	603a      	str	r2, [r7, #0]
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	4618      	mov	r0, r3
 8005716:	f7ff fcd3 	bl	80050c0 <SPI_FLASH_SendByte>
    for(i=0;i<512;i++)
 800571a:	89fb      	ldrh	r3, [r7, #14]
 800571c:	3301      	adds	r3, #1
 800571e:	81fb      	strh	r3, [r7, #14]
 8005720:	89fb      	ldrh	r3, [r7, #14]
 8005722:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005726:	d3f1      	bcc.n	800570c <SD_WriteSingleBlock+0x50>
    }
    //发2个Byte的dummy CRC
    SPI_FLASH_SendByte(0xff);
 8005728:	20ff      	movs	r0, #255	; 0xff
 800572a:	f7ff fcc9 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xff);
 800572e:	20ff      	movs	r0, #255	; 0xff
 8005730:	f7ff fcc6 	bl	80050c0 <SPI_FLASH_SendByte>

    //等待SD卡应答
    r1 = SPI_FLASH_SendByte(0xff);
 8005734:	20ff      	movs	r0, #255	; 0xff
 8005736:	f7ff fcc3 	bl	80050c0 <SPI_FLASH_SendByte>
 800573a:	4603      	mov	r3, r0
 800573c:	72fb      	strb	r3, [r7, #11]
    if((r1&0x1F)!=0x05)
 800573e:	7afb      	ldrb	r3, [r7, #11]
 8005740:	f003 031f 	and.w	r3, r3, #31
 8005744:	2b05      	cmp	r3, #5
 8005746:	d006      	beq.n	8005756 <SD_WriteSingleBlock+0x9a>
    {
        FLASH_SPI_CS_DISABLE();
 8005748:	2201      	movs	r2, #1
 800574a:	2110      	movs	r1, #16
 800574c:	4814      	ldr	r0, [pc, #80]	; (80057a0 <SD_WriteSingleBlock+0xe4>)
 800574e:	f7fb febb 	bl	80014c8 <HAL_GPIO_WritePin>
        return r1;
 8005752:	7afb      	ldrb	r3, [r7, #11]
 8005754:	e020      	b.n	8005798 <SD_WriteSingleBlock+0xdc>
    }

    //等待操作完成
    retry = 0;
 8005756:	2300      	movs	r3, #0
 8005758:	81bb      	strh	r3, [r7, #12]
    while(!SPI_FLASH_SendByte(0xff))
 800575a:	e00e      	b.n	800577a <SD_WriteSingleBlock+0xbe>
    {
        retry++;
 800575c:	89bb      	ldrh	r3, [r7, #12]
 800575e:	3301      	adds	r3, #1
 8005760:	81bb      	strh	r3, [r7, #12]
        if(retry>0xfffe)        //如果长时间写入没有完成，报错退出
 8005762:	89bb      	ldrh	r3, [r7, #12]
 8005764:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005768:	4293      	cmp	r3, r2
 800576a:	d106      	bne.n	800577a <SD_WriteSingleBlock+0xbe>
        {
            FLASH_SPI_CS_DISABLE();
 800576c:	2201      	movs	r2, #1
 800576e:	2110      	movs	r1, #16
 8005770:	480b      	ldr	r0, [pc, #44]	; (80057a0 <SD_WriteSingleBlock+0xe4>)
 8005772:	f7fb fea9 	bl	80014c8 <HAL_GPIO_WritePin>
            return 1;           //写入超时返回1
 8005776:	2301      	movs	r3, #1
 8005778:	e00e      	b.n	8005798 <SD_WriteSingleBlock+0xdc>
    while(!SPI_FLASH_SendByte(0xff))
 800577a:	20ff      	movs	r0, #255	; 0xff
 800577c:	f7ff fca0 	bl	80050c0 <SPI_FLASH_SendByte>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d0ea      	beq.n	800575c <SD_WriteSingleBlock+0xa0>
        }
    }
    //写入完成，片选置1
    FLASH_SPI_CS_DISABLE();
 8005786:	2201      	movs	r2, #1
 8005788:	2110      	movs	r1, #16
 800578a:	4805      	ldr	r0, [pc, #20]	; (80057a0 <SD_WriteSingleBlock+0xe4>)
 800578c:	f7fb fe9c 	bl	80014c8 <HAL_GPIO_WritePin>
    SPI_FLASH_SendByte(0xff);
 8005790:	20ff      	movs	r0, #255	; 0xff
 8005792:	f7ff fc95 	bl	80050c0 <SPI_FLASH_SendByte>
    return 0;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3710      	adds	r7, #16
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	40010800 	.word	0x40010800

080057a4 <SD_ReadMultiBlock>:
* Return         : u8 r1
*                   0： 成功
*                   other：失败
*******************************************************************************/
u8 SD_ReadMultiBlock(u32 sector, u8 *buffer, u8 count)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	4613      	mov	r3, r2
 80057b0:	71fb      	strb	r3, [r7, #7]
    u8 r1;
    //设置为高速模式
    SPI_SetSpeed(SPI_SPEED_HIGH);
 80057b2:	2001      	movs	r0, #1
 80057b4:	f7ff fd64 	bl	8005280 <SPI_SetSpeed>

    //如果不是SDHC，将sector地址转成byte地址
//    sector = sector<<9;
    //SD_WaitReady();
    //发读多块命令
	r1 = SD_SendCommand(CMD18, sector, 0);//读命令
 80057b8:	2200      	movs	r2, #0
 80057ba:	68f9      	ldr	r1, [r7, #12]
 80057bc:	2012      	movs	r0, #18
 80057be:	f7ff fcbf 	bl	8005140 <SD_SendCommand>
 80057c2:	4603      	mov	r3, r0
 80057c4:	75fb      	strb	r3, [r7, #23]
	if(r1 != 0x00)
 80057c6:	7dfb      	ldrb	r3, [r7, #23]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d001      	beq.n	80057d0 <SD_ReadMultiBlock+0x2c>
    {
        return r1;
 80057cc:	7dfb      	ldrb	r3, [r7, #23]
 80057ce:	e027      	b.n	8005820 <SD_ReadMultiBlock+0x7c>
    }
    //开始接收数据
    do
    {
        if(SD_ReceiveData(buffer, 512, NO_RELEASE) != 0x00)
 80057d0:	2200      	movs	r2, #0
 80057d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80057d6:	68b8      	ldr	r0, [r7, #8]
 80057d8:	f7ff fec8 	bl	800556c <SD_ReceiveData>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d10a      	bne.n	80057f8 <SD_ReadMultiBlock+0x54>
        {
            break;
        }
        buffer += 512;
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80057e8:	60bb      	str	r3, [r7, #8]
    } while(--count);
 80057ea:	79fb      	ldrb	r3, [r7, #7]
 80057ec:	3b01      	subs	r3, #1
 80057ee:	71fb      	strb	r3, [r7, #7]
 80057f0:	79fb      	ldrb	r3, [r7, #7]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d1ec      	bne.n	80057d0 <SD_ReadMultiBlock+0x2c>
 80057f6:	e000      	b.n	80057fa <SD_ReadMultiBlock+0x56>
            break;
 80057f8:	bf00      	nop
    //全部传输完毕，发送停止命令
    SD_SendCommand(CMD12, 0, 0);
 80057fa:	2200      	movs	r2, #0
 80057fc:	2100      	movs	r1, #0
 80057fe:	200c      	movs	r0, #12
 8005800:	f7ff fc9e 	bl	8005140 <SD_SendCommand>
    //释放总线
    FLASH_SPI_CS_DISABLE();
 8005804:	2201      	movs	r2, #1
 8005806:	2110      	movs	r1, #16
 8005808:	4807      	ldr	r0, [pc, #28]	; (8005828 <SD_ReadMultiBlock+0x84>)
 800580a:	f7fb fe5d 	bl	80014c8 <HAL_GPIO_WritePin>
    SPI_FLASH_SendByte(0xFF);
 800580e:	20ff      	movs	r0, #255	; 0xff
 8005810:	f7ff fc56 	bl	80050c0 <SPI_FLASH_SendByte>

    if(count != 0)
 8005814:	79fb      	ldrb	r3, [r7, #7]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d001      	beq.n	800581e <SD_ReadMultiBlock+0x7a>
    {
        return count;   //如果没有传完，返回剩余个数
 800581a:	79fb      	ldrb	r3, [r7, #7]
 800581c:	e000      	b.n	8005820 <SD_ReadMultiBlock+0x7c>
    }
    else
    {
        return 0;
 800581e:	2300      	movs	r3, #0
    }
}
 8005820:	4618      	mov	r0, r3
 8005822:	3718      	adds	r7, #24
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	40010800 	.word	0x40010800

0800582c <SD_WriteMultiBlock>:
* Return         : u8 r1
*                   0： 成功
*                   other：失败
*******************************************************************************/
u8 SD_WriteMultiBlock(u32 sector, const u8 *data, u8 count)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	4613      	mov	r3, r2
 8005838:	71fb      	strb	r3, [r7, #7]
    u8 r1;
    u16 i;
    //设置为高速模式
    SPI_SetSpeed(SPI_SPEED_HIGH);
 800583a:	2001      	movs	r0, #1
 800583c:	f7ff fd20 	bl	8005280 <SPI_SetSpeed>
//    if(SD_Type != SD_TYPE_V2HC)
//    {
//        sector = sector<<9;
//    }
    //如果目标卡不是MMC卡，启用ACMD23指令使能预擦除
    if(SD_Type != SD_TYPE_MMC)
 8005840:	4b3e      	ldr	r3, [pc, #248]	; (800593c <SD_WriteMultiBlock+0x110>)
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d007      	beq.n	8005858 <SD_WriteMultiBlock+0x2c>
    {
        r1 = SD_SendCommand(ACMD23, count, 0x00);
 8005848:	79fb      	ldrb	r3, [r7, #7]
 800584a:	2200      	movs	r2, #0
 800584c:	4619      	mov	r1, r3
 800584e:	2017      	movs	r0, #23
 8005850:	f7ff fc76 	bl	8005140 <SD_SendCommand>
 8005854:	4603      	mov	r3, r0
 8005856:	757b      	strb	r3, [r7, #21]
    }
    //发多块写入指令
    r1 = SD_SendCommand(CMD25, sector, 0x00);
 8005858:	2200      	movs	r2, #0
 800585a:	68f9      	ldr	r1, [r7, #12]
 800585c:	2019      	movs	r0, #25
 800585e:	f7ff fc6f 	bl	8005140 <SD_SendCommand>
 8005862:	4603      	mov	r3, r0
 8005864:	757b      	strb	r3, [r7, #21]
    if(r1 != 0x00)
 8005866:	7d7b      	ldrb	r3, [r7, #21]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d001      	beq.n	8005870 <SD_WriteMultiBlock+0x44>
    {
        return r1;  //应答不正确，直接返回
 800586c:	7d7b      	ldrb	r3, [r7, #21]
 800586e:	e060      	b.n	8005932 <SD_WriteMultiBlock+0x106>
    }

    //开始准备数据传输
    FLASH_SPI_CS_ENABLE();
 8005870:	2200      	movs	r2, #0
 8005872:	2110      	movs	r1, #16
 8005874:	4832      	ldr	r0, [pc, #200]	; (8005940 <SD_WriteMultiBlock+0x114>)
 8005876:	f7fb fe27 	bl	80014c8 <HAL_GPIO_WritePin>
    //先放3个空数据，等待SD卡准备好
    SPI_FLASH_SendByte(0xff);
 800587a:	20ff      	movs	r0, #255	; 0xff
 800587c:	f7ff fc20 	bl	80050c0 <SPI_FLASH_SendByte>
    SPI_FLASH_SendByte(0xff);
 8005880:	20ff      	movs	r0, #255	; 0xff
 8005882:	f7ff fc1d 	bl	80050c0 <SPI_FLASH_SendByte>
    //--------下面是N个sector写入的循环部分
    do
    {
        //放起始令牌0xFC 表明是多块写入
        SPI_FLASH_SendByte(0xFC);
 8005886:	20fc      	movs	r0, #252	; 0xfc
 8005888:	f7ff fc1a 	bl	80050c0 <SPI_FLASH_SendByte>

        //放一个sector的数据
        for(i=0;i<512;i++)
 800588c:	2300      	movs	r3, #0
 800588e:	82fb      	strh	r3, [r7, #22]
 8005890:	e009      	b.n	80058a6 <SD_WriteMultiBlock+0x7a>
        {
            SPI_FLASH_SendByte(*data++);
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	1c5a      	adds	r2, r3, #1
 8005896:	60ba      	str	r2, [r7, #8]
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	4618      	mov	r0, r3
 800589c:	f7ff fc10 	bl	80050c0 <SPI_FLASH_SendByte>
        for(i=0;i<512;i++)
 80058a0:	8afb      	ldrh	r3, [r7, #22]
 80058a2:	3301      	adds	r3, #1
 80058a4:	82fb      	strh	r3, [r7, #22]
 80058a6:	8afb      	ldrh	r3, [r7, #22]
 80058a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058ac:	d3f1      	bcc.n	8005892 <SD_WriteMultiBlock+0x66>
        }
        //发2个Byte的dummy CRC
        SPI_FLASH_SendByte(0xff);
 80058ae:	20ff      	movs	r0, #255	; 0xff
 80058b0:	f7ff fc06 	bl	80050c0 <SPI_FLASH_SendByte>
        SPI_FLASH_SendByte(0xff);
 80058b4:	20ff      	movs	r0, #255	; 0xff
 80058b6:	f7ff fc03 	bl	80050c0 <SPI_FLASH_SendByte>

        //等待SD卡应答
        r1 = SPI_FLASH_SendByte(0xff);
 80058ba:	20ff      	movs	r0, #255	; 0xff
 80058bc:	f7ff fc00 	bl	80050c0 <SPI_FLASH_SendByte>
 80058c0:	4603      	mov	r3, r0
 80058c2:	757b      	strb	r3, [r7, #21]
        if((r1&0x1F)!=0x05)
 80058c4:	7d7b      	ldrb	r3, [r7, #21]
 80058c6:	f003 031f 	and.w	r3, r3, #31
 80058ca:	2b05      	cmp	r3, #5
 80058cc:	d006      	beq.n	80058dc <SD_WriteMultiBlock+0xb0>
        {
            FLASH_SPI_CS_DISABLE();    //如果应答为报错，则带错误代码直接退出
 80058ce:	2201      	movs	r2, #1
 80058d0:	2110      	movs	r1, #16
 80058d2:	481b      	ldr	r0, [pc, #108]	; (8005940 <SD_WriteMultiBlock+0x114>)
 80058d4:	f7fb fdf8 	bl	80014c8 <HAL_GPIO_WritePin>
            return r1;
 80058d8:	7d7b      	ldrb	r3, [r7, #21]
 80058da:	e02a      	b.n	8005932 <SD_WriteMultiBlock+0x106>
        }
        //等待SD卡写入完成
        if(SD_WaitReady()==1)
 80058dc:	f7ff fc16 	bl	800510c <SD_WaitReady>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d106      	bne.n	80058f4 <SD_WriteMultiBlock+0xc8>
        {
            FLASH_SPI_CS_DISABLE();    //等待SD卡写入完成超时，直接退出报错
 80058e6:	2201      	movs	r2, #1
 80058e8:	2110      	movs	r1, #16
 80058ea:	4815      	ldr	r0, [pc, #84]	; (8005940 <SD_WriteMultiBlock+0x114>)
 80058ec:	f7fb fdec 	bl	80014c8 <HAL_GPIO_WritePin>
            return 1;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e01e      	b.n	8005932 <SD_WriteMultiBlock+0x106>
        }
        //本sector数据传输完成
    }while(--count);
 80058f4:	79fb      	ldrb	r3, [r7, #7]
 80058f6:	3b01      	subs	r3, #1
 80058f8:	71fb      	strb	r3, [r7, #7]
 80058fa:	79fb      	ldrb	r3, [r7, #7]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1c2      	bne.n	8005886 <SD_WriteMultiBlock+0x5a>

    //发结束传输令牌0xFD
    r1 = SPI_FLASH_SendByte(0xFD);
 8005900:	20fd      	movs	r0, #253	; 0xfd
 8005902:	f7ff fbdd 	bl	80050c0 <SPI_FLASH_SendByte>
 8005906:	4603      	mov	r3, r0
 8005908:	757b      	strb	r3, [r7, #21]
    if(r1==0x00)
 800590a:	7d7b      	ldrb	r3, [r7, #21]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <SD_WriteMultiBlock+0xe8>
    {
        count =  0xfe;
 8005910:	23fe      	movs	r3, #254	; 0xfe
 8005912:	71fb      	strb	r3, [r7, #7]
    }
    if(SD_WaitReady())
 8005914:	f7ff fbfa 	bl	800510c <SD_WaitReady>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d000      	beq.n	8005920 <SD_WriteMultiBlock+0xf4>
    {
        while(1)
 800591e:	e7fe      	b.n	800591e <SD_WriteMultiBlock+0xf2>
        {
        }
    }

    //写入完成，片选置1
    FLASH_SPI_CS_DISABLE();
 8005920:	2201      	movs	r2, #1
 8005922:	2110      	movs	r1, #16
 8005924:	4806      	ldr	r0, [pc, #24]	; (8005940 <SD_WriteMultiBlock+0x114>)
 8005926:	f7fb fdcf 	bl	80014c8 <HAL_GPIO_WritePin>
    SPI_FLASH_SendByte(0xff);
 800592a:	20ff      	movs	r0, #255	; 0xff
 800592c:	f7ff fbc8 	bl	80050c0 <SPI_FLASH_SendByte>
    return count;   //返回count值，如果写完则count=0，否则count=1
 8005930:	79fb      	ldrb	r3, [r7, #7]
}
 8005932:	4618      	mov	r0, r3
 8005934:	3718      	adds	r7, #24
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	200000e4 	.word	0x200000e4
 8005940:	40010800 	.word	0x40010800

08005944 <app_initfile>:
 */
#include "file_app.h"
// BYTE WriteBuffer[]= "asdfasdfasdfasdfasfasdf\n";/* 写缓冲区*/
 FATFS fs;													/* FatFs文件系统对象 */
void app_initfile()
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
	FRESULT f_res;
	    //在SD卡挂载文件系统，文件系统挂载时会对SD卡初始化
	    f_res = f_mount(&fs,(TCHAR const*)USERPath,1);
 800594a:	2201      	movs	r2, #1
 800594c:	491d      	ldr	r1, [pc, #116]	; (80059c4 <app_initfile+0x80>)
 800594e:	481e      	ldr	r0, [pc, #120]	; (80059c8 <app_initfile+0x84>)
 8005950:	f7fe fe6a 	bl	8004628 <f_mount>
 8005954:	4603      	mov	r3, r0
 8005956:	71fb      	strb	r3, [r7, #7]
	 //   printf_fatfs_error(f_res);
	    /*----------------------- 格式化测�?? ---------------------------*/
	    /* 如果没有文件系统就格式化创建创建文件系统 */
	    if(f_res == FR_NO_FILESYSTEM)
 8005958:	79fb      	ldrb	r3, [r7, #7]
 800595a:	2b0d      	cmp	r3, #13
 800595c:	d122      	bne.n	80059a4 <app_initfile+0x60>
	    {
	      printf("The SD card has no file system and will be formatted soon...\n");
 800595e:	481b      	ldr	r0, [pc, #108]	; (80059cc <app_initfile+0x88>)
 8005960:	f000 f96c 	bl	8005c3c <puts>
	      /* 格式�?? */
	      f_res=f_mkfs((TCHAR const*)USERPath,0,0);
 8005964:	2200      	movs	r2, #0
 8005966:	2100      	movs	r1, #0
 8005968:	4816      	ldr	r0, [pc, #88]	; (80059c4 <app_initfile+0x80>)
 800596a:	f7fe fea5 	bl	80046b8 <f_mkfs>
 800596e:	4603      	mov	r3, r0
 8005970:	71fb      	strb	r3, [r7, #7]

	      if(f_res == FR_OK)
 8005972:	79fb      	ldrb	r3, [r7, #7]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d111      	bne.n	800599c <app_initfile+0x58>
	      {
	        printf("The SD card has successfully formatted the file system.\n");
 8005978:	4815      	ldr	r0, [pc, #84]	; (80059d0 <app_initfile+0x8c>)
 800597a:	f000 f95f 	bl	8005c3c <puts>
	        /* 格式化后，先取消挂载 */
	        f_res = f_mount(NULL,(TCHAR const*)USERPath,0);
 800597e:	2200      	movs	r2, #0
 8005980:	4910      	ldr	r1, [pc, #64]	; (80059c4 <app_initfile+0x80>)
 8005982:	2000      	movs	r0, #0
 8005984:	f7fe fe50 	bl	8004628 <f_mount>
 8005988:	4603      	mov	r3, r0
 800598a:	71fb      	strb	r3, [r7, #7]
	        /* 重新挂载	*/
	        f_res = f_mount(&fs,(TCHAR const*)USERPath,1);
 800598c:	2201      	movs	r2, #1
 800598e:	490d      	ldr	r1, [pc, #52]	; (80059c4 <app_initfile+0x80>)
 8005990:	480d      	ldr	r0, [pc, #52]	; (80059c8 <app_initfile+0x84>)
 8005992:	f7fe fe49 	bl	8004628 <f_mount>
 8005996:	4603      	mov	r3, r0
 8005998:	71fb      	strb	r3, [r7, #7]
	    else
	    {
	      printf(">>The file system is mounted successfully and can be read and write tested\n");
	    }

}
 800599a:	e00f      	b.n	80059bc <app_initfile+0x78>
	        printf("<<Format failed.>>\n");
 800599c:	480d      	ldr	r0, [pc, #52]	; (80059d4 <app_initfile+0x90>)
 800599e:	f000 f94d 	bl	8005c3c <puts>
	        while(1);
 80059a2:	e7fe      	b.n	80059a2 <app_initfile+0x5e>
	    else if(f_res!=FR_OK)
 80059a4:	79fb      	ldrb	r3, [r7, #7]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d005      	beq.n	80059b6 <app_initfile+0x72>
	      printf("！！ The SD card failed to mount the file system. (%d)\n",f_res);
 80059aa:	79fb      	ldrb	r3, [r7, #7]
 80059ac:	4619      	mov	r1, r3
 80059ae:	480a      	ldr	r0, [pc, #40]	; (80059d8 <app_initfile+0x94>)
 80059b0:	f000 f8d0 	bl	8005b54 <iprintf>
	      while(1);
 80059b4:	e7fe      	b.n	80059b4 <app_initfile+0x70>
	      printf(">>The file system is mounted successfully and can be read and write tested\n");
 80059b6:	4809      	ldr	r0, [pc, #36]	; (80059dc <app_initfile+0x98>)
 80059b8:	f000 f940 	bl	8005c3c <puts>
}
 80059bc:	bf00      	nop
 80059be:	3708      	adds	r7, #8
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}
 80059c4:	200006d0 	.word	0x200006d0
 80059c8:	20000b34 	.word	0x20000b34
 80059cc:	08006ec4 	.word	0x08006ec4
 80059d0:	08006f04 	.word	0x08006f04
 80059d4:	08006f3c 	.word	0x08006f3c
 80059d8:	08006f50 	.word	0x08006f50
 80059dc:	08006f8c 	.word	0x08006f8c

080059e0 <An_Tran_Init>:
//STM32 软件模拟SPI



void An_Tran_Init(void)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	af00      	add	r7, sp, #0
  An_Tran_WR_Byte(STX);  //自检
 80059e4:	200e      	movs	r0, #14
 80059e6:	f000 f811 	bl	8005a0c <An_Tran_WR_Byte>
  HAL_Delay(1);
 80059ea:	2001      	movs	r0, #1
 80059ec:	f7fb fa6a 	bl	8000ec4 <HAL_Delay>
  An_Tran_WR_Byte(STY);  //自检
 80059f0:	200f      	movs	r0, #15
 80059f2:	f000 f80b 	bl	8005a0c <An_Tran_WR_Byte>
  HAL_Delay(1);
 80059f6:	2001      	movs	r0, #1
 80059f8:	f7fb fa64 	bl	8000ec4 <HAL_Delay>
  An_Tran_WR_Byte(MEAS); //工作在测量模式
 80059fc:	2000      	movs	r0, #0
 80059fe:	f000 f805 	bl	8005a0c <An_Tran_WR_Byte>
  HAL_Delay(1);
 8005a02:	2001      	movs	r0, #1
 8005a04:	f7fb fa5e 	bl	8000ec4 <HAL_Delay>
}
 8005a08:	bf00      	nop
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <An_Tran_WR_Byte>:

void An_Tran_WR_Byte(uint8_t command_)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	4603      	mov	r3, r0
 8005a14:	71fb      	strb	r3, [r7, #7]
  uint8_t it=0,i=0;
 8005a16:	2300      	movs	r3, #0
 8005a18:	73fb      	strb	r3, [r7, #15]
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	73bb      	strb	r3, [r7, #14]
  CSB_CLR;
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005a24:	4823      	ldr	r0, [pc, #140]	; (8005ab4 <An_Tran_WR_Byte+0xa8>)
 8005a26:	f7fb fd4f 	bl	80014c8 <HAL_GPIO_WritePin>
  it=command_;
 8005a2a:	79fb      	ldrb	r3, [r7, #7]
 8005a2c:	73fb      	strb	r3, [r7, #15]

  for(i=0;i<8;i++)
 8005a2e:	2300      	movs	r3, #0
 8005a30:	73bb      	strb	r3, [r7, #14]
 8005a32:	e028      	b.n	8005a86 <An_Tran_WR_Byte+0x7a>
  {
    SCK_CLR;
 8005a34:	2200      	movs	r2, #0
 8005a36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005a3a:	481e      	ldr	r0, [pc, #120]	; (8005ab4 <An_Tran_WR_Byte+0xa8>)
 8005a3c:	f7fb fd44 	bl	80014c8 <HAL_GPIO_WritePin>
    delay_us(2);
 8005a40:	2002      	movs	r0, #2
 8005a42:	f000 f839 	bl	8005ab8 <delay_us>
  //  HAL_DEl
    if(it&0x80)
 8005a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	da06      	bge.n	8005a5c <An_Tran_WR_Byte+0x50>
    {
      MOSI_SET;
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a54:	4817      	ldr	r0, [pc, #92]	; (8005ab4 <An_Tran_WR_Byte+0xa8>)
 8005a56:	f7fb fd37 	bl	80014c8 <HAL_GPIO_WritePin>
 8005a5a:	e005      	b.n	8005a68 <An_Tran_WR_Byte+0x5c>
    }
    else
    {
      MOSI_CLR;
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a62:	4814      	ldr	r0, [pc, #80]	; (8005ab4 <An_Tran_WR_Byte+0xa8>)
 8005a64:	f7fb fd30 	bl	80014c8 <HAL_GPIO_WritePin>
    }
    SCK_SET;
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005a6e:	4811      	ldr	r0, [pc, #68]	; (8005ab4 <An_Tran_WR_Byte+0xa8>)
 8005a70:	f7fb fd2a 	bl	80014c8 <HAL_GPIO_WritePin>
    it=(it<<1);
 8005a74:	7bfb      	ldrb	r3, [r7, #15]
 8005a76:	005b      	lsls	r3, r3, #1
 8005a78:	73fb      	strb	r3, [r7, #15]
    delay_us(2);
 8005a7a:	2002      	movs	r0, #2
 8005a7c:	f000 f81c 	bl	8005ab8 <delay_us>
  for(i=0;i<8;i++)
 8005a80:	7bbb      	ldrb	r3, [r7, #14]
 8005a82:	3301      	adds	r3, #1
 8005a84:	73bb      	strb	r3, [r7, #14]
 8005a86:	7bbb      	ldrb	r3, [r7, #14]
 8005a88:	2b07      	cmp	r3, #7
 8005a8a:	d9d3      	bls.n	8005a34 <An_Tran_WR_Byte+0x28>
  }
  CSB_SET;
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005a92:	4808      	ldr	r0, [pc, #32]	; (8005ab4 <An_Tran_WR_Byte+0xa8>)
 8005a94:	f7fb fd18 	bl	80014c8 <HAL_GPIO_WritePin>
  SCK_CLR;
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005a9e:	4805      	ldr	r0, [pc, #20]	; (8005ab4 <An_Tran_WR_Byte+0xa8>)
 8005aa0:	f7fb fd12 	bl	80014c8 <HAL_GPIO_WritePin>
  delay_us(150);
 8005aa4:	2096      	movs	r0, #150	; 0x96
 8005aa6:	f000 f807 	bl	8005ab8 <delay_us>
}
 8005aaa:	bf00      	nop
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	40010c00 	.word	0x40010c00

08005ab8 <delay_us>:
        }
    }
}

void delay_us(uint32_t us)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
    uint32_t delay = (HAL_RCC_GetHCLKFreq() / 4000000 * us);
 8005ac0:	f7fc f900 	bl	8001cc4 <HAL_RCC_GetHCLKFreq>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	4b09      	ldr	r3, [pc, #36]	; (8005aec <delay_us+0x34>)
 8005ac8:	fba3 2302 	umull	r2, r3, r3, r2
 8005acc:	0d1a      	lsrs	r2, r3, #20
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	fb02 f303 	mul.w	r3, r2, r3
 8005ad4:	60fb      	str	r3, [r7, #12]
    while (delay--)
 8005ad6:	bf00      	nop
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	1e5a      	subs	r2, r3, #1
 8005adc:	60fa      	str	r2, [r7, #12]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d1fa      	bne.n	8005ad8 <delay_us+0x20>
	{
		;
	}
}
 8005ae2:	bf00      	nop
 8005ae4:	3710      	adds	r7, #16
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	431bde83 	.word	0x431bde83

08005af0 <__errno>:
 8005af0:	4b01      	ldr	r3, [pc, #4]	; (8005af8 <__errno+0x8>)
 8005af2:	6818      	ldr	r0, [r3, #0]
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	20000024 	.word	0x20000024

08005afc <__libc_init_array>:
 8005afc:	b570      	push	{r4, r5, r6, lr}
 8005afe:	2500      	movs	r5, #0
 8005b00:	4e0c      	ldr	r6, [pc, #48]	; (8005b34 <__libc_init_array+0x38>)
 8005b02:	4c0d      	ldr	r4, [pc, #52]	; (8005b38 <__libc_init_array+0x3c>)
 8005b04:	1ba4      	subs	r4, r4, r6
 8005b06:	10a4      	asrs	r4, r4, #2
 8005b08:	42a5      	cmp	r5, r4
 8005b0a:	d109      	bne.n	8005b20 <__libc_init_array+0x24>
 8005b0c:	f001 f938 	bl	8006d80 <_init>
 8005b10:	2500      	movs	r5, #0
 8005b12:	4e0a      	ldr	r6, [pc, #40]	; (8005b3c <__libc_init_array+0x40>)
 8005b14:	4c0a      	ldr	r4, [pc, #40]	; (8005b40 <__libc_init_array+0x44>)
 8005b16:	1ba4      	subs	r4, r4, r6
 8005b18:	10a4      	asrs	r4, r4, #2
 8005b1a:	42a5      	cmp	r5, r4
 8005b1c:	d105      	bne.n	8005b2a <__libc_init_array+0x2e>
 8005b1e:	bd70      	pop	{r4, r5, r6, pc}
 8005b20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b24:	4798      	blx	r3
 8005b26:	3501      	adds	r5, #1
 8005b28:	e7ee      	b.n	8005b08 <__libc_init_array+0xc>
 8005b2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005b2e:	4798      	blx	r3
 8005b30:	3501      	adds	r5, #1
 8005b32:	e7f2      	b.n	8005b1a <__libc_init_array+0x1e>
 8005b34:	08007148 	.word	0x08007148
 8005b38:	08007148 	.word	0x08007148
 8005b3c:	08007148 	.word	0x08007148
 8005b40:	0800714c 	.word	0x0800714c

08005b44 <memset>:
 8005b44:	4603      	mov	r3, r0
 8005b46:	4402      	add	r2, r0
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d100      	bne.n	8005b4e <memset+0xa>
 8005b4c:	4770      	bx	lr
 8005b4e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b52:	e7f9      	b.n	8005b48 <memset+0x4>

08005b54 <iprintf>:
 8005b54:	b40f      	push	{r0, r1, r2, r3}
 8005b56:	4b0a      	ldr	r3, [pc, #40]	; (8005b80 <iprintf+0x2c>)
 8005b58:	b513      	push	{r0, r1, r4, lr}
 8005b5a:	681c      	ldr	r4, [r3, #0]
 8005b5c:	b124      	cbz	r4, 8005b68 <iprintf+0x14>
 8005b5e:	69a3      	ldr	r3, [r4, #24]
 8005b60:	b913      	cbnz	r3, 8005b68 <iprintf+0x14>
 8005b62:	4620      	mov	r0, r4
 8005b64:	f000 fa42 	bl	8005fec <__sinit>
 8005b68:	ab05      	add	r3, sp, #20
 8005b6a:	9a04      	ldr	r2, [sp, #16]
 8005b6c:	68a1      	ldr	r1, [r4, #8]
 8005b6e:	4620      	mov	r0, r4
 8005b70:	9301      	str	r3, [sp, #4]
 8005b72:	f000 fd49 	bl	8006608 <_vfiprintf_r>
 8005b76:	b002      	add	sp, #8
 8005b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b7c:	b004      	add	sp, #16
 8005b7e:	4770      	bx	lr
 8005b80:	20000024 	.word	0x20000024

08005b84 <_puts_r>:
 8005b84:	b570      	push	{r4, r5, r6, lr}
 8005b86:	460e      	mov	r6, r1
 8005b88:	4605      	mov	r5, r0
 8005b8a:	b118      	cbz	r0, 8005b94 <_puts_r+0x10>
 8005b8c:	6983      	ldr	r3, [r0, #24]
 8005b8e:	b90b      	cbnz	r3, 8005b94 <_puts_r+0x10>
 8005b90:	f000 fa2c 	bl	8005fec <__sinit>
 8005b94:	69ab      	ldr	r3, [r5, #24]
 8005b96:	68ac      	ldr	r4, [r5, #8]
 8005b98:	b913      	cbnz	r3, 8005ba0 <_puts_r+0x1c>
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	f000 fa26 	bl	8005fec <__sinit>
 8005ba0:	4b23      	ldr	r3, [pc, #140]	; (8005c30 <_puts_r+0xac>)
 8005ba2:	429c      	cmp	r4, r3
 8005ba4:	d117      	bne.n	8005bd6 <_puts_r+0x52>
 8005ba6:	686c      	ldr	r4, [r5, #4]
 8005ba8:	89a3      	ldrh	r3, [r4, #12]
 8005baa:	071b      	lsls	r3, r3, #28
 8005bac:	d51d      	bpl.n	8005bea <_puts_r+0x66>
 8005bae:	6923      	ldr	r3, [r4, #16]
 8005bb0:	b1db      	cbz	r3, 8005bea <_puts_r+0x66>
 8005bb2:	3e01      	subs	r6, #1
 8005bb4:	68a3      	ldr	r3, [r4, #8]
 8005bb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005bba:	3b01      	subs	r3, #1
 8005bbc:	60a3      	str	r3, [r4, #8]
 8005bbe:	b9e9      	cbnz	r1, 8005bfc <_puts_r+0x78>
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	da2e      	bge.n	8005c22 <_puts_r+0x9e>
 8005bc4:	4622      	mov	r2, r4
 8005bc6:	210a      	movs	r1, #10
 8005bc8:	4628      	mov	r0, r5
 8005bca:	f000 f85f 	bl	8005c8c <__swbuf_r>
 8005bce:	3001      	adds	r0, #1
 8005bd0:	d011      	beq.n	8005bf6 <_puts_r+0x72>
 8005bd2:	200a      	movs	r0, #10
 8005bd4:	e011      	b.n	8005bfa <_puts_r+0x76>
 8005bd6:	4b17      	ldr	r3, [pc, #92]	; (8005c34 <_puts_r+0xb0>)
 8005bd8:	429c      	cmp	r4, r3
 8005bda:	d101      	bne.n	8005be0 <_puts_r+0x5c>
 8005bdc:	68ac      	ldr	r4, [r5, #8]
 8005bde:	e7e3      	b.n	8005ba8 <_puts_r+0x24>
 8005be0:	4b15      	ldr	r3, [pc, #84]	; (8005c38 <_puts_r+0xb4>)
 8005be2:	429c      	cmp	r4, r3
 8005be4:	bf08      	it	eq
 8005be6:	68ec      	ldreq	r4, [r5, #12]
 8005be8:	e7de      	b.n	8005ba8 <_puts_r+0x24>
 8005bea:	4621      	mov	r1, r4
 8005bec:	4628      	mov	r0, r5
 8005bee:	f000 f89f 	bl	8005d30 <__swsetup_r>
 8005bf2:	2800      	cmp	r0, #0
 8005bf4:	d0dd      	beq.n	8005bb2 <_puts_r+0x2e>
 8005bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8005bfa:	bd70      	pop	{r4, r5, r6, pc}
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	da04      	bge.n	8005c0a <_puts_r+0x86>
 8005c00:	69a2      	ldr	r2, [r4, #24]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	dc06      	bgt.n	8005c14 <_puts_r+0x90>
 8005c06:	290a      	cmp	r1, #10
 8005c08:	d004      	beq.n	8005c14 <_puts_r+0x90>
 8005c0a:	6823      	ldr	r3, [r4, #0]
 8005c0c:	1c5a      	adds	r2, r3, #1
 8005c0e:	6022      	str	r2, [r4, #0]
 8005c10:	7019      	strb	r1, [r3, #0]
 8005c12:	e7cf      	b.n	8005bb4 <_puts_r+0x30>
 8005c14:	4622      	mov	r2, r4
 8005c16:	4628      	mov	r0, r5
 8005c18:	f000 f838 	bl	8005c8c <__swbuf_r>
 8005c1c:	3001      	adds	r0, #1
 8005c1e:	d1c9      	bne.n	8005bb4 <_puts_r+0x30>
 8005c20:	e7e9      	b.n	8005bf6 <_puts_r+0x72>
 8005c22:	200a      	movs	r0, #10
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	1c5a      	adds	r2, r3, #1
 8005c28:	6022      	str	r2, [r4, #0]
 8005c2a:	7018      	strb	r0, [r3, #0]
 8005c2c:	e7e5      	b.n	8005bfa <_puts_r+0x76>
 8005c2e:	bf00      	nop
 8005c30:	080070d4 	.word	0x080070d4
 8005c34:	080070f4 	.word	0x080070f4
 8005c38:	080070b4 	.word	0x080070b4

08005c3c <puts>:
 8005c3c:	4b02      	ldr	r3, [pc, #8]	; (8005c48 <puts+0xc>)
 8005c3e:	4601      	mov	r1, r0
 8005c40:	6818      	ldr	r0, [r3, #0]
 8005c42:	f7ff bf9f 	b.w	8005b84 <_puts_r>
 8005c46:	bf00      	nop
 8005c48:	20000024 	.word	0x20000024

08005c4c <siprintf>:
 8005c4c:	b40e      	push	{r1, r2, r3}
 8005c4e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c52:	b500      	push	{lr}
 8005c54:	b09c      	sub	sp, #112	; 0x70
 8005c56:	ab1d      	add	r3, sp, #116	; 0x74
 8005c58:	9002      	str	r0, [sp, #8]
 8005c5a:	9006      	str	r0, [sp, #24]
 8005c5c:	9107      	str	r1, [sp, #28]
 8005c5e:	9104      	str	r1, [sp, #16]
 8005c60:	4808      	ldr	r0, [pc, #32]	; (8005c84 <siprintf+0x38>)
 8005c62:	4909      	ldr	r1, [pc, #36]	; (8005c88 <siprintf+0x3c>)
 8005c64:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c68:	9105      	str	r1, [sp, #20]
 8005c6a:	6800      	ldr	r0, [r0, #0]
 8005c6c:	a902      	add	r1, sp, #8
 8005c6e:	9301      	str	r3, [sp, #4]
 8005c70:	f000 fbaa 	bl	80063c8 <_svfiprintf_r>
 8005c74:	2200      	movs	r2, #0
 8005c76:	9b02      	ldr	r3, [sp, #8]
 8005c78:	701a      	strb	r2, [r3, #0]
 8005c7a:	b01c      	add	sp, #112	; 0x70
 8005c7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c80:	b003      	add	sp, #12
 8005c82:	4770      	bx	lr
 8005c84:	20000024 	.word	0x20000024
 8005c88:	ffff0208 	.word	0xffff0208

08005c8c <__swbuf_r>:
 8005c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c8e:	460e      	mov	r6, r1
 8005c90:	4614      	mov	r4, r2
 8005c92:	4605      	mov	r5, r0
 8005c94:	b118      	cbz	r0, 8005c9e <__swbuf_r+0x12>
 8005c96:	6983      	ldr	r3, [r0, #24]
 8005c98:	b90b      	cbnz	r3, 8005c9e <__swbuf_r+0x12>
 8005c9a:	f000 f9a7 	bl	8005fec <__sinit>
 8005c9e:	4b21      	ldr	r3, [pc, #132]	; (8005d24 <__swbuf_r+0x98>)
 8005ca0:	429c      	cmp	r4, r3
 8005ca2:	d12a      	bne.n	8005cfa <__swbuf_r+0x6e>
 8005ca4:	686c      	ldr	r4, [r5, #4]
 8005ca6:	69a3      	ldr	r3, [r4, #24]
 8005ca8:	60a3      	str	r3, [r4, #8]
 8005caa:	89a3      	ldrh	r3, [r4, #12]
 8005cac:	071a      	lsls	r2, r3, #28
 8005cae:	d52e      	bpl.n	8005d0e <__swbuf_r+0x82>
 8005cb0:	6923      	ldr	r3, [r4, #16]
 8005cb2:	b363      	cbz	r3, 8005d0e <__swbuf_r+0x82>
 8005cb4:	6923      	ldr	r3, [r4, #16]
 8005cb6:	6820      	ldr	r0, [r4, #0]
 8005cb8:	b2f6      	uxtb	r6, r6
 8005cba:	1ac0      	subs	r0, r0, r3
 8005cbc:	6963      	ldr	r3, [r4, #20]
 8005cbe:	4637      	mov	r7, r6
 8005cc0:	4283      	cmp	r3, r0
 8005cc2:	dc04      	bgt.n	8005cce <__swbuf_r+0x42>
 8005cc4:	4621      	mov	r1, r4
 8005cc6:	4628      	mov	r0, r5
 8005cc8:	f000 f926 	bl	8005f18 <_fflush_r>
 8005ccc:	bb28      	cbnz	r0, 8005d1a <__swbuf_r+0x8e>
 8005cce:	68a3      	ldr	r3, [r4, #8]
 8005cd0:	3001      	adds	r0, #1
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	60a3      	str	r3, [r4, #8]
 8005cd6:	6823      	ldr	r3, [r4, #0]
 8005cd8:	1c5a      	adds	r2, r3, #1
 8005cda:	6022      	str	r2, [r4, #0]
 8005cdc:	701e      	strb	r6, [r3, #0]
 8005cde:	6963      	ldr	r3, [r4, #20]
 8005ce0:	4283      	cmp	r3, r0
 8005ce2:	d004      	beq.n	8005cee <__swbuf_r+0x62>
 8005ce4:	89a3      	ldrh	r3, [r4, #12]
 8005ce6:	07db      	lsls	r3, r3, #31
 8005ce8:	d519      	bpl.n	8005d1e <__swbuf_r+0x92>
 8005cea:	2e0a      	cmp	r6, #10
 8005cec:	d117      	bne.n	8005d1e <__swbuf_r+0x92>
 8005cee:	4621      	mov	r1, r4
 8005cf0:	4628      	mov	r0, r5
 8005cf2:	f000 f911 	bl	8005f18 <_fflush_r>
 8005cf6:	b190      	cbz	r0, 8005d1e <__swbuf_r+0x92>
 8005cf8:	e00f      	b.n	8005d1a <__swbuf_r+0x8e>
 8005cfa:	4b0b      	ldr	r3, [pc, #44]	; (8005d28 <__swbuf_r+0x9c>)
 8005cfc:	429c      	cmp	r4, r3
 8005cfe:	d101      	bne.n	8005d04 <__swbuf_r+0x78>
 8005d00:	68ac      	ldr	r4, [r5, #8]
 8005d02:	e7d0      	b.n	8005ca6 <__swbuf_r+0x1a>
 8005d04:	4b09      	ldr	r3, [pc, #36]	; (8005d2c <__swbuf_r+0xa0>)
 8005d06:	429c      	cmp	r4, r3
 8005d08:	bf08      	it	eq
 8005d0a:	68ec      	ldreq	r4, [r5, #12]
 8005d0c:	e7cb      	b.n	8005ca6 <__swbuf_r+0x1a>
 8005d0e:	4621      	mov	r1, r4
 8005d10:	4628      	mov	r0, r5
 8005d12:	f000 f80d 	bl	8005d30 <__swsetup_r>
 8005d16:	2800      	cmp	r0, #0
 8005d18:	d0cc      	beq.n	8005cb4 <__swbuf_r+0x28>
 8005d1a:	f04f 37ff 	mov.w	r7, #4294967295
 8005d1e:	4638      	mov	r0, r7
 8005d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d22:	bf00      	nop
 8005d24:	080070d4 	.word	0x080070d4
 8005d28:	080070f4 	.word	0x080070f4
 8005d2c:	080070b4 	.word	0x080070b4

08005d30 <__swsetup_r>:
 8005d30:	4b32      	ldr	r3, [pc, #200]	; (8005dfc <__swsetup_r+0xcc>)
 8005d32:	b570      	push	{r4, r5, r6, lr}
 8005d34:	681d      	ldr	r5, [r3, #0]
 8005d36:	4606      	mov	r6, r0
 8005d38:	460c      	mov	r4, r1
 8005d3a:	b125      	cbz	r5, 8005d46 <__swsetup_r+0x16>
 8005d3c:	69ab      	ldr	r3, [r5, #24]
 8005d3e:	b913      	cbnz	r3, 8005d46 <__swsetup_r+0x16>
 8005d40:	4628      	mov	r0, r5
 8005d42:	f000 f953 	bl	8005fec <__sinit>
 8005d46:	4b2e      	ldr	r3, [pc, #184]	; (8005e00 <__swsetup_r+0xd0>)
 8005d48:	429c      	cmp	r4, r3
 8005d4a:	d10f      	bne.n	8005d6c <__swsetup_r+0x3c>
 8005d4c:	686c      	ldr	r4, [r5, #4]
 8005d4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	0715      	lsls	r5, r2, #28
 8005d56:	d42c      	bmi.n	8005db2 <__swsetup_r+0x82>
 8005d58:	06d0      	lsls	r0, r2, #27
 8005d5a:	d411      	bmi.n	8005d80 <__swsetup_r+0x50>
 8005d5c:	2209      	movs	r2, #9
 8005d5e:	6032      	str	r2, [r6, #0]
 8005d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d64:	81a3      	strh	r3, [r4, #12]
 8005d66:	f04f 30ff 	mov.w	r0, #4294967295
 8005d6a:	e03e      	b.n	8005dea <__swsetup_r+0xba>
 8005d6c:	4b25      	ldr	r3, [pc, #148]	; (8005e04 <__swsetup_r+0xd4>)
 8005d6e:	429c      	cmp	r4, r3
 8005d70:	d101      	bne.n	8005d76 <__swsetup_r+0x46>
 8005d72:	68ac      	ldr	r4, [r5, #8]
 8005d74:	e7eb      	b.n	8005d4e <__swsetup_r+0x1e>
 8005d76:	4b24      	ldr	r3, [pc, #144]	; (8005e08 <__swsetup_r+0xd8>)
 8005d78:	429c      	cmp	r4, r3
 8005d7a:	bf08      	it	eq
 8005d7c:	68ec      	ldreq	r4, [r5, #12]
 8005d7e:	e7e6      	b.n	8005d4e <__swsetup_r+0x1e>
 8005d80:	0751      	lsls	r1, r2, #29
 8005d82:	d512      	bpl.n	8005daa <__swsetup_r+0x7a>
 8005d84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d86:	b141      	cbz	r1, 8005d9a <__swsetup_r+0x6a>
 8005d88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d8c:	4299      	cmp	r1, r3
 8005d8e:	d002      	beq.n	8005d96 <__swsetup_r+0x66>
 8005d90:	4630      	mov	r0, r6
 8005d92:	f000 fa19 	bl	80061c8 <_free_r>
 8005d96:	2300      	movs	r3, #0
 8005d98:	6363      	str	r3, [r4, #52]	; 0x34
 8005d9a:	89a3      	ldrh	r3, [r4, #12]
 8005d9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005da0:	81a3      	strh	r3, [r4, #12]
 8005da2:	2300      	movs	r3, #0
 8005da4:	6063      	str	r3, [r4, #4]
 8005da6:	6923      	ldr	r3, [r4, #16]
 8005da8:	6023      	str	r3, [r4, #0]
 8005daa:	89a3      	ldrh	r3, [r4, #12]
 8005dac:	f043 0308 	orr.w	r3, r3, #8
 8005db0:	81a3      	strh	r3, [r4, #12]
 8005db2:	6923      	ldr	r3, [r4, #16]
 8005db4:	b94b      	cbnz	r3, 8005dca <__swsetup_r+0x9a>
 8005db6:	89a3      	ldrh	r3, [r4, #12]
 8005db8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005dbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005dc0:	d003      	beq.n	8005dca <__swsetup_r+0x9a>
 8005dc2:	4621      	mov	r1, r4
 8005dc4:	4630      	mov	r0, r6
 8005dc6:	f000 f9bf 	bl	8006148 <__smakebuf_r>
 8005dca:	89a2      	ldrh	r2, [r4, #12]
 8005dcc:	f012 0301 	ands.w	r3, r2, #1
 8005dd0:	d00c      	beq.n	8005dec <__swsetup_r+0xbc>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	60a3      	str	r3, [r4, #8]
 8005dd6:	6963      	ldr	r3, [r4, #20]
 8005dd8:	425b      	negs	r3, r3
 8005dda:	61a3      	str	r3, [r4, #24]
 8005ddc:	6923      	ldr	r3, [r4, #16]
 8005dde:	b953      	cbnz	r3, 8005df6 <__swsetup_r+0xc6>
 8005de0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005de4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005de8:	d1ba      	bne.n	8005d60 <__swsetup_r+0x30>
 8005dea:	bd70      	pop	{r4, r5, r6, pc}
 8005dec:	0792      	lsls	r2, r2, #30
 8005dee:	bf58      	it	pl
 8005df0:	6963      	ldrpl	r3, [r4, #20]
 8005df2:	60a3      	str	r3, [r4, #8]
 8005df4:	e7f2      	b.n	8005ddc <__swsetup_r+0xac>
 8005df6:	2000      	movs	r0, #0
 8005df8:	e7f7      	b.n	8005dea <__swsetup_r+0xba>
 8005dfa:	bf00      	nop
 8005dfc:	20000024 	.word	0x20000024
 8005e00:	080070d4 	.word	0x080070d4
 8005e04:	080070f4 	.word	0x080070f4
 8005e08:	080070b4 	.word	0x080070b4

08005e0c <__sflush_r>:
 8005e0c:	898a      	ldrh	r2, [r1, #12]
 8005e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e12:	4605      	mov	r5, r0
 8005e14:	0710      	lsls	r0, r2, #28
 8005e16:	460c      	mov	r4, r1
 8005e18:	d458      	bmi.n	8005ecc <__sflush_r+0xc0>
 8005e1a:	684b      	ldr	r3, [r1, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	dc05      	bgt.n	8005e2c <__sflush_r+0x20>
 8005e20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	dc02      	bgt.n	8005e2c <__sflush_r+0x20>
 8005e26:	2000      	movs	r0, #0
 8005e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e2e:	2e00      	cmp	r6, #0
 8005e30:	d0f9      	beq.n	8005e26 <__sflush_r+0x1a>
 8005e32:	2300      	movs	r3, #0
 8005e34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005e38:	682f      	ldr	r7, [r5, #0]
 8005e3a:	6a21      	ldr	r1, [r4, #32]
 8005e3c:	602b      	str	r3, [r5, #0]
 8005e3e:	d032      	beq.n	8005ea6 <__sflush_r+0x9a>
 8005e40:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005e42:	89a3      	ldrh	r3, [r4, #12]
 8005e44:	075a      	lsls	r2, r3, #29
 8005e46:	d505      	bpl.n	8005e54 <__sflush_r+0x48>
 8005e48:	6863      	ldr	r3, [r4, #4]
 8005e4a:	1ac0      	subs	r0, r0, r3
 8005e4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e4e:	b10b      	cbz	r3, 8005e54 <__sflush_r+0x48>
 8005e50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005e52:	1ac0      	subs	r0, r0, r3
 8005e54:	2300      	movs	r3, #0
 8005e56:	4602      	mov	r2, r0
 8005e58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005e5a:	6a21      	ldr	r1, [r4, #32]
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	47b0      	blx	r6
 8005e60:	1c43      	adds	r3, r0, #1
 8005e62:	89a3      	ldrh	r3, [r4, #12]
 8005e64:	d106      	bne.n	8005e74 <__sflush_r+0x68>
 8005e66:	6829      	ldr	r1, [r5, #0]
 8005e68:	291d      	cmp	r1, #29
 8005e6a:	d848      	bhi.n	8005efe <__sflush_r+0xf2>
 8005e6c:	4a29      	ldr	r2, [pc, #164]	; (8005f14 <__sflush_r+0x108>)
 8005e6e:	40ca      	lsrs	r2, r1
 8005e70:	07d6      	lsls	r6, r2, #31
 8005e72:	d544      	bpl.n	8005efe <__sflush_r+0xf2>
 8005e74:	2200      	movs	r2, #0
 8005e76:	6062      	str	r2, [r4, #4]
 8005e78:	6922      	ldr	r2, [r4, #16]
 8005e7a:	04d9      	lsls	r1, r3, #19
 8005e7c:	6022      	str	r2, [r4, #0]
 8005e7e:	d504      	bpl.n	8005e8a <__sflush_r+0x7e>
 8005e80:	1c42      	adds	r2, r0, #1
 8005e82:	d101      	bne.n	8005e88 <__sflush_r+0x7c>
 8005e84:	682b      	ldr	r3, [r5, #0]
 8005e86:	b903      	cbnz	r3, 8005e8a <__sflush_r+0x7e>
 8005e88:	6560      	str	r0, [r4, #84]	; 0x54
 8005e8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e8c:	602f      	str	r7, [r5, #0]
 8005e8e:	2900      	cmp	r1, #0
 8005e90:	d0c9      	beq.n	8005e26 <__sflush_r+0x1a>
 8005e92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e96:	4299      	cmp	r1, r3
 8005e98:	d002      	beq.n	8005ea0 <__sflush_r+0x94>
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	f000 f994 	bl	80061c8 <_free_r>
 8005ea0:	2000      	movs	r0, #0
 8005ea2:	6360      	str	r0, [r4, #52]	; 0x34
 8005ea4:	e7c0      	b.n	8005e28 <__sflush_r+0x1c>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	47b0      	blx	r6
 8005eac:	1c41      	adds	r1, r0, #1
 8005eae:	d1c8      	bne.n	8005e42 <__sflush_r+0x36>
 8005eb0:	682b      	ldr	r3, [r5, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d0c5      	beq.n	8005e42 <__sflush_r+0x36>
 8005eb6:	2b1d      	cmp	r3, #29
 8005eb8:	d001      	beq.n	8005ebe <__sflush_r+0xb2>
 8005eba:	2b16      	cmp	r3, #22
 8005ebc:	d101      	bne.n	8005ec2 <__sflush_r+0xb6>
 8005ebe:	602f      	str	r7, [r5, #0]
 8005ec0:	e7b1      	b.n	8005e26 <__sflush_r+0x1a>
 8005ec2:	89a3      	ldrh	r3, [r4, #12]
 8005ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ec8:	81a3      	strh	r3, [r4, #12]
 8005eca:	e7ad      	b.n	8005e28 <__sflush_r+0x1c>
 8005ecc:	690f      	ldr	r7, [r1, #16]
 8005ece:	2f00      	cmp	r7, #0
 8005ed0:	d0a9      	beq.n	8005e26 <__sflush_r+0x1a>
 8005ed2:	0793      	lsls	r3, r2, #30
 8005ed4:	bf18      	it	ne
 8005ed6:	2300      	movne	r3, #0
 8005ed8:	680e      	ldr	r6, [r1, #0]
 8005eda:	bf08      	it	eq
 8005edc:	694b      	ldreq	r3, [r1, #20]
 8005ede:	eba6 0807 	sub.w	r8, r6, r7
 8005ee2:	600f      	str	r7, [r1, #0]
 8005ee4:	608b      	str	r3, [r1, #8]
 8005ee6:	f1b8 0f00 	cmp.w	r8, #0
 8005eea:	dd9c      	ble.n	8005e26 <__sflush_r+0x1a>
 8005eec:	4643      	mov	r3, r8
 8005eee:	463a      	mov	r2, r7
 8005ef0:	6a21      	ldr	r1, [r4, #32]
 8005ef2:	4628      	mov	r0, r5
 8005ef4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005ef6:	47b0      	blx	r6
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	dc06      	bgt.n	8005f0a <__sflush_r+0xfe>
 8005efc:	89a3      	ldrh	r3, [r4, #12]
 8005efe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f02:	81a3      	strh	r3, [r4, #12]
 8005f04:	f04f 30ff 	mov.w	r0, #4294967295
 8005f08:	e78e      	b.n	8005e28 <__sflush_r+0x1c>
 8005f0a:	4407      	add	r7, r0
 8005f0c:	eba8 0800 	sub.w	r8, r8, r0
 8005f10:	e7e9      	b.n	8005ee6 <__sflush_r+0xda>
 8005f12:	bf00      	nop
 8005f14:	20400001 	.word	0x20400001

08005f18 <_fflush_r>:
 8005f18:	b538      	push	{r3, r4, r5, lr}
 8005f1a:	690b      	ldr	r3, [r1, #16]
 8005f1c:	4605      	mov	r5, r0
 8005f1e:	460c      	mov	r4, r1
 8005f20:	b1db      	cbz	r3, 8005f5a <_fflush_r+0x42>
 8005f22:	b118      	cbz	r0, 8005f2c <_fflush_r+0x14>
 8005f24:	6983      	ldr	r3, [r0, #24]
 8005f26:	b90b      	cbnz	r3, 8005f2c <_fflush_r+0x14>
 8005f28:	f000 f860 	bl	8005fec <__sinit>
 8005f2c:	4b0c      	ldr	r3, [pc, #48]	; (8005f60 <_fflush_r+0x48>)
 8005f2e:	429c      	cmp	r4, r3
 8005f30:	d109      	bne.n	8005f46 <_fflush_r+0x2e>
 8005f32:	686c      	ldr	r4, [r5, #4]
 8005f34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f38:	b17b      	cbz	r3, 8005f5a <_fflush_r+0x42>
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	4628      	mov	r0, r5
 8005f3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f42:	f7ff bf63 	b.w	8005e0c <__sflush_r>
 8005f46:	4b07      	ldr	r3, [pc, #28]	; (8005f64 <_fflush_r+0x4c>)
 8005f48:	429c      	cmp	r4, r3
 8005f4a:	d101      	bne.n	8005f50 <_fflush_r+0x38>
 8005f4c:	68ac      	ldr	r4, [r5, #8]
 8005f4e:	e7f1      	b.n	8005f34 <_fflush_r+0x1c>
 8005f50:	4b05      	ldr	r3, [pc, #20]	; (8005f68 <_fflush_r+0x50>)
 8005f52:	429c      	cmp	r4, r3
 8005f54:	bf08      	it	eq
 8005f56:	68ec      	ldreq	r4, [r5, #12]
 8005f58:	e7ec      	b.n	8005f34 <_fflush_r+0x1c>
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	bd38      	pop	{r3, r4, r5, pc}
 8005f5e:	bf00      	nop
 8005f60:	080070d4 	.word	0x080070d4
 8005f64:	080070f4 	.word	0x080070f4
 8005f68:	080070b4 	.word	0x080070b4

08005f6c <std>:
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	b510      	push	{r4, lr}
 8005f70:	4604      	mov	r4, r0
 8005f72:	e9c0 3300 	strd	r3, r3, [r0]
 8005f76:	6083      	str	r3, [r0, #8]
 8005f78:	8181      	strh	r1, [r0, #12]
 8005f7a:	6643      	str	r3, [r0, #100]	; 0x64
 8005f7c:	81c2      	strh	r2, [r0, #14]
 8005f7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f82:	6183      	str	r3, [r0, #24]
 8005f84:	4619      	mov	r1, r3
 8005f86:	2208      	movs	r2, #8
 8005f88:	305c      	adds	r0, #92	; 0x5c
 8005f8a:	f7ff fddb 	bl	8005b44 <memset>
 8005f8e:	4b05      	ldr	r3, [pc, #20]	; (8005fa4 <std+0x38>)
 8005f90:	6224      	str	r4, [r4, #32]
 8005f92:	6263      	str	r3, [r4, #36]	; 0x24
 8005f94:	4b04      	ldr	r3, [pc, #16]	; (8005fa8 <std+0x3c>)
 8005f96:	62a3      	str	r3, [r4, #40]	; 0x28
 8005f98:	4b04      	ldr	r3, [pc, #16]	; (8005fac <std+0x40>)
 8005f9a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005f9c:	4b04      	ldr	r3, [pc, #16]	; (8005fb0 <std+0x44>)
 8005f9e:	6323      	str	r3, [r4, #48]	; 0x30
 8005fa0:	bd10      	pop	{r4, pc}
 8005fa2:	bf00      	nop
 8005fa4:	08006b65 	.word	0x08006b65
 8005fa8:	08006b87 	.word	0x08006b87
 8005fac:	08006bbf 	.word	0x08006bbf
 8005fb0:	08006be3 	.word	0x08006be3

08005fb4 <_cleanup_r>:
 8005fb4:	4901      	ldr	r1, [pc, #4]	; (8005fbc <_cleanup_r+0x8>)
 8005fb6:	f000 b885 	b.w	80060c4 <_fwalk_reent>
 8005fba:	bf00      	nop
 8005fbc:	08005f19 	.word	0x08005f19

08005fc0 <__sfmoreglue>:
 8005fc0:	b570      	push	{r4, r5, r6, lr}
 8005fc2:	2568      	movs	r5, #104	; 0x68
 8005fc4:	1e4a      	subs	r2, r1, #1
 8005fc6:	4355      	muls	r5, r2
 8005fc8:	460e      	mov	r6, r1
 8005fca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005fce:	f000 f947 	bl	8006260 <_malloc_r>
 8005fd2:	4604      	mov	r4, r0
 8005fd4:	b140      	cbz	r0, 8005fe8 <__sfmoreglue+0x28>
 8005fd6:	2100      	movs	r1, #0
 8005fd8:	e9c0 1600 	strd	r1, r6, [r0]
 8005fdc:	300c      	adds	r0, #12
 8005fde:	60a0      	str	r0, [r4, #8]
 8005fe0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005fe4:	f7ff fdae 	bl	8005b44 <memset>
 8005fe8:	4620      	mov	r0, r4
 8005fea:	bd70      	pop	{r4, r5, r6, pc}

08005fec <__sinit>:
 8005fec:	6983      	ldr	r3, [r0, #24]
 8005fee:	b510      	push	{r4, lr}
 8005ff0:	4604      	mov	r4, r0
 8005ff2:	bb33      	cbnz	r3, 8006042 <__sinit+0x56>
 8005ff4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005ff8:	6503      	str	r3, [r0, #80]	; 0x50
 8005ffa:	4b12      	ldr	r3, [pc, #72]	; (8006044 <__sinit+0x58>)
 8005ffc:	4a12      	ldr	r2, [pc, #72]	; (8006048 <__sinit+0x5c>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	6282      	str	r2, [r0, #40]	; 0x28
 8006002:	4298      	cmp	r0, r3
 8006004:	bf04      	itt	eq
 8006006:	2301      	moveq	r3, #1
 8006008:	6183      	streq	r3, [r0, #24]
 800600a:	f000 f81f 	bl	800604c <__sfp>
 800600e:	6060      	str	r0, [r4, #4]
 8006010:	4620      	mov	r0, r4
 8006012:	f000 f81b 	bl	800604c <__sfp>
 8006016:	60a0      	str	r0, [r4, #8]
 8006018:	4620      	mov	r0, r4
 800601a:	f000 f817 	bl	800604c <__sfp>
 800601e:	2200      	movs	r2, #0
 8006020:	60e0      	str	r0, [r4, #12]
 8006022:	2104      	movs	r1, #4
 8006024:	6860      	ldr	r0, [r4, #4]
 8006026:	f7ff ffa1 	bl	8005f6c <std>
 800602a:	2201      	movs	r2, #1
 800602c:	2109      	movs	r1, #9
 800602e:	68a0      	ldr	r0, [r4, #8]
 8006030:	f7ff ff9c 	bl	8005f6c <std>
 8006034:	2202      	movs	r2, #2
 8006036:	2112      	movs	r1, #18
 8006038:	68e0      	ldr	r0, [r4, #12]
 800603a:	f7ff ff97 	bl	8005f6c <std>
 800603e:	2301      	movs	r3, #1
 8006040:	61a3      	str	r3, [r4, #24]
 8006042:	bd10      	pop	{r4, pc}
 8006044:	080070b0 	.word	0x080070b0
 8006048:	08005fb5 	.word	0x08005fb5

0800604c <__sfp>:
 800604c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800604e:	4b1b      	ldr	r3, [pc, #108]	; (80060bc <__sfp+0x70>)
 8006050:	4607      	mov	r7, r0
 8006052:	681e      	ldr	r6, [r3, #0]
 8006054:	69b3      	ldr	r3, [r6, #24]
 8006056:	b913      	cbnz	r3, 800605e <__sfp+0x12>
 8006058:	4630      	mov	r0, r6
 800605a:	f7ff ffc7 	bl	8005fec <__sinit>
 800605e:	3648      	adds	r6, #72	; 0x48
 8006060:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006064:	3b01      	subs	r3, #1
 8006066:	d503      	bpl.n	8006070 <__sfp+0x24>
 8006068:	6833      	ldr	r3, [r6, #0]
 800606a:	b133      	cbz	r3, 800607a <__sfp+0x2e>
 800606c:	6836      	ldr	r6, [r6, #0]
 800606e:	e7f7      	b.n	8006060 <__sfp+0x14>
 8006070:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006074:	b16d      	cbz	r5, 8006092 <__sfp+0x46>
 8006076:	3468      	adds	r4, #104	; 0x68
 8006078:	e7f4      	b.n	8006064 <__sfp+0x18>
 800607a:	2104      	movs	r1, #4
 800607c:	4638      	mov	r0, r7
 800607e:	f7ff ff9f 	bl	8005fc0 <__sfmoreglue>
 8006082:	6030      	str	r0, [r6, #0]
 8006084:	2800      	cmp	r0, #0
 8006086:	d1f1      	bne.n	800606c <__sfp+0x20>
 8006088:	230c      	movs	r3, #12
 800608a:	4604      	mov	r4, r0
 800608c:	603b      	str	r3, [r7, #0]
 800608e:	4620      	mov	r0, r4
 8006090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006092:	4b0b      	ldr	r3, [pc, #44]	; (80060c0 <__sfp+0x74>)
 8006094:	6665      	str	r5, [r4, #100]	; 0x64
 8006096:	e9c4 5500 	strd	r5, r5, [r4]
 800609a:	60a5      	str	r5, [r4, #8]
 800609c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80060a0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80060a4:	2208      	movs	r2, #8
 80060a6:	4629      	mov	r1, r5
 80060a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80060ac:	f7ff fd4a 	bl	8005b44 <memset>
 80060b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80060b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80060b8:	e7e9      	b.n	800608e <__sfp+0x42>
 80060ba:	bf00      	nop
 80060bc:	080070b0 	.word	0x080070b0
 80060c0:	ffff0001 	.word	0xffff0001

080060c4 <_fwalk_reent>:
 80060c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060c8:	4680      	mov	r8, r0
 80060ca:	4689      	mov	r9, r1
 80060cc:	2600      	movs	r6, #0
 80060ce:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80060d2:	b914      	cbnz	r4, 80060da <_fwalk_reent+0x16>
 80060d4:	4630      	mov	r0, r6
 80060d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060da:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80060de:	3f01      	subs	r7, #1
 80060e0:	d501      	bpl.n	80060e6 <_fwalk_reent+0x22>
 80060e2:	6824      	ldr	r4, [r4, #0]
 80060e4:	e7f5      	b.n	80060d2 <_fwalk_reent+0xe>
 80060e6:	89ab      	ldrh	r3, [r5, #12]
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d907      	bls.n	80060fc <_fwalk_reent+0x38>
 80060ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060f0:	3301      	adds	r3, #1
 80060f2:	d003      	beq.n	80060fc <_fwalk_reent+0x38>
 80060f4:	4629      	mov	r1, r5
 80060f6:	4640      	mov	r0, r8
 80060f8:	47c8      	blx	r9
 80060fa:	4306      	orrs	r6, r0
 80060fc:	3568      	adds	r5, #104	; 0x68
 80060fe:	e7ee      	b.n	80060de <_fwalk_reent+0x1a>

08006100 <__swhatbuf_r>:
 8006100:	b570      	push	{r4, r5, r6, lr}
 8006102:	460e      	mov	r6, r1
 8006104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006108:	b096      	sub	sp, #88	; 0x58
 800610a:	2900      	cmp	r1, #0
 800610c:	4614      	mov	r4, r2
 800610e:	461d      	mov	r5, r3
 8006110:	da07      	bge.n	8006122 <__swhatbuf_r+0x22>
 8006112:	2300      	movs	r3, #0
 8006114:	602b      	str	r3, [r5, #0]
 8006116:	89b3      	ldrh	r3, [r6, #12]
 8006118:	061a      	lsls	r2, r3, #24
 800611a:	d410      	bmi.n	800613e <__swhatbuf_r+0x3e>
 800611c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006120:	e00e      	b.n	8006140 <__swhatbuf_r+0x40>
 8006122:	466a      	mov	r2, sp
 8006124:	f000 fd84 	bl	8006c30 <_fstat_r>
 8006128:	2800      	cmp	r0, #0
 800612a:	dbf2      	blt.n	8006112 <__swhatbuf_r+0x12>
 800612c:	9a01      	ldr	r2, [sp, #4]
 800612e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006132:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006136:	425a      	negs	r2, r3
 8006138:	415a      	adcs	r2, r3
 800613a:	602a      	str	r2, [r5, #0]
 800613c:	e7ee      	b.n	800611c <__swhatbuf_r+0x1c>
 800613e:	2340      	movs	r3, #64	; 0x40
 8006140:	2000      	movs	r0, #0
 8006142:	6023      	str	r3, [r4, #0]
 8006144:	b016      	add	sp, #88	; 0x58
 8006146:	bd70      	pop	{r4, r5, r6, pc}

08006148 <__smakebuf_r>:
 8006148:	898b      	ldrh	r3, [r1, #12]
 800614a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800614c:	079d      	lsls	r5, r3, #30
 800614e:	4606      	mov	r6, r0
 8006150:	460c      	mov	r4, r1
 8006152:	d507      	bpl.n	8006164 <__smakebuf_r+0x1c>
 8006154:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006158:	6023      	str	r3, [r4, #0]
 800615a:	6123      	str	r3, [r4, #16]
 800615c:	2301      	movs	r3, #1
 800615e:	6163      	str	r3, [r4, #20]
 8006160:	b002      	add	sp, #8
 8006162:	bd70      	pop	{r4, r5, r6, pc}
 8006164:	ab01      	add	r3, sp, #4
 8006166:	466a      	mov	r2, sp
 8006168:	f7ff ffca 	bl	8006100 <__swhatbuf_r>
 800616c:	9900      	ldr	r1, [sp, #0]
 800616e:	4605      	mov	r5, r0
 8006170:	4630      	mov	r0, r6
 8006172:	f000 f875 	bl	8006260 <_malloc_r>
 8006176:	b948      	cbnz	r0, 800618c <__smakebuf_r+0x44>
 8006178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800617c:	059a      	lsls	r2, r3, #22
 800617e:	d4ef      	bmi.n	8006160 <__smakebuf_r+0x18>
 8006180:	f023 0303 	bic.w	r3, r3, #3
 8006184:	f043 0302 	orr.w	r3, r3, #2
 8006188:	81a3      	strh	r3, [r4, #12]
 800618a:	e7e3      	b.n	8006154 <__smakebuf_r+0xc>
 800618c:	4b0d      	ldr	r3, [pc, #52]	; (80061c4 <__smakebuf_r+0x7c>)
 800618e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006190:	89a3      	ldrh	r3, [r4, #12]
 8006192:	6020      	str	r0, [r4, #0]
 8006194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006198:	81a3      	strh	r3, [r4, #12]
 800619a:	9b00      	ldr	r3, [sp, #0]
 800619c:	6120      	str	r0, [r4, #16]
 800619e:	6163      	str	r3, [r4, #20]
 80061a0:	9b01      	ldr	r3, [sp, #4]
 80061a2:	b15b      	cbz	r3, 80061bc <__smakebuf_r+0x74>
 80061a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061a8:	4630      	mov	r0, r6
 80061aa:	f000 fd53 	bl	8006c54 <_isatty_r>
 80061ae:	b128      	cbz	r0, 80061bc <__smakebuf_r+0x74>
 80061b0:	89a3      	ldrh	r3, [r4, #12]
 80061b2:	f023 0303 	bic.w	r3, r3, #3
 80061b6:	f043 0301 	orr.w	r3, r3, #1
 80061ba:	81a3      	strh	r3, [r4, #12]
 80061bc:	89a3      	ldrh	r3, [r4, #12]
 80061be:	431d      	orrs	r5, r3
 80061c0:	81a5      	strh	r5, [r4, #12]
 80061c2:	e7cd      	b.n	8006160 <__smakebuf_r+0x18>
 80061c4:	08005fb5 	.word	0x08005fb5

080061c8 <_free_r>:
 80061c8:	b538      	push	{r3, r4, r5, lr}
 80061ca:	4605      	mov	r5, r0
 80061cc:	2900      	cmp	r1, #0
 80061ce:	d043      	beq.n	8006258 <_free_r+0x90>
 80061d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061d4:	1f0c      	subs	r4, r1, #4
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	bfb8      	it	lt
 80061da:	18e4      	addlt	r4, r4, r3
 80061dc:	f000 fd8e 	bl	8006cfc <__malloc_lock>
 80061e0:	4a1e      	ldr	r2, [pc, #120]	; (800625c <_free_r+0x94>)
 80061e2:	6813      	ldr	r3, [r2, #0]
 80061e4:	4610      	mov	r0, r2
 80061e6:	b933      	cbnz	r3, 80061f6 <_free_r+0x2e>
 80061e8:	6063      	str	r3, [r4, #4]
 80061ea:	6014      	str	r4, [r2, #0]
 80061ec:	4628      	mov	r0, r5
 80061ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061f2:	f000 bd84 	b.w	8006cfe <__malloc_unlock>
 80061f6:	42a3      	cmp	r3, r4
 80061f8:	d90b      	bls.n	8006212 <_free_r+0x4a>
 80061fa:	6821      	ldr	r1, [r4, #0]
 80061fc:	1862      	adds	r2, r4, r1
 80061fe:	4293      	cmp	r3, r2
 8006200:	bf01      	itttt	eq
 8006202:	681a      	ldreq	r2, [r3, #0]
 8006204:	685b      	ldreq	r3, [r3, #4]
 8006206:	1852      	addeq	r2, r2, r1
 8006208:	6022      	streq	r2, [r4, #0]
 800620a:	6063      	str	r3, [r4, #4]
 800620c:	6004      	str	r4, [r0, #0]
 800620e:	e7ed      	b.n	80061ec <_free_r+0x24>
 8006210:	4613      	mov	r3, r2
 8006212:	685a      	ldr	r2, [r3, #4]
 8006214:	b10a      	cbz	r2, 800621a <_free_r+0x52>
 8006216:	42a2      	cmp	r2, r4
 8006218:	d9fa      	bls.n	8006210 <_free_r+0x48>
 800621a:	6819      	ldr	r1, [r3, #0]
 800621c:	1858      	adds	r0, r3, r1
 800621e:	42a0      	cmp	r0, r4
 8006220:	d10b      	bne.n	800623a <_free_r+0x72>
 8006222:	6820      	ldr	r0, [r4, #0]
 8006224:	4401      	add	r1, r0
 8006226:	1858      	adds	r0, r3, r1
 8006228:	4282      	cmp	r2, r0
 800622a:	6019      	str	r1, [r3, #0]
 800622c:	d1de      	bne.n	80061ec <_free_r+0x24>
 800622e:	6810      	ldr	r0, [r2, #0]
 8006230:	6852      	ldr	r2, [r2, #4]
 8006232:	4401      	add	r1, r0
 8006234:	6019      	str	r1, [r3, #0]
 8006236:	605a      	str	r2, [r3, #4]
 8006238:	e7d8      	b.n	80061ec <_free_r+0x24>
 800623a:	d902      	bls.n	8006242 <_free_r+0x7a>
 800623c:	230c      	movs	r3, #12
 800623e:	602b      	str	r3, [r5, #0]
 8006240:	e7d4      	b.n	80061ec <_free_r+0x24>
 8006242:	6820      	ldr	r0, [r4, #0]
 8006244:	1821      	adds	r1, r4, r0
 8006246:	428a      	cmp	r2, r1
 8006248:	bf01      	itttt	eq
 800624a:	6811      	ldreq	r1, [r2, #0]
 800624c:	6852      	ldreq	r2, [r2, #4]
 800624e:	1809      	addeq	r1, r1, r0
 8006250:	6021      	streq	r1, [r4, #0]
 8006252:	6062      	str	r2, [r4, #4]
 8006254:	605c      	str	r4, [r3, #4]
 8006256:	e7c9      	b.n	80061ec <_free_r+0x24>
 8006258:	bd38      	pop	{r3, r4, r5, pc}
 800625a:	bf00      	nop
 800625c:	200000e8 	.word	0x200000e8

08006260 <_malloc_r>:
 8006260:	b570      	push	{r4, r5, r6, lr}
 8006262:	1ccd      	adds	r5, r1, #3
 8006264:	f025 0503 	bic.w	r5, r5, #3
 8006268:	3508      	adds	r5, #8
 800626a:	2d0c      	cmp	r5, #12
 800626c:	bf38      	it	cc
 800626e:	250c      	movcc	r5, #12
 8006270:	2d00      	cmp	r5, #0
 8006272:	4606      	mov	r6, r0
 8006274:	db01      	blt.n	800627a <_malloc_r+0x1a>
 8006276:	42a9      	cmp	r1, r5
 8006278:	d903      	bls.n	8006282 <_malloc_r+0x22>
 800627a:	230c      	movs	r3, #12
 800627c:	6033      	str	r3, [r6, #0]
 800627e:	2000      	movs	r0, #0
 8006280:	bd70      	pop	{r4, r5, r6, pc}
 8006282:	f000 fd3b 	bl	8006cfc <__malloc_lock>
 8006286:	4a21      	ldr	r2, [pc, #132]	; (800630c <_malloc_r+0xac>)
 8006288:	6814      	ldr	r4, [r2, #0]
 800628a:	4621      	mov	r1, r4
 800628c:	b991      	cbnz	r1, 80062b4 <_malloc_r+0x54>
 800628e:	4c20      	ldr	r4, [pc, #128]	; (8006310 <_malloc_r+0xb0>)
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	b91b      	cbnz	r3, 800629c <_malloc_r+0x3c>
 8006294:	4630      	mov	r0, r6
 8006296:	f000 fc55 	bl	8006b44 <_sbrk_r>
 800629a:	6020      	str	r0, [r4, #0]
 800629c:	4629      	mov	r1, r5
 800629e:	4630      	mov	r0, r6
 80062a0:	f000 fc50 	bl	8006b44 <_sbrk_r>
 80062a4:	1c43      	adds	r3, r0, #1
 80062a6:	d124      	bne.n	80062f2 <_malloc_r+0x92>
 80062a8:	230c      	movs	r3, #12
 80062aa:	4630      	mov	r0, r6
 80062ac:	6033      	str	r3, [r6, #0]
 80062ae:	f000 fd26 	bl	8006cfe <__malloc_unlock>
 80062b2:	e7e4      	b.n	800627e <_malloc_r+0x1e>
 80062b4:	680b      	ldr	r3, [r1, #0]
 80062b6:	1b5b      	subs	r3, r3, r5
 80062b8:	d418      	bmi.n	80062ec <_malloc_r+0x8c>
 80062ba:	2b0b      	cmp	r3, #11
 80062bc:	d90f      	bls.n	80062de <_malloc_r+0x7e>
 80062be:	600b      	str	r3, [r1, #0]
 80062c0:	18cc      	adds	r4, r1, r3
 80062c2:	50cd      	str	r5, [r1, r3]
 80062c4:	4630      	mov	r0, r6
 80062c6:	f000 fd1a 	bl	8006cfe <__malloc_unlock>
 80062ca:	f104 000b 	add.w	r0, r4, #11
 80062ce:	1d23      	adds	r3, r4, #4
 80062d0:	f020 0007 	bic.w	r0, r0, #7
 80062d4:	1ac3      	subs	r3, r0, r3
 80062d6:	d0d3      	beq.n	8006280 <_malloc_r+0x20>
 80062d8:	425a      	negs	r2, r3
 80062da:	50e2      	str	r2, [r4, r3]
 80062dc:	e7d0      	b.n	8006280 <_malloc_r+0x20>
 80062de:	684b      	ldr	r3, [r1, #4]
 80062e0:	428c      	cmp	r4, r1
 80062e2:	bf16      	itet	ne
 80062e4:	6063      	strne	r3, [r4, #4]
 80062e6:	6013      	streq	r3, [r2, #0]
 80062e8:	460c      	movne	r4, r1
 80062ea:	e7eb      	b.n	80062c4 <_malloc_r+0x64>
 80062ec:	460c      	mov	r4, r1
 80062ee:	6849      	ldr	r1, [r1, #4]
 80062f0:	e7cc      	b.n	800628c <_malloc_r+0x2c>
 80062f2:	1cc4      	adds	r4, r0, #3
 80062f4:	f024 0403 	bic.w	r4, r4, #3
 80062f8:	42a0      	cmp	r0, r4
 80062fa:	d005      	beq.n	8006308 <_malloc_r+0xa8>
 80062fc:	1a21      	subs	r1, r4, r0
 80062fe:	4630      	mov	r0, r6
 8006300:	f000 fc20 	bl	8006b44 <_sbrk_r>
 8006304:	3001      	adds	r0, #1
 8006306:	d0cf      	beq.n	80062a8 <_malloc_r+0x48>
 8006308:	6025      	str	r5, [r4, #0]
 800630a:	e7db      	b.n	80062c4 <_malloc_r+0x64>
 800630c:	200000e8 	.word	0x200000e8
 8006310:	200000ec 	.word	0x200000ec

08006314 <__ssputs_r>:
 8006314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006318:	688e      	ldr	r6, [r1, #8]
 800631a:	4682      	mov	sl, r0
 800631c:	429e      	cmp	r6, r3
 800631e:	460c      	mov	r4, r1
 8006320:	4690      	mov	r8, r2
 8006322:	4699      	mov	r9, r3
 8006324:	d837      	bhi.n	8006396 <__ssputs_r+0x82>
 8006326:	898a      	ldrh	r2, [r1, #12]
 8006328:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800632c:	d031      	beq.n	8006392 <__ssputs_r+0x7e>
 800632e:	2302      	movs	r3, #2
 8006330:	6825      	ldr	r5, [r4, #0]
 8006332:	6909      	ldr	r1, [r1, #16]
 8006334:	1a6f      	subs	r7, r5, r1
 8006336:	6965      	ldr	r5, [r4, #20]
 8006338:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800633c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006340:	f109 0301 	add.w	r3, r9, #1
 8006344:	443b      	add	r3, r7
 8006346:	429d      	cmp	r5, r3
 8006348:	bf38      	it	cc
 800634a:	461d      	movcc	r5, r3
 800634c:	0553      	lsls	r3, r2, #21
 800634e:	d530      	bpl.n	80063b2 <__ssputs_r+0x9e>
 8006350:	4629      	mov	r1, r5
 8006352:	f7ff ff85 	bl	8006260 <_malloc_r>
 8006356:	4606      	mov	r6, r0
 8006358:	b950      	cbnz	r0, 8006370 <__ssputs_r+0x5c>
 800635a:	230c      	movs	r3, #12
 800635c:	f04f 30ff 	mov.w	r0, #4294967295
 8006360:	f8ca 3000 	str.w	r3, [sl]
 8006364:	89a3      	ldrh	r3, [r4, #12]
 8006366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800636a:	81a3      	strh	r3, [r4, #12]
 800636c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006370:	463a      	mov	r2, r7
 8006372:	6921      	ldr	r1, [r4, #16]
 8006374:	f000 fc9e 	bl	8006cb4 <memcpy>
 8006378:	89a3      	ldrh	r3, [r4, #12]
 800637a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800637e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006382:	81a3      	strh	r3, [r4, #12]
 8006384:	6126      	str	r6, [r4, #16]
 8006386:	443e      	add	r6, r7
 8006388:	6026      	str	r6, [r4, #0]
 800638a:	464e      	mov	r6, r9
 800638c:	6165      	str	r5, [r4, #20]
 800638e:	1bed      	subs	r5, r5, r7
 8006390:	60a5      	str	r5, [r4, #8]
 8006392:	454e      	cmp	r6, r9
 8006394:	d900      	bls.n	8006398 <__ssputs_r+0x84>
 8006396:	464e      	mov	r6, r9
 8006398:	4632      	mov	r2, r6
 800639a:	4641      	mov	r1, r8
 800639c:	6820      	ldr	r0, [r4, #0]
 800639e:	f000 fc94 	bl	8006cca <memmove>
 80063a2:	68a3      	ldr	r3, [r4, #8]
 80063a4:	2000      	movs	r0, #0
 80063a6:	1b9b      	subs	r3, r3, r6
 80063a8:	60a3      	str	r3, [r4, #8]
 80063aa:	6823      	ldr	r3, [r4, #0]
 80063ac:	441e      	add	r6, r3
 80063ae:	6026      	str	r6, [r4, #0]
 80063b0:	e7dc      	b.n	800636c <__ssputs_r+0x58>
 80063b2:	462a      	mov	r2, r5
 80063b4:	f000 fca4 	bl	8006d00 <_realloc_r>
 80063b8:	4606      	mov	r6, r0
 80063ba:	2800      	cmp	r0, #0
 80063bc:	d1e2      	bne.n	8006384 <__ssputs_r+0x70>
 80063be:	6921      	ldr	r1, [r4, #16]
 80063c0:	4650      	mov	r0, sl
 80063c2:	f7ff ff01 	bl	80061c8 <_free_r>
 80063c6:	e7c8      	b.n	800635a <__ssputs_r+0x46>

080063c8 <_svfiprintf_r>:
 80063c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063cc:	461d      	mov	r5, r3
 80063ce:	898b      	ldrh	r3, [r1, #12]
 80063d0:	b09d      	sub	sp, #116	; 0x74
 80063d2:	061f      	lsls	r7, r3, #24
 80063d4:	4680      	mov	r8, r0
 80063d6:	460c      	mov	r4, r1
 80063d8:	4616      	mov	r6, r2
 80063da:	d50f      	bpl.n	80063fc <_svfiprintf_r+0x34>
 80063dc:	690b      	ldr	r3, [r1, #16]
 80063de:	b96b      	cbnz	r3, 80063fc <_svfiprintf_r+0x34>
 80063e0:	2140      	movs	r1, #64	; 0x40
 80063e2:	f7ff ff3d 	bl	8006260 <_malloc_r>
 80063e6:	6020      	str	r0, [r4, #0]
 80063e8:	6120      	str	r0, [r4, #16]
 80063ea:	b928      	cbnz	r0, 80063f8 <_svfiprintf_r+0x30>
 80063ec:	230c      	movs	r3, #12
 80063ee:	f8c8 3000 	str.w	r3, [r8]
 80063f2:	f04f 30ff 	mov.w	r0, #4294967295
 80063f6:	e0c8      	b.n	800658a <_svfiprintf_r+0x1c2>
 80063f8:	2340      	movs	r3, #64	; 0x40
 80063fa:	6163      	str	r3, [r4, #20]
 80063fc:	2300      	movs	r3, #0
 80063fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006400:	2320      	movs	r3, #32
 8006402:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006406:	2330      	movs	r3, #48	; 0x30
 8006408:	f04f 0b01 	mov.w	fp, #1
 800640c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006410:	9503      	str	r5, [sp, #12]
 8006412:	4637      	mov	r7, r6
 8006414:	463d      	mov	r5, r7
 8006416:	f815 3b01 	ldrb.w	r3, [r5], #1
 800641a:	b10b      	cbz	r3, 8006420 <_svfiprintf_r+0x58>
 800641c:	2b25      	cmp	r3, #37	; 0x25
 800641e:	d13e      	bne.n	800649e <_svfiprintf_r+0xd6>
 8006420:	ebb7 0a06 	subs.w	sl, r7, r6
 8006424:	d00b      	beq.n	800643e <_svfiprintf_r+0x76>
 8006426:	4653      	mov	r3, sl
 8006428:	4632      	mov	r2, r6
 800642a:	4621      	mov	r1, r4
 800642c:	4640      	mov	r0, r8
 800642e:	f7ff ff71 	bl	8006314 <__ssputs_r>
 8006432:	3001      	adds	r0, #1
 8006434:	f000 80a4 	beq.w	8006580 <_svfiprintf_r+0x1b8>
 8006438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800643a:	4453      	add	r3, sl
 800643c:	9309      	str	r3, [sp, #36]	; 0x24
 800643e:	783b      	ldrb	r3, [r7, #0]
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 809d 	beq.w	8006580 <_svfiprintf_r+0x1b8>
 8006446:	2300      	movs	r3, #0
 8006448:	f04f 32ff 	mov.w	r2, #4294967295
 800644c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006450:	9304      	str	r3, [sp, #16]
 8006452:	9307      	str	r3, [sp, #28]
 8006454:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006458:	931a      	str	r3, [sp, #104]	; 0x68
 800645a:	462f      	mov	r7, r5
 800645c:	2205      	movs	r2, #5
 800645e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006462:	4850      	ldr	r0, [pc, #320]	; (80065a4 <_svfiprintf_r+0x1dc>)
 8006464:	f000 fc18 	bl	8006c98 <memchr>
 8006468:	9b04      	ldr	r3, [sp, #16]
 800646a:	b9d0      	cbnz	r0, 80064a2 <_svfiprintf_r+0xda>
 800646c:	06d9      	lsls	r1, r3, #27
 800646e:	bf44      	itt	mi
 8006470:	2220      	movmi	r2, #32
 8006472:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006476:	071a      	lsls	r2, r3, #28
 8006478:	bf44      	itt	mi
 800647a:	222b      	movmi	r2, #43	; 0x2b
 800647c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006480:	782a      	ldrb	r2, [r5, #0]
 8006482:	2a2a      	cmp	r2, #42	; 0x2a
 8006484:	d015      	beq.n	80064b2 <_svfiprintf_r+0xea>
 8006486:	462f      	mov	r7, r5
 8006488:	2000      	movs	r0, #0
 800648a:	250a      	movs	r5, #10
 800648c:	9a07      	ldr	r2, [sp, #28]
 800648e:	4639      	mov	r1, r7
 8006490:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006494:	3b30      	subs	r3, #48	; 0x30
 8006496:	2b09      	cmp	r3, #9
 8006498:	d94d      	bls.n	8006536 <_svfiprintf_r+0x16e>
 800649a:	b1b8      	cbz	r0, 80064cc <_svfiprintf_r+0x104>
 800649c:	e00f      	b.n	80064be <_svfiprintf_r+0xf6>
 800649e:	462f      	mov	r7, r5
 80064a0:	e7b8      	b.n	8006414 <_svfiprintf_r+0x4c>
 80064a2:	4a40      	ldr	r2, [pc, #256]	; (80065a4 <_svfiprintf_r+0x1dc>)
 80064a4:	463d      	mov	r5, r7
 80064a6:	1a80      	subs	r0, r0, r2
 80064a8:	fa0b f000 	lsl.w	r0, fp, r0
 80064ac:	4318      	orrs	r0, r3
 80064ae:	9004      	str	r0, [sp, #16]
 80064b0:	e7d3      	b.n	800645a <_svfiprintf_r+0x92>
 80064b2:	9a03      	ldr	r2, [sp, #12]
 80064b4:	1d11      	adds	r1, r2, #4
 80064b6:	6812      	ldr	r2, [r2, #0]
 80064b8:	9103      	str	r1, [sp, #12]
 80064ba:	2a00      	cmp	r2, #0
 80064bc:	db01      	blt.n	80064c2 <_svfiprintf_r+0xfa>
 80064be:	9207      	str	r2, [sp, #28]
 80064c0:	e004      	b.n	80064cc <_svfiprintf_r+0x104>
 80064c2:	4252      	negs	r2, r2
 80064c4:	f043 0302 	orr.w	r3, r3, #2
 80064c8:	9207      	str	r2, [sp, #28]
 80064ca:	9304      	str	r3, [sp, #16]
 80064cc:	783b      	ldrb	r3, [r7, #0]
 80064ce:	2b2e      	cmp	r3, #46	; 0x2e
 80064d0:	d10c      	bne.n	80064ec <_svfiprintf_r+0x124>
 80064d2:	787b      	ldrb	r3, [r7, #1]
 80064d4:	2b2a      	cmp	r3, #42	; 0x2a
 80064d6:	d133      	bne.n	8006540 <_svfiprintf_r+0x178>
 80064d8:	9b03      	ldr	r3, [sp, #12]
 80064da:	3702      	adds	r7, #2
 80064dc:	1d1a      	adds	r2, r3, #4
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	9203      	str	r2, [sp, #12]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	bfb8      	it	lt
 80064e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80064ea:	9305      	str	r3, [sp, #20]
 80064ec:	4d2e      	ldr	r5, [pc, #184]	; (80065a8 <_svfiprintf_r+0x1e0>)
 80064ee:	2203      	movs	r2, #3
 80064f0:	7839      	ldrb	r1, [r7, #0]
 80064f2:	4628      	mov	r0, r5
 80064f4:	f000 fbd0 	bl	8006c98 <memchr>
 80064f8:	b138      	cbz	r0, 800650a <_svfiprintf_r+0x142>
 80064fa:	2340      	movs	r3, #64	; 0x40
 80064fc:	1b40      	subs	r0, r0, r5
 80064fe:	fa03 f000 	lsl.w	r0, r3, r0
 8006502:	9b04      	ldr	r3, [sp, #16]
 8006504:	3701      	adds	r7, #1
 8006506:	4303      	orrs	r3, r0
 8006508:	9304      	str	r3, [sp, #16]
 800650a:	7839      	ldrb	r1, [r7, #0]
 800650c:	2206      	movs	r2, #6
 800650e:	4827      	ldr	r0, [pc, #156]	; (80065ac <_svfiprintf_r+0x1e4>)
 8006510:	1c7e      	adds	r6, r7, #1
 8006512:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006516:	f000 fbbf 	bl	8006c98 <memchr>
 800651a:	2800      	cmp	r0, #0
 800651c:	d038      	beq.n	8006590 <_svfiprintf_r+0x1c8>
 800651e:	4b24      	ldr	r3, [pc, #144]	; (80065b0 <_svfiprintf_r+0x1e8>)
 8006520:	bb13      	cbnz	r3, 8006568 <_svfiprintf_r+0x1a0>
 8006522:	9b03      	ldr	r3, [sp, #12]
 8006524:	3307      	adds	r3, #7
 8006526:	f023 0307 	bic.w	r3, r3, #7
 800652a:	3308      	adds	r3, #8
 800652c:	9303      	str	r3, [sp, #12]
 800652e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006530:	444b      	add	r3, r9
 8006532:	9309      	str	r3, [sp, #36]	; 0x24
 8006534:	e76d      	b.n	8006412 <_svfiprintf_r+0x4a>
 8006536:	fb05 3202 	mla	r2, r5, r2, r3
 800653a:	2001      	movs	r0, #1
 800653c:	460f      	mov	r7, r1
 800653e:	e7a6      	b.n	800648e <_svfiprintf_r+0xc6>
 8006540:	2300      	movs	r3, #0
 8006542:	250a      	movs	r5, #10
 8006544:	4619      	mov	r1, r3
 8006546:	3701      	adds	r7, #1
 8006548:	9305      	str	r3, [sp, #20]
 800654a:	4638      	mov	r0, r7
 800654c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006550:	3a30      	subs	r2, #48	; 0x30
 8006552:	2a09      	cmp	r2, #9
 8006554:	d903      	bls.n	800655e <_svfiprintf_r+0x196>
 8006556:	2b00      	cmp	r3, #0
 8006558:	d0c8      	beq.n	80064ec <_svfiprintf_r+0x124>
 800655a:	9105      	str	r1, [sp, #20]
 800655c:	e7c6      	b.n	80064ec <_svfiprintf_r+0x124>
 800655e:	fb05 2101 	mla	r1, r5, r1, r2
 8006562:	2301      	movs	r3, #1
 8006564:	4607      	mov	r7, r0
 8006566:	e7f0      	b.n	800654a <_svfiprintf_r+0x182>
 8006568:	ab03      	add	r3, sp, #12
 800656a:	9300      	str	r3, [sp, #0]
 800656c:	4622      	mov	r2, r4
 800656e:	4b11      	ldr	r3, [pc, #68]	; (80065b4 <_svfiprintf_r+0x1ec>)
 8006570:	a904      	add	r1, sp, #16
 8006572:	4640      	mov	r0, r8
 8006574:	f3af 8000 	nop.w
 8006578:	f1b0 3fff 	cmp.w	r0, #4294967295
 800657c:	4681      	mov	r9, r0
 800657e:	d1d6      	bne.n	800652e <_svfiprintf_r+0x166>
 8006580:	89a3      	ldrh	r3, [r4, #12]
 8006582:	065b      	lsls	r3, r3, #25
 8006584:	f53f af35 	bmi.w	80063f2 <_svfiprintf_r+0x2a>
 8006588:	9809      	ldr	r0, [sp, #36]	; 0x24
 800658a:	b01d      	add	sp, #116	; 0x74
 800658c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006590:	ab03      	add	r3, sp, #12
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	4622      	mov	r2, r4
 8006596:	4b07      	ldr	r3, [pc, #28]	; (80065b4 <_svfiprintf_r+0x1ec>)
 8006598:	a904      	add	r1, sp, #16
 800659a:	4640      	mov	r0, r8
 800659c:	f000 f9c0 	bl	8006920 <_printf_i>
 80065a0:	e7ea      	b.n	8006578 <_svfiprintf_r+0x1b0>
 80065a2:	bf00      	nop
 80065a4:	08007114 	.word	0x08007114
 80065a8:	0800711a 	.word	0x0800711a
 80065ac:	0800711e 	.word	0x0800711e
 80065b0:	00000000 	.word	0x00000000
 80065b4:	08006315 	.word	0x08006315

080065b8 <__sfputc_r>:
 80065b8:	6893      	ldr	r3, [r2, #8]
 80065ba:	b410      	push	{r4}
 80065bc:	3b01      	subs	r3, #1
 80065be:	2b00      	cmp	r3, #0
 80065c0:	6093      	str	r3, [r2, #8]
 80065c2:	da07      	bge.n	80065d4 <__sfputc_r+0x1c>
 80065c4:	6994      	ldr	r4, [r2, #24]
 80065c6:	42a3      	cmp	r3, r4
 80065c8:	db01      	blt.n	80065ce <__sfputc_r+0x16>
 80065ca:	290a      	cmp	r1, #10
 80065cc:	d102      	bne.n	80065d4 <__sfputc_r+0x1c>
 80065ce:	bc10      	pop	{r4}
 80065d0:	f7ff bb5c 	b.w	8005c8c <__swbuf_r>
 80065d4:	6813      	ldr	r3, [r2, #0]
 80065d6:	1c58      	adds	r0, r3, #1
 80065d8:	6010      	str	r0, [r2, #0]
 80065da:	7019      	strb	r1, [r3, #0]
 80065dc:	4608      	mov	r0, r1
 80065de:	bc10      	pop	{r4}
 80065e0:	4770      	bx	lr

080065e2 <__sfputs_r>:
 80065e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e4:	4606      	mov	r6, r0
 80065e6:	460f      	mov	r7, r1
 80065e8:	4614      	mov	r4, r2
 80065ea:	18d5      	adds	r5, r2, r3
 80065ec:	42ac      	cmp	r4, r5
 80065ee:	d101      	bne.n	80065f4 <__sfputs_r+0x12>
 80065f0:	2000      	movs	r0, #0
 80065f2:	e007      	b.n	8006604 <__sfputs_r+0x22>
 80065f4:	463a      	mov	r2, r7
 80065f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065fa:	4630      	mov	r0, r6
 80065fc:	f7ff ffdc 	bl	80065b8 <__sfputc_r>
 8006600:	1c43      	adds	r3, r0, #1
 8006602:	d1f3      	bne.n	80065ec <__sfputs_r+0xa>
 8006604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006608 <_vfiprintf_r>:
 8006608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800660c:	460c      	mov	r4, r1
 800660e:	b09d      	sub	sp, #116	; 0x74
 8006610:	4617      	mov	r7, r2
 8006612:	461d      	mov	r5, r3
 8006614:	4606      	mov	r6, r0
 8006616:	b118      	cbz	r0, 8006620 <_vfiprintf_r+0x18>
 8006618:	6983      	ldr	r3, [r0, #24]
 800661a:	b90b      	cbnz	r3, 8006620 <_vfiprintf_r+0x18>
 800661c:	f7ff fce6 	bl	8005fec <__sinit>
 8006620:	4b7c      	ldr	r3, [pc, #496]	; (8006814 <_vfiprintf_r+0x20c>)
 8006622:	429c      	cmp	r4, r3
 8006624:	d158      	bne.n	80066d8 <_vfiprintf_r+0xd0>
 8006626:	6874      	ldr	r4, [r6, #4]
 8006628:	89a3      	ldrh	r3, [r4, #12]
 800662a:	0718      	lsls	r0, r3, #28
 800662c:	d55e      	bpl.n	80066ec <_vfiprintf_r+0xe4>
 800662e:	6923      	ldr	r3, [r4, #16]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d05b      	beq.n	80066ec <_vfiprintf_r+0xe4>
 8006634:	2300      	movs	r3, #0
 8006636:	9309      	str	r3, [sp, #36]	; 0x24
 8006638:	2320      	movs	r3, #32
 800663a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800663e:	2330      	movs	r3, #48	; 0x30
 8006640:	f04f 0b01 	mov.w	fp, #1
 8006644:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006648:	9503      	str	r5, [sp, #12]
 800664a:	46b8      	mov	r8, r7
 800664c:	4645      	mov	r5, r8
 800664e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006652:	b10b      	cbz	r3, 8006658 <_vfiprintf_r+0x50>
 8006654:	2b25      	cmp	r3, #37	; 0x25
 8006656:	d154      	bne.n	8006702 <_vfiprintf_r+0xfa>
 8006658:	ebb8 0a07 	subs.w	sl, r8, r7
 800665c:	d00b      	beq.n	8006676 <_vfiprintf_r+0x6e>
 800665e:	4653      	mov	r3, sl
 8006660:	463a      	mov	r2, r7
 8006662:	4621      	mov	r1, r4
 8006664:	4630      	mov	r0, r6
 8006666:	f7ff ffbc 	bl	80065e2 <__sfputs_r>
 800666a:	3001      	adds	r0, #1
 800666c:	f000 80c2 	beq.w	80067f4 <_vfiprintf_r+0x1ec>
 8006670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006672:	4453      	add	r3, sl
 8006674:	9309      	str	r3, [sp, #36]	; 0x24
 8006676:	f898 3000 	ldrb.w	r3, [r8]
 800667a:	2b00      	cmp	r3, #0
 800667c:	f000 80ba 	beq.w	80067f4 <_vfiprintf_r+0x1ec>
 8006680:	2300      	movs	r3, #0
 8006682:	f04f 32ff 	mov.w	r2, #4294967295
 8006686:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800668a:	9304      	str	r3, [sp, #16]
 800668c:	9307      	str	r3, [sp, #28]
 800668e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006692:	931a      	str	r3, [sp, #104]	; 0x68
 8006694:	46a8      	mov	r8, r5
 8006696:	2205      	movs	r2, #5
 8006698:	f818 1b01 	ldrb.w	r1, [r8], #1
 800669c:	485e      	ldr	r0, [pc, #376]	; (8006818 <_vfiprintf_r+0x210>)
 800669e:	f000 fafb 	bl	8006c98 <memchr>
 80066a2:	9b04      	ldr	r3, [sp, #16]
 80066a4:	bb78      	cbnz	r0, 8006706 <_vfiprintf_r+0xfe>
 80066a6:	06d9      	lsls	r1, r3, #27
 80066a8:	bf44      	itt	mi
 80066aa:	2220      	movmi	r2, #32
 80066ac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80066b0:	071a      	lsls	r2, r3, #28
 80066b2:	bf44      	itt	mi
 80066b4:	222b      	movmi	r2, #43	; 0x2b
 80066b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80066ba:	782a      	ldrb	r2, [r5, #0]
 80066bc:	2a2a      	cmp	r2, #42	; 0x2a
 80066be:	d02a      	beq.n	8006716 <_vfiprintf_r+0x10e>
 80066c0:	46a8      	mov	r8, r5
 80066c2:	2000      	movs	r0, #0
 80066c4:	250a      	movs	r5, #10
 80066c6:	9a07      	ldr	r2, [sp, #28]
 80066c8:	4641      	mov	r1, r8
 80066ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066ce:	3b30      	subs	r3, #48	; 0x30
 80066d0:	2b09      	cmp	r3, #9
 80066d2:	d969      	bls.n	80067a8 <_vfiprintf_r+0x1a0>
 80066d4:	b360      	cbz	r0, 8006730 <_vfiprintf_r+0x128>
 80066d6:	e024      	b.n	8006722 <_vfiprintf_r+0x11a>
 80066d8:	4b50      	ldr	r3, [pc, #320]	; (800681c <_vfiprintf_r+0x214>)
 80066da:	429c      	cmp	r4, r3
 80066dc:	d101      	bne.n	80066e2 <_vfiprintf_r+0xda>
 80066de:	68b4      	ldr	r4, [r6, #8]
 80066e0:	e7a2      	b.n	8006628 <_vfiprintf_r+0x20>
 80066e2:	4b4f      	ldr	r3, [pc, #316]	; (8006820 <_vfiprintf_r+0x218>)
 80066e4:	429c      	cmp	r4, r3
 80066e6:	bf08      	it	eq
 80066e8:	68f4      	ldreq	r4, [r6, #12]
 80066ea:	e79d      	b.n	8006628 <_vfiprintf_r+0x20>
 80066ec:	4621      	mov	r1, r4
 80066ee:	4630      	mov	r0, r6
 80066f0:	f7ff fb1e 	bl	8005d30 <__swsetup_r>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	d09d      	beq.n	8006634 <_vfiprintf_r+0x2c>
 80066f8:	f04f 30ff 	mov.w	r0, #4294967295
 80066fc:	b01d      	add	sp, #116	; 0x74
 80066fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006702:	46a8      	mov	r8, r5
 8006704:	e7a2      	b.n	800664c <_vfiprintf_r+0x44>
 8006706:	4a44      	ldr	r2, [pc, #272]	; (8006818 <_vfiprintf_r+0x210>)
 8006708:	4645      	mov	r5, r8
 800670a:	1a80      	subs	r0, r0, r2
 800670c:	fa0b f000 	lsl.w	r0, fp, r0
 8006710:	4318      	orrs	r0, r3
 8006712:	9004      	str	r0, [sp, #16]
 8006714:	e7be      	b.n	8006694 <_vfiprintf_r+0x8c>
 8006716:	9a03      	ldr	r2, [sp, #12]
 8006718:	1d11      	adds	r1, r2, #4
 800671a:	6812      	ldr	r2, [r2, #0]
 800671c:	9103      	str	r1, [sp, #12]
 800671e:	2a00      	cmp	r2, #0
 8006720:	db01      	blt.n	8006726 <_vfiprintf_r+0x11e>
 8006722:	9207      	str	r2, [sp, #28]
 8006724:	e004      	b.n	8006730 <_vfiprintf_r+0x128>
 8006726:	4252      	negs	r2, r2
 8006728:	f043 0302 	orr.w	r3, r3, #2
 800672c:	9207      	str	r2, [sp, #28]
 800672e:	9304      	str	r3, [sp, #16]
 8006730:	f898 3000 	ldrb.w	r3, [r8]
 8006734:	2b2e      	cmp	r3, #46	; 0x2e
 8006736:	d10e      	bne.n	8006756 <_vfiprintf_r+0x14e>
 8006738:	f898 3001 	ldrb.w	r3, [r8, #1]
 800673c:	2b2a      	cmp	r3, #42	; 0x2a
 800673e:	d138      	bne.n	80067b2 <_vfiprintf_r+0x1aa>
 8006740:	9b03      	ldr	r3, [sp, #12]
 8006742:	f108 0802 	add.w	r8, r8, #2
 8006746:	1d1a      	adds	r2, r3, #4
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	9203      	str	r2, [sp, #12]
 800674c:	2b00      	cmp	r3, #0
 800674e:	bfb8      	it	lt
 8006750:	f04f 33ff 	movlt.w	r3, #4294967295
 8006754:	9305      	str	r3, [sp, #20]
 8006756:	4d33      	ldr	r5, [pc, #204]	; (8006824 <_vfiprintf_r+0x21c>)
 8006758:	2203      	movs	r2, #3
 800675a:	f898 1000 	ldrb.w	r1, [r8]
 800675e:	4628      	mov	r0, r5
 8006760:	f000 fa9a 	bl	8006c98 <memchr>
 8006764:	b140      	cbz	r0, 8006778 <_vfiprintf_r+0x170>
 8006766:	2340      	movs	r3, #64	; 0x40
 8006768:	1b40      	subs	r0, r0, r5
 800676a:	fa03 f000 	lsl.w	r0, r3, r0
 800676e:	9b04      	ldr	r3, [sp, #16]
 8006770:	f108 0801 	add.w	r8, r8, #1
 8006774:	4303      	orrs	r3, r0
 8006776:	9304      	str	r3, [sp, #16]
 8006778:	f898 1000 	ldrb.w	r1, [r8]
 800677c:	2206      	movs	r2, #6
 800677e:	482a      	ldr	r0, [pc, #168]	; (8006828 <_vfiprintf_r+0x220>)
 8006780:	f108 0701 	add.w	r7, r8, #1
 8006784:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006788:	f000 fa86 	bl	8006c98 <memchr>
 800678c:	2800      	cmp	r0, #0
 800678e:	d037      	beq.n	8006800 <_vfiprintf_r+0x1f8>
 8006790:	4b26      	ldr	r3, [pc, #152]	; (800682c <_vfiprintf_r+0x224>)
 8006792:	bb1b      	cbnz	r3, 80067dc <_vfiprintf_r+0x1d4>
 8006794:	9b03      	ldr	r3, [sp, #12]
 8006796:	3307      	adds	r3, #7
 8006798:	f023 0307 	bic.w	r3, r3, #7
 800679c:	3308      	adds	r3, #8
 800679e:	9303      	str	r3, [sp, #12]
 80067a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067a2:	444b      	add	r3, r9
 80067a4:	9309      	str	r3, [sp, #36]	; 0x24
 80067a6:	e750      	b.n	800664a <_vfiprintf_r+0x42>
 80067a8:	fb05 3202 	mla	r2, r5, r2, r3
 80067ac:	2001      	movs	r0, #1
 80067ae:	4688      	mov	r8, r1
 80067b0:	e78a      	b.n	80066c8 <_vfiprintf_r+0xc0>
 80067b2:	2300      	movs	r3, #0
 80067b4:	250a      	movs	r5, #10
 80067b6:	4619      	mov	r1, r3
 80067b8:	f108 0801 	add.w	r8, r8, #1
 80067bc:	9305      	str	r3, [sp, #20]
 80067be:	4640      	mov	r0, r8
 80067c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067c4:	3a30      	subs	r2, #48	; 0x30
 80067c6:	2a09      	cmp	r2, #9
 80067c8:	d903      	bls.n	80067d2 <_vfiprintf_r+0x1ca>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d0c3      	beq.n	8006756 <_vfiprintf_r+0x14e>
 80067ce:	9105      	str	r1, [sp, #20]
 80067d0:	e7c1      	b.n	8006756 <_vfiprintf_r+0x14e>
 80067d2:	fb05 2101 	mla	r1, r5, r1, r2
 80067d6:	2301      	movs	r3, #1
 80067d8:	4680      	mov	r8, r0
 80067da:	e7f0      	b.n	80067be <_vfiprintf_r+0x1b6>
 80067dc:	ab03      	add	r3, sp, #12
 80067de:	9300      	str	r3, [sp, #0]
 80067e0:	4622      	mov	r2, r4
 80067e2:	4b13      	ldr	r3, [pc, #76]	; (8006830 <_vfiprintf_r+0x228>)
 80067e4:	a904      	add	r1, sp, #16
 80067e6:	4630      	mov	r0, r6
 80067e8:	f3af 8000 	nop.w
 80067ec:	f1b0 3fff 	cmp.w	r0, #4294967295
 80067f0:	4681      	mov	r9, r0
 80067f2:	d1d5      	bne.n	80067a0 <_vfiprintf_r+0x198>
 80067f4:	89a3      	ldrh	r3, [r4, #12]
 80067f6:	065b      	lsls	r3, r3, #25
 80067f8:	f53f af7e 	bmi.w	80066f8 <_vfiprintf_r+0xf0>
 80067fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80067fe:	e77d      	b.n	80066fc <_vfiprintf_r+0xf4>
 8006800:	ab03      	add	r3, sp, #12
 8006802:	9300      	str	r3, [sp, #0]
 8006804:	4622      	mov	r2, r4
 8006806:	4b0a      	ldr	r3, [pc, #40]	; (8006830 <_vfiprintf_r+0x228>)
 8006808:	a904      	add	r1, sp, #16
 800680a:	4630      	mov	r0, r6
 800680c:	f000 f888 	bl	8006920 <_printf_i>
 8006810:	e7ec      	b.n	80067ec <_vfiprintf_r+0x1e4>
 8006812:	bf00      	nop
 8006814:	080070d4 	.word	0x080070d4
 8006818:	08007114 	.word	0x08007114
 800681c:	080070f4 	.word	0x080070f4
 8006820:	080070b4 	.word	0x080070b4
 8006824:	0800711a 	.word	0x0800711a
 8006828:	0800711e 	.word	0x0800711e
 800682c:	00000000 	.word	0x00000000
 8006830:	080065e3 	.word	0x080065e3

08006834 <_printf_common>:
 8006834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006838:	4691      	mov	r9, r2
 800683a:	461f      	mov	r7, r3
 800683c:	688a      	ldr	r2, [r1, #8]
 800683e:	690b      	ldr	r3, [r1, #16]
 8006840:	4606      	mov	r6, r0
 8006842:	4293      	cmp	r3, r2
 8006844:	bfb8      	it	lt
 8006846:	4613      	movlt	r3, r2
 8006848:	f8c9 3000 	str.w	r3, [r9]
 800684c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006850:	460c      	mov	r4, r1
 8006852:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006856:	b112      	cbz	r2, 800685e <_printf_common+0x2a>
 8006858:	3301      	adds	r3, #1
 800685a:	f8c9 3000 	str.w	r3, [r9]
 800685e:	6823      	ldr	r3, [r4, #0]
 8006860:	0699      	lsls	r1, r3, #26
 8006862:	bf42      	ittt	mi
 8006864:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006868:	3302      	addmi	r3, #2
 800686a:	f8c9 3000 	strmi.w	r3, [r9]
 800686e:	6825      	ldr	r5, [r4, #0]
 8006870:	f015 0506 	ands.w	r5, r5, #6
 8006874:	d107      	bne.n	8006886 <_printf_common+0x52>
 8006876:	f104 0a19 	add.w	sl, r4, #25
 800687a:	68e3      	ldr	r3, [r4, #12]
 800687c:	f8d9 2000 	ldr.w	r2, [r9]
 8006880:	1a9b      	subs	r3, r3, r2
 8006882:	42ab      	cmp	r3, r5
 8006884:	dc29      	bgt.n	80068da <_printf_common+0xa6>
 8006886:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800688a:	6822      	ldr	r2, [r4, #0]
 800688c:	3300      	adds	r3, #0
 800688e:	bf18      	it	ne
 8006890:	2301      	movne	r3, #1
 8006892:	0692      	lsls	r2, r2, #26
 8006894:	d42e      	bmi.n	80068f4 <_printf_common+0xc0>
 8006896:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800689a:	4639      	mov	r1, r7
 800689c:	4630      	mov	r0, r6
 800689e:	47c0      	blx	r8
 80068a0:	3001      	adds	r0, #1
 80068a2:	d021      	beq.n	80068e8 <_printf_common+0xb4>
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	68e5      	ldr	r5, [r4, #12]
 80068a8:	f003 0306 	and.w	r3, r3, #6
 80068ac:	2b04      	cmp	r3, #4
 80068ae:	bf18      	it	ne
 80068b0:	2500      	movne	r5, #0
 80068b2:	f8d9 2000 	ldr.w	r2, [r9]
 80068b6:	f04f 0900 	mov.w	r9, #0
 80068ba:	bf08      	it	eq
 80068bc:	1aad      	subeq	r5, r5, r2
 80068be:	68a3      	ldr	r3, [r4, #8]
 80068c0:	6922      	ldr	r2, [r4, #16]
 80068c2:	bf08      	it	eq
 80068c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068c8:	4293      	cmp	r3, r2
 80068ca:	bfc4      	itt	gt
 80068cc:	1a9b      	subgt	r3, r3, r2
 80068ce:	18ed      	addgt	r5, r5, r3
 80068d0:	341a      	adds	r4, #26
 80068d2:	454d      	cmp	r5, r9
 80068d4:	d11a      	bne.n	800690c <_printf_common+0xd8>
 80068d6:	2000      	movs	r0, #0
 80068d8:	e008      	b.n	80068ec <_printf_common+0xb8>
 80068da:	2301      	movs	r3, #1
 80068dc:	4652      	mov	r2, sl
 80068de:	4639      	mov	r1, r7
 80068e0:	4630      	mov	r0, r6
 80068e2:	47c0      	blx	r8
 80068e4:	3001      	adds	r0, #1
 80068e6:	d103      	bne.n	80068f0 <_printf_common+0xbc>
 80068e8:	f04f 30ff 	mov.w	r0, #4294967295
 80068ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f0:	3501      	adds	r5, #1
 80068f2:	e7c2      	b.n	800687a <_printf_common+0x46>
 80068f4:	2030      	movs	r0, #48	; 0x30
 80068f6:	18e1      	adds	r1, r4, r3
 80068f8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80068fc:	1c5a      	adds	r2, r3, #1
 80068fe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006902:	4422      	add	r2, r4
 8006904:	3302      	adds	r3, #2
 8006906:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800690a:	e7c4      	b.n	8006896 <_printf_common+0x62>
 800690c:	2301      	movs	r3, #1
 800690e:	4622      	mov	r2, r4
 8006910:	4639      	mov	r1, r7
 8006912:	4630      	mov	r0, r6
 8006914:	47c0      	blx	r8
 8006916:	3001      	adds	r0, #1
 8006918:	d0e6      	beq.n	80068e8 <_printf_common+0xb4>
 800691a:	f109 0901 	add.w	r9, r9, #1
 800691e:	e7d8      	b.n	80068d2 <_printf_common+0x9e>

08006920 <_printf_i>:
 8006920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006924:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006928:	460c      	mov	r4, r1
 800692a:	7e09      	ldrb	r1, [r1, #24]
 800692c:	b085      	sub	sp, #20
 800692e:	296e      	cmp	r1, #110	; 0x6e
 8006930:	4617      	mov	r7, r2
 8006932:	4606      	mov	r6, r0
 8006934:	4698      	mov	r8, r3
 8006936:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006938:	f000 80b3 	beq.w	8006aa2 <_printf_i+0x182>
 800693c:	d822      	bhi.n	8006984 <_printf_i+0x64>
 800693e:	2963      	cmp	r1, #99	; 0x63
 8006940:	d036      	beq.n	80069b0 <_printf_i+0x90>
 8006942:	d80a      	bhi.n	800695a <_printf_i+0x3a>
 8006944:	2900      	cmp	r1, #0
 8006946:	f000 80b9 	beq.w	8006abc <_printf_i+0x19c>
 800694a:	2958      	cmp	r1, #88	; 0x58
 800694c:	f000 8083 	beq.w	8006a56 <_printf_i+0x136>
 8006950:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006954:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006958:	e032      	b.n	80069c0 <_printf_i+0xa0>
 800695a:	2964      	cmp	r1, #100	; 0x64
 800695c:	d001      	beq.n	8006962 <_printf_i+0x42>
 800695e:	2969      	cmp	r1, #105	; 0x69
 8006960:	d1f6      	bne.n	8006950 <_printf_i+0x30>
 8006962:	6820      	ldr	r0, [r4, #0]
 8006964:	6813      	ldr	r3, [r2, #0]
 8006966:	0605      	lsls	r5, r0, #24
 8006968:	f103 0104 	add.w	r1, r3, #4
 800696c:	d52a      	bpl.n	80069c4 <_printf_i+0xa4>
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	6011      	str	r1, [r2, #0]
 8006972:	2b00      	cmp	r3, #0
 8006974:	da03      	bge.n	800697e <_printf_i+0x5e>
 8006976:	222d      	movs	r2, #45	; 0x2d
 8006978:	425b      	negs	r3, r3
 800697a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800697e:	486f      	ldr	r0, [pc, #444]	; (8006b3c <_printf_i+0x21c>)
 8006980:	220a      	movs	r2, #10
 8006982:	e039      	b.n	80069f8 <_printf_i+0xd8>
 8006984:	2973      	cmp	r1, #115	; 0x73
 8006986:	f000 809d 	beq.w	8006ac4 <_printf_i+0x1a4>
 800698a:	d808      	bhi.n	800699e <_printf_i+0x7e>
 800698c:	296f      	cmp	r1, #111	; 0x6f
 800698e:	d020      	beq.n	80069d2 <_printf_i+0xb2>
 8006990:	2970      	cmp	r1, #112	; 0x70
 8006992:	d1dd      	bne.n	8006950 <_printf_i+0x30>
 8006994:	6823      	ldr	r3, [r4, #0]
 8006996:	f043 0320 	orr.w	r3, r3, #32
 800699a:	6023      	str	r3, [r4, #0]
 800699c:	e003      	b.n	80069a6 <_printf_i+0x86>
 800699e:	2975      	cmp	r1, #117	; 0x75
 80069a0:	d017      	beq.n	80069d2 <_printf_i+0xb2>
 80069a2:	2978      	cmp	r1, #120	; 0x78
 80069a4:	d1d4      	bne.n	8006950 <_printf_i+0x30>
 80069a6:	2378      	movs	r3, #120	; 0x78
 80069a8:	4865      	ldr	r0, [pc, #404]	; (8006b40 <_printf_i+0x220>)
 80069aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80069ae:	e055      	b.n	8006a5c <_printf_i+0x13c>
 80069b0:	6813      	ldr	r3, [r2, #0]
 80069b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069b6:	1d19      	adds	r1, r3, #4
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	6011      	str	r1, [r2, #0]
 80069bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069c0:	2301      	movs	r3, #1
 80069c2:	e08c      	b.n	8006ade <_printf_i+0x1be>
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80069ca:	6011      	str	r1, [r2, #0]
 80069cc:	bf18      	it	ne
 80069ce:	b21b      	sxthne	r3, r3
 80069d0:	e7cf      	b.n	8006972 <_printf_i+0x52>
 80069d2:	6813      	ldr	r3, [r2, #0]
 80069d4:	6825      	ldr	r5, [r4, #0]
 80069d6:	1d18      	adds	r0, r3, #4
 80069d8:	6010      	str	r0, [r2, #0]
 80069da:	0628      	lsls	r0, r5, #24
 80069dc:	d501      	bpl.n	80069e2 <_printf_i+0xc2>
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	e002      	b.n	80069e8 <_printf_i+0xc8>
 80069e2:	0668      	lsls	r0, r5, #25
 80069e4:	d5fb      	bpl.n	80069de <_printf_i+0xbe>
 80069e6:	881b      	ldrh	r3, [r3, #0]
 80069e8:	296f      	cmp	r1, #111	; 0x6f
 80069ea:	bf14      	ite	ne
 80069ec:	220a      	movne	r2, #10
 80069ee:	2208      	moveq	r2, #8
 80069f0:	4852      	ldr	r0, [pc, #328]	; (8006b3c <_printf_i+0x21c>)
 80069f2:	2100      	movs	r1, #0
 80069f4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80069f8:	6865      	ldr	r5, [r4, #4]
 80069fa:	2d00      	cmp	r5, #0
 80069fc:	60a5      	str	r5, [r4, #8]
 80069fe:	f2c0 8095 	blt.w	8006b2c <_printf_i+0x20c>
 8006a02:	6821      	ldr	r1, [r4, #0]
 8006a04:	f021 0104 	bic.w	r1, r1, #4
 8006a08:	6021      	str	r1, [r4, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d13d      	bne.n	8006a8a <_printf_i+0x16a>
 8006a0e:	2d00      	cmp	r5, #0
 8006a10:	f040 808e 	bne.w	8006b30 <_printf_i+0x210>
 8006a14:	4665      	mov	r5, ip
 8006a16:	2a08      	cmp	r2, #8
 8006a18:	d10b      	bne.n	8006a32 <_printf_i+0x112>
 8006a1a:	6823      	ldr	r3, [r4, #0]
 8006a1c:	07db      	lsls	r3, r3, #31
 8006a1e:	d508      	bpl.n	8006a32 <_printf_i+0x112>
 8006a20:	6923      	ldr	r3, [r4, #16]
 8006a22:	6862      	ldr	r2, [r4, #4]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	bfde      	ittt	le
 8006a28:	2330      	movle	r3, #48	; 0x30
 8006a2a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a2e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a32:	ebac 0305 	sub.w	r3, ip, r5
 8006a36:	6123      	str	r3, [r4, #16]
 8006a38:	f8cd 8000 	str.w	r8, [sp]
 8006a3c:	463b      	mov	r3, r7
 8006a3e:	aa03      	add	r2, sp, #12
 8006a40:	4621      	mov	r1, r4
 8006a42:	4630      	mov	r0, r6
 8006a44:	f7ff fef6 	bl	8006834 <_printf_common>
 8006a48:	3001      	adds	r0, #1
 8006a4a:	d14d      	bne.n	8006ae8 <_printf_i+0x1c8>
 8006a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a50:	b005      	add	sp, #20
 8006a52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a56:	4839      	ldr	r0, [pc, #228]	; (8006b3c <_printf_i+0x21c>)
 8006a58:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006a5c:	6813      	ldr	r3, [r2, #0]
 8006a5e:	6821      	ldr	r1, [r4, #0]
 8006a60:	1d1d      	adds	r5, r3, #4
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	6015      	str	r5, [r2, #0]
 8006a66:	060a      	lsls	r2, r1, #24
 8006a68:	d50b      	bpl.n	8006a82 <_printf_i+0x162>
 8006a6a:	07ca      	lsls	r2, r1, #31
 8006a6c:	bf44      	itt	mi
 8006a6e:	f041 0120 	orrmi.w	r1, r1, #32
 8006a72:	6021      	strmi	r1, [r4, #0]
 8006a74:	b91b      	cbnz	r3, 8006a7e <_printf_i+0x15e>
 8006a76:	6822      	ldr	r2, [r4, #0]
 8006a78:	f022 0220 	bic.w	r2, r2, #32
 8006a7c:	6022      	str	r2, [r4, #0]
 8006a7e:	2210      	movs	r2, #16
 8006a80:	e7b7      	b.n	80069f2 <_printf_i+0xd2>
 8006a82:	064d      	lsls	r5, r1, #25
 8006a84:	bf48      	it	mi
 8006a86:	b29b      	uxthmi	r3, r3
 8006a88:	e7ef      	b.n	8006a6a <_printf_i+0x14a>
 8006a8a:	4665      	mov	r5, ip
 8006a8c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006a90:	fb02 3311 	mls	r3, r2, r1, r3
 8006a94:	5cc3      	ldrb	r3, [r0, r3]
 8006a96:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	2900      	cmp	r1, #0
 8006a9e:	d1f5      	bne.n	8006a8c <_printf_i+0x16c>
 8006aa0:	e7b9      	b.n	8006a16 <_printf_i+0xf6>
 8006aa2:	6813      	ldr	r3, [r2, #0]
 8006aa4:	6825      	ldr	r5, [r4, #0]
 8006aa6:	1d18      	adds	r0, r3, #4
 8006aa8:	6961      	ldr	r1, [r4, #20]
 8006aaa:	6010      	str	r0, [r2, #0]
 8006aac:	0628      	lsls	r0, r5, #24
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	d501      	bpl.n	8006ab6 <_printf_i+0x196>
 8006ab2:	6019      	str	r1, [r3, #0]
 8006ab4:	e002      	b.n	8006abc <_printf_i+0x19c>
 8006ab6:	066a      	lsls	r2, r5, #25
 8006ab8:	d5fb      	bpl.n	8006ab2 <_printf_i+0x192>
 8006aba:	8019      	strh	r1, [r3, #0]
 8006abc:	2300      	movs	r3, #0
 8006abe:	4665      	mov	r5, ip
 8006ac0:	6123      	str	r3, [r4, #16]
 8006ac2:	e7b9      	b.n	8006a38 <_printf_i+0x118>
 8006ac4:	6813      	ldr	r3, [r2, #0]
 8006ac6:	1d19      	adds	r1, r3, #4
 8006ac8:	6011      	str	r1, [r2, #0]
 8006aca:	681d      	ldr	r5, [r3, #0]
 8006acc:	6862      	ldr	r2, [r4, #4]
 8006ace:	2100      	movs	r1, #0
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f000 f8e1 	bl	8006c98 <memchr>
 8006ad6:	b108      	cbz	r0, 8006adc <_printf_i+0x1bc>
 8006ad8:	1b40      	subs	r0, r0, r5
 8006ada:	6060      	str	r0, [r4, #4]
 8006adc:	6863      	ldr	r3, [r4, #4]
 8006ade:	6123      	str	r3, [r4, #16]
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ae6:	e7a7      	b.n	8006a38 <_printf_i+0x118>
 8006ae8:	6923      	ldr	r3, [r4, #16]
 8006aea:	462a      	mov	r2, r5
 8006aec:	4639      	mov	r1, r7
 8006aee:	4630      	mov	r0, r6
 8006af0:	47c0      	blx	r8
 8006af2:	3001      	adds	r0, #1
 8006af4:	d0aa      	beq.n	8006a4c <_printf_i+0x12c>
 8006af6:	6823      	ldr	r3, [r4, #0]
 8006af8:	079b      	lsls	r3, r3, #30
 8006afa:	d413      	bmi.n	8006b24 <_printf_i+0x204>
 8006afc:	68e0      	ldr	r0, [r4, #12]
 8006afe:	9b03      	ldr	r3, [sp, #12]
 8006b00:	4298      	cmp	r0, r3
 8006b02:	bfb8      	it	lt
 8006b04:	4618      	movlt	r0, r3
 8006b06:	e7a3      	b.n	8006a50 <_printf_i+0x130>
 8006b08:	2301      	movs	r3, #1
 8006b0a:	464a      	mov	r2, r9
 8006b0c:	4639      	mov	r1, r7
 8006b0e:	4630      	mov	r0, r6
 8006b10:	47c0      	blx	r8
 8006b12:	3001      	adds	r0, #1
 8006b14:	d09a      	beq.n	8006a4c <_printf_i+0x12c>
 8006b16:	3501      	adds	r5, #1
 8006b18:	68e3      	ldr	r3, [r4, #12]
 8006b1a:	9a03      	ldr	r2, [sp, #12]
 8006b1c:	1a9b      	subs	r3, r3, r2
 8006b1e:	42ab      	cmp	r3, r5
 8006b20:	dcf2      	bgt.n	8006b08 <_printf_i+0x1e8>
 8006b22:	e7eb      	b.n	8006afc <_printf_i+0x1dc>
 8006b24:	2500      	movs	r5, #0
 8006b26:	f104 0919 	add.w	r9, r4, #25
 8006b2a:	e7f5      	b.n	8006b18 <_printf_i+0x1f8>
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1ac      	bne.n	8006a8a <_printf_i+0x16a>
 8006b30:	7803      	ldrb	r3, [r0, #0]
 8006b32:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b36:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b3a:	e76c      	b.n	8006a16 <_printf_i+0xf6>
 8006b3c:	08007125 	.word	0x08007125
 8006b40:	08007136 	.word	0x08007136

08006b44 <_sbrk_r>:
 8006b44:	b538      	push	{r3, r4, r5, lr}
 8006b46:	2300      	movs	r3, #0
 8006b48:	4c05      	ldr	r4, [pc, #20]	; (8006b60 <_sbrk_r+0x1c>)
 8006b4a:	4605      	mov	r5, r0
 8006b4c:	4608      	mov	r0, r1
 8006b4e:	6023      	str	r3, [r4, #0]
 8006b50:	f7f9 feee 	bl	8000930 <_sbrk>
 8006b54:	1c43      	adds	r3, r0, #1
 8006b56:	d102      	bne.n	8006b5e <_sbrk_r+0x1a>
 8006b58:	6823      	ldr	r3, [r4, #0]
 8006b5a:	b103      	cbz	r3, 8006b5e <_sbrk_r+0x1a>
 8006b5c:	602b      	str	r3, [r5, #0]
 8006b5e:	bd38      	pop	{r3, r4, r5, pc}
 8006b60:	20000d64 	.word	0x20000d64

08006b64 <__sread>:
 8006b64:	b510      	push	{r4, lr}
 8006b66:	460c      	mov	r4, r1
 8006b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b6c:	f000 f8ee 	bl	8006d4c <_read_r>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	bfab      	itete	ge
 8006b74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b76:	89a3      	ldrhlt	r3, [r4, #12]
 8006b78:	181b      	addge	r3, r3, r0
 8006b7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b7e:	bfac      	ite	ge
 8006b80:	6563      	strge	r3, [r4, #84]	; 0x54
 8006b82:	81a3      	strhlt	r3, [r4, #12]
 8006b84:	bd10      	pop	{r4, pc}

08006b86 <__swrite>:
 8006b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b8a:	461f      	mov	r7, r3
 8006b8c:	898b      	ldrh	r3, [r1, #12]
 8006b8e:	4605      	mov	r5, r0
 8006b90:	05db      	lsls	r3, r3, #23
 8006b92:	460c      	mov	r4, r1
 8006b94:	4616      	mov	r6, r2
 8006b96:	d505      	bpl.n	8006ba4 <__swrite+0x1e>
 8006b98:	2302      	movs	r3, #2
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ba0:	f000 f868 	bl	8006c74 <_lseek_r>
 8006ba4:	89a3      	ldrh	r3, [r4, #12]
 8006ba6:	4632      	mov	r2, r6
 8006ba8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bac:	81a3      	strh	r3, [r4, #12]
 8006bae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bb2:	463b      	mov	r3, r7
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bba:	f000 b817 	b.w	8006bec <_write_r>

08006bbe <__sseek>:
 8006bbe:	b510      	push	{r4, lr}
 8006bc0:	460c      	mov	r4, r1
 8006bc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bc6:	f000 f855 	bl	8006c74 <_lseek_r>
 8006bca:	1c43      	adds	r3, r0, #1
 8006bcc:	89a3      	ldrh	r3, [r4, #12]
 8006bce:	bf15      	itete	ne
 8006bd0:	6560      	strne	r0, [r4, #84]	; 0x54
 8006bd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006bd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006bda:	81a3      	strheq	r3, [r4, #12]
 8006bdc:	bf18      	it	ne
 8006bde:	81a3      	strhne	r3, [r4, #12]
 8006be0:	bd10      	pop	{r4, pc}

08006be2 <__sclose>:
 8006be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006be6:	f000 b813 	b.w	8006c10 <_close_r>
	...

08006bec <_write_r>:
 8006bec:	b538      	push	{r3, r4, r5, lr}
 8006bee:	4605      	mov	r5, r0
 8006bf0:	4608      	mov	r0, r1
 8006bf2:	4611      	mov	r1, r2
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	4c05      	ldr	r4, [pc, #20]	; (8006c0c <_write_r+0x20>)
 8006bf8:	6022      	str	r2, [r4, #0]
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	f7f9 fe4b 	bl	8000896 <_write>
 8006c00:	1c43      	adds	r3, r0, #1
 8006c02:	d102      	bne.n	8006c0a <_write_r+0x1e>
 8006c04:	6823      	ldr	r3, [r4, #0]
 8006c06:	b103      	cbz	r3, 8006c0a <_write_r+0x1e>
 8006c08:	602b      	str	r3, [r5, #0]
 8006c0a:	bd38      	pop	{r3, r4, r5, pc}
 8006c0c:	20000d64 	.word	0x20000d64

08006c10 <_close_r>:
 8006c10:	b538      	push	{r3, r4, r5, lr}
 8006c12:	2300      	movs	r3, #0
 8006c14:	4c05      	ldr	r4, [pc, #20]	; (8006c2c <_close_r+0x1c>)
 8006c16:	4605      	mov	r5, r0
 8006c18:	4608      	mov	r0, r1
 8006c1a:	6023      	str	r3, [r4, #0]
 8006c1c:	f7f9 fe57 	bl	80008ce <_close>
 8006c20:	1c43      	adds	r3, r0, #1
 8006c22:	d102      	bne.n	8006c2a <_close_r+0x1a>
 8006c24:	6823      	ldr	r3, [r4, #0]
 8006c26:	b103      	cbz	r3, 8006c2a <_close_r+0x1a>
 8006c28:	602b      	str	r3, [r5, #0]
 8006c2a:	bd38      	pop	{r3, r4, r5, pc}
 8006c2c:	20000d64 	.word	0x20000d64

08006c30 <_fstat_r>:
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	2300      	movs	r3, #0
 8006c34:	4c06      	ldr	r4, [pc, #24]	; (8006c50 <_fstat_r+0x20>)
 8006c36:	4605      	mov	r5, r0
 8006c38:	4608      	mov	r0, r1
 8006c3a:	4611      	mov	r1, r2
 8006c3c:	6023      	str	r3, [r4, #0]
 8006c3e:	f7f9 fe51 	bl	80008e4 <_fstat>
 8006c42:	1c43      	adds	r3, r0, #1
 8006c44:	d102      	bne.n	8006c4c <_fstat_r+0x1c>
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	b103      	cbz	r3, 8006c4c <_fstat_r+0x1c>
 8006c4a:	602b      	str	r3, [r5, #0]
 8006c4c:	bd38      	pop	{r3, r4, r5, pc}
 8006c4e:	bf00      	nop
 8006c50:	20000d64 	.word	0x20000d64

08006c54 <_isatty_r>:
 8006c54:	b538      	push	{r3, r4, r5, lr}
 8006c56:	2300      	movs	r3, #0
 8006c58:	4c05      	ldr	r4, [pc, #20]	; (8006c70 <_isatty_r+0x1c>)
 8006c5a:	4605      	mov	r5, r0
 8006c5c:	4608      	mov	r0, r1
 8006c5e:	6023      	str	r3, [r4, #0]
 8006c60:	f7f9 fe4f 	bl	8000902 <_isatty>
 8006c64:	1c43      	adds	r3, r0, #1
 8006c66:	d102      	bne.n	8006c6e <_isatty_r+0x1a>
 8006c68:	6823      	ldr	r3, [r4, #0]
 8006c6a:	b103      	cbz	r3, 8006c6e <_isatty_r+0x1a>
 8006c6c:	602b      	str	r3, [r5, #0]
 8006c6e:	bd38      	pop	{r3, r4, r5, pc}
 8006c70:	20000d64 	.word	0x20000d64

08006c74 <_lseek_r>:
 8006c74:	b538      	push	{r3, r4, r5, lr}
 8006c76:	4605      	mov	r5, r0
 8006c78:	4608      	mov	r0, r1
 8006c7a:	4611      	mov	r1, r2
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	4c05      	ldr	r4, [pc, #20]	; (8006c94 <_lseek_r+0x20>)
 8006c80:	6022      	str	r2, [r4, #0]
 8006c82:	461a      	mov	r2, r3
 8006c84:	f7f9 fe47 	bl	8000916 <_lseek>
 8006c88:	1c43      	adds	r3, r0, #1
 8006c8a:	d102      	bne.n	8006c92 <_lseek_r+0x1e>
 8006c8c:	6823      	ldr	r3, [r4, #0]
 8006c8e:	b103      	cbz	r3, 8006c92 <_lseek_r+0x1e>
 8006c90:	602b      	str	r3, [r5, #0]
 8006c92:	bd38      	pop	{r3, r4, r5, pc}
 8006c94:	20000d64 	.word	0x20000d64

08006c98 <memchr>:
 8006c98:	b510      	push	{r4, lr}
 8006c9a:	b2c9      	uxtb	r1, r1
 8006c9c:	4402      	add	r2, r0
 8006c9e:	4290      	cmp	r0, r2
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	d101      	bne.n	8006ca8 <memchr+0x10>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	e003      	b.n	8006cb0 <memchr+0x18>
 8006ca8:	781c      	ldrb	r4, [r3, #0]
 8006caa:	3001      	adds	r0, #1
 8006cac:	428c      	cmp	r4, r1
 8006cae:	d1f6      	bne.n	8006c9e <memchr+0x6>
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	bd10      	pop	{r4, pc}

08006cb4 <memcpy>:
 8006cb4:	b510      	push	{r4, lr}
 8006cb6:	1e43      	subs	r3, r0, #1
 8006cb8:	440a      	add	r2, r1
 8006cba:	4291      	cmp	r1, r2
 8006cbc:	d100      	bne.n	8006cc0 <memcpy+0xc>
 8006cbe:	bd10      	pop	{r4, pc}
 8006cc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cc8:	e7f7      	b.n	8006cba <memcpy+0x6>

08006cca <memmove>:
 8006cca:	4288      	cmp	r0, r1
 8006ccc:	b510      	push	{r4, lr}
 8006cce:	eb01 0302 	add.w	r3, r1, r2
 8006cd2:	d807      	bhi.n	8006ce4 <memmove+0x1a>
 8006cd4:	1e42      	subs	r2, r0, #1
 8006cd6:	4299      	cmp	r1, r3
 8006cd8:	d00a      	beq.n	8006cf0 <memmove+0x26>
 8006cda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cde:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006ce2:	e7f8      	b.n	8006cd6 <memmove+0xc>
 8006ce4:	4283      	cmp	r3, r0
 8006ce6:	d9f5      	bls.n	8006cd4 <memmove+0xa>
 8006ce8:	1881      	adds	r1, r0, r2
 8006cea:	1ad2      	subs	r2, r2, r3
 8006cec:	42d3      	cmn	r3, r2
 8006cee:	d100      	bne.n	8006cf2 <memmove+0x28>
 8006cf0:	bd10      	pop	{r4, pc}
 8006cf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006cf6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006cfa:	e7f7      	b.n	8006cec <memmove+0x22>

08006cfc <__malloc_lock>:
 8006cfc:	4770      	bx	lr

08006cfe <__malloc_unlock>:
 8006cfe:	4770      	bx	lr

08006d00 <_realloc_r>:
 8006d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d02:	4607      	mov	r7, r0
 8006d04:	4614      	mov	r4, r2
 8006d06:	460e      	mov	r6, r1
 8006d08:	b921      	cbnz	r1, 8006d14 <_realloc_r+0x14>
 8006d0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006d0e:	4611      	mov	r1, r2
 8006d10:	f7ff baa6 	b.w	8006260 <_malloc_r>
 8006d14:	b922      	cbnz	r2, 8006d20 <_realloc_r+0x20>
 8006d16:	f7ff fa57 	bl	80061c8 <_free_r>
 8006d1a:	4625      	mov	r5, r4
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d20:	f000 f826 	bl	8006d70 <_malloc_usable_size_r>
 8006d24:	42a0      	cmp	r0, r4
 8006d26:	d20f      	bcs.n	8006d48 <_realloc_r+0x48>
 8006d28:	4621      	mov	r1, r4
 8006d2a:	4638      	mov	r0, r7
 8006d2c:	f7ff fa98 	bl	8006260 <_malloc_r>
 8006d30:	4605      	mov	r5, r0
 8006d32:	2800      	cmp	r0, #0
 8006d34:	d0f2      	beq.n	8006d1c <_realloc_r+0x1c>
 8006d36:	4631      	mov	r1, r6
 8006d38:	4622      	mov	r2, r4
 8006d3a:	f7ff ffbb 	bl	8006cb4 <memcpy>
 8006d3e:	4631      	mov	r1, r6
 8006d40:	4638      	mov	r0, r7
 8006d42:	f7ff fa41 	bl	80061c8 <_free_r>
 8006d46:	e7e9      	b.n	8006d1c <_realloc_r+0x1c>
 8006d48:	4635      	mov	r5, r6
 8006d4a:	e7e7      	b.n	8006d1c <_realloc_r+0x1c>

08006d4c <_read_r>:
 8006d4c:	b538      	push	{r3, r4, r5, lr}
 8006d4e:	4605      	mov	r5, r0
 8006d50:	4608      	mov	r0, r1
 8006d52:	4611      	mov	r1, r2
 8006d54:	2200      	movs	r2, #0
 8006d56:	4c05      	ldr	r4, [pc, #20]	; (8006d6c <_read_r+0x20>)
 8006d58:	6022      	str	r2, [r4, #0]
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	f7f9 fd7e 	bl	800085c <_read>
 8006d60:	1c43      	adds	r3, r0, #1
 8006d62:	d102      	bne.n	8006d6a <_read_r+0x1e>
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	b103      	cbz	r3, 8006d6a <_read_r+0x1e>
 8006d68:	602b      	str	r3, [r5, #0]
 8006d6a:	bd38      	pop	{r3, r4, r5, pc}
 8006d6c:	20000d64 	.word	0x20000d64

08006d70 <_malloc_usable_size_r>:
 8006d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d74:	1f18      	subs	r0, r3, #4
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	bfbc      	itt	lt
 8006d7a:	580b      	ldrlt	r3, [r1, r0]
 8006d7c:	18c0      	addlt	r0, r0, r3
 8006d7e:	4770      	bx	lr

08006d80 <_init>:
 8006d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d82:	bf00      	nop
 8006d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d86:	bc08      	pop	{r3}
 8006d88:	469e      	mov	lr, r3
 8006d8a:	4770      	bx	lr

08006d8c <_fini>:
 8006d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d8e:	bf00      	nop
 8006d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d92:	bc08      	pop	{r3}
 8006d94:	469e      	mov	lr, r3
 8006d96:	4770      	bx	lr
