  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1 
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=top' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=5' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb 23 14:52:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/hls_data.json outdir=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip srcdir=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/misc
INFO: Copied 29 verilog file(s) to /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/hdl/verilog
INFO: Copied 26 vhdl file(s) to /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/drivers
Generating 1 subcores in /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/hdl/ip.tmp:
impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1636.773 ; gain = 76.828 ; free physical = 98568 ; free virtual = 170540
INFO: Using COE_DIR=/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/hdl/verilog
INFO: Generating top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/hdl/vhdl/top.vhd (top)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/component.xml
Generating XO file: top.xo in directory /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/..
Running: package_xo -xo_path /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/../top.xo -kernel_xml /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/kernel.xml -kernel_name top -ip_directory /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip -kernel_files {/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/../../fir.h /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/../../fir.cpp} -hls_directory /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/misc/hls_files -kernel_json /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/hls_data.json
INFO: Created IP archive /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/impl/ip/xilinx_com_hls_top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun Feb 23 14:52:31 2025...
INFO: [HLS 200-802] Generated output file fir1/top.xo
INFO: [HLS 200-112] Total CPU user time: 22.15 seconds. Total CPU system time: 2.55 seconds. Total elapsed time: 44.38 seconds; peak allocated memory: 832.359 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 48s
