Running: F:\ISE1\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/EDA/Calendar/test_isim_beh.exe -prj D:/EDA/Calendar/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/EDA/Calendar/calendar.v" into library work
Analyzing Verilog file "D:/EDA/Calendar/test.v" into library work
Analyzing Verilog file "F:/ISE1/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/EDA/Calendar/test.v" Line 8: Port cpld_en is not connected to this instance
Completed static elaboration
Compiling module calendar
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/EDA/Calendar/test_isim_beh.exe
Fuse Memory Usage: 29208 KB
Fuse CPU Usage: 343 ms
