{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570200418214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570200418220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 16:46:58 2019 " "Processing started: Fri Oct 04 16:46:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570200418220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570200418220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASSIGNMENT -c ASSIGNMENT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASSIGNMENT -c ASSIGNMENT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570200418220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570200418751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570200418752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command.bdf 1 1 " "Found 1 design units, including 1 entities, in source file command.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COMMAND " "Found entity 1: COMMAND" {  } { { "COMMAND.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/COMMAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570200429707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570200429707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selectreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SelectREG " "Found entity 1: SelectREG" {  } { { "SelectREG.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/SelectREG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570200429711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570200429711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file assignment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ASSIGNMENT " "Found entity 1: ASSIGNMENT" {  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570200429712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570200429712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECTOR " "Found entity 1: SELECTOR" {  } { { "SELECTOR.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/SELECTOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570200429712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570200429712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASSIGNMENT " "Elaborating entity \"ASSIGNMENT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570200429758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:A " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:A\"" {  } { { "ASSIGNMENT.bdf" "A" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 520 280 416 664 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:A " "Elaborated megafunction instantiation \"LPM_SHIFTREG:A\"" {  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 520 280 416 664 "A" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:A " "Instantiated megafunction \"LPM_SHIFTREG:A\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570200429817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570200429817 ""}  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 520 280 416 664 "A" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570200429817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M 74139M:inst4 " "Elaborating entity \"74139M\" for hierarchy \"74139M:inst4\"" {  } { { "ASSIGNMENT.bdf" "inst4" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 592 -136 -32 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139M:inst4 " "Elaborated megafunction instantiation \"74139M:inst4\"" {  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 592 -136 -32 688 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu4bit.bdf 1 1 " "Using design file alu4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU4bit " "Found entity 1: ALU4bit" {  } { { "alu4bit.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570200429864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570200429864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4bit ALU4bit:ALU4B " "Elaborating entity \"ALU4bit\" for hierarchy \"ALU4bit:ALU4B\"" {  } { { "ASSIGNMENT.bdf" "ALU4B" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { -48 680 808 80 "ALU4B" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu1bit.bdf 1 1 " "Using design file alu1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "alu1bit.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570200429873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570200429873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1bit ALU4bit:ALU4B\|ALU1bit:inst2 " "Elaborating entity \"ALU1bit\" for hierarchy \"ALU4bit:ALU4B\|ALU1bit:inst2\"" {  } { { "alu4bit.bdf" "inst2" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu4bit.bdf" { { 64 568 664 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 ALU4bit:ALU4B\|ALU1bit:inst2\|MUX41:inst " "Elaborating entity \"MUX41\" for hierarchy \"ALU4bit:ALU4B\|ALU1bit:inst2\|MUX41:inst\"" {  } { { "alu1bit.bdf" "inst" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu1bit.bdf" { { 128 616 720 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU4bit:ALU4B\|ALU1bit:inst2\|MUX41:inst " "Elaborated megafunction instantiation \"ALU4bit:ALU4B\|ALU1bit:inst2\|MUX41:inst\"" {  } { { "alu1bit.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu1bit.bdf" { { 128 616 720 272 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder1bit.bdf 1 1 " "Using design file fulladder1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1bit " "Found entity 1: FullAdder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/fulladder1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570200429908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570200429908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1bit ALU4bit:ALU4B\|ALU1bit:inst2\|FullAdder1bit:inst10 " "Elaborating entity \"FullAdder1bit\" for hierarchy \"ALU4bit:ALU4B\|ALU1bit:inst2\|FullAdder1bit:inst10\"" {  } { { "alu1bit.bdf" "inst10" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu1bit.bdf" { { -16 368 464 80 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECTOR SELECTOR:inst " "Elaborating entity \"SELECTOR\" for hierarchy \"SELECTOR:inst\"" {  } { { "ASSIGNMENT.bdf" "inst" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 32 248 400 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570200429917 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "load lpm_shiftreg:A\|load " "Net \"load\", which fans out to \"lpm_shiftreg:A\|load\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74139m:inst4\|Y0N " "Net is fed by \"74139m:inst4\|Y0N\"" {  } { { "74139m.bdf" "Y0N" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74139m.bdf" { { 56 720 896 72 "Y0N" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570200430032 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74139m:inst3\|Y0N " "Net is fed by \"74139m:inst3\|Y0N\"" {  } { { "74139m.bdf" "Y0N" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74139m.bdf" { { 56 720 896 72 "Y0N" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570200430032 ""}  } { { "lpm_shiftreg.tdf" "load" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 45 2 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570200430032 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "load lpm_shiftreg:B\|load " "Net \"load\", which fans out to \"lpm_shiftreg:B\|load\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74139m:inst4\|Y1N " "Net is fed by \"74139m:inst4\|Y1N\"" {  } { { "74139m.bdf" "Y1N" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74139m.bdf" { { 104 720 896 120 "Y1N" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570200430032 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74139m:inst3\|Y1N " "Net is fed by \"74139m:inst3\|Y1N\"" {  } { { "74139m.bdf" "Y1N" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74139m.bdf" { { 104 720 896 120 "Y1N" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570200430032 ""}  } { { "lpm_shiftreg.tdf" "load" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 45 2 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570200430032 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "load lpm_shiftreg:C\|load " "Net \"load\", which fans out to \"lpm_shiftreg:C\|load\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74139m:inst4\|Y2N " "Net is fed by \"74139m:inst4\|Y2N\"" {  } { { "74139m.bdf" "Y2N" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74139m.bdf" { { 152 720 896 168 "Y2N" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570200430032 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "74139m:inst3\|Y2N " "Net is fed by \"74139m:inst3\|Y2N\"" {  } { { "74139m.bdf" "Y2N" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74139m.bdf" { { 152 720 896 168 "Y2N" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1570200430032 ""}  } { { "lpm_shiftreg.tdf" "load" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 45 2 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1570200430032 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570200430186 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 04 16:47:10 2019 " "Processing ended: Fri Oct 04 16:47:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570200430186 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570200430186 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570200430186 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570200430186 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570200430890 ""}
