

================================================================
== Vitis HLS Report for 'LSTM_Top_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Thu May 22 16:58:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.562 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      802|      802|  8.020 us|  8.020 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |      800|      800|        18|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     152|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     152|    107|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_82_p2          |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_76_p2         |      icmp|   0|  0|  13|          10|           9|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  30|          22|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_11    |   9|          2|   10|         20|
    |i_fu_40                  |   9|          2|   10|         20|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |div_i_reg_127                              |  32|   0|   32|          0|
    |i_11_reg_113                               |  10|   0|   10|          0|
    |i_fu_40                                    |  10|   0|   10|          0|
    |i_11_reg_113                               |  64|  32|   10|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 152|  32|   98|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|grp_fu_114_p_din0   |  out|   32|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|grp_fu_114_p_din1   |  out|   32|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|grp_fu_114_p_dout0  |   in|   32|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|grp_fu_114_p_ce     |  out|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_13_1|  return value|
|in_r_TVALID         |   in|    1|        axis|                               in_r|       pointer|
|in_r_TDATA          |   in|   96|        axis|                               in_r|       pointer|
|in_r_TREADY         |  out|    1|        axis|                               in_r|       pointer|
|img_dat_address0    |  out|   10|   ap_memory|                            img_dat|         array|
|img_dat_ce0         |  out|    1|   ap_memory|                            img_dat|         array|
|img_dat_we0         |  out|    1|   ap_memory|                            img_dat|         array|
|img_dat_d0          |  out|   32|   ap_memory|                            img_dat|         array|
+--------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in_r, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 0, i10 %i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 23 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc.i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 24 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_11 = load i10 %i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 25 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln13 = icmp_eq  i10 %i_11, i10 784" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln13 = add i10 %i_11, i10 1" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 27 'add' 'add_ln13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.i.split, void %for.end.i.exitStub" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 28 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 %add_ln13, i10 %i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 29 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%in_r_read = read i96 @_ssdm_op_Read.axis.volatile.i96P128A, i96 %in_r" [lstm_hls/rnn_top.cpp:16->lstm_hls/rnn_top.cpp:43]   --->   Operation 30 'read' 'in_r_read' <Predicate = true> <Delay = 0.48> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_val_data = trunc i96 %in_r_read" [lstm_hls/rnn_top.cpp:16->lstm_hls/rnn_top.cpp:43]   --->   Operation 31 'trunc' 'in_val_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %in_val_data" [lstm_hls/utils.h:25->lstm_hls/rnn_top.cpp:17->lstm_hls/rnn_top.cpp:43]   --->   Operation 32 'bitcast' 'ret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [16/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 33 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 34 [15/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 34 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 35 [14/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 35 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 36 [13/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 36 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 37 [12/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 37 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 38 [11/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 38 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 39 [10/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 39 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 40 [9/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 40 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 41 [8/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 41 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 42 [7/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 42 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 43 [6/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 43 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 44 [5/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 44 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 45 [4/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 45 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 46 [3/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 46 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 47 [2/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 47 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 48 [1/16] (6.07ns)   --->   "%div_i = fdiv i32 %ret, i32 255" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 48 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 56 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 1.58>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i10 %i_11" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 49 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn_top.cpp:15->lstm_hls/rnn_top.cpp:43]   --->   Operation 50 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 52 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%img_dat_addr = getelementptr i32 %img_dat, i64 0, i64 %zext_ln13" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 53 'getelementptr' 'img_dat_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln18 = store i32 %div_i, i10 %img_dat_addr" [lstm_hls/rnn_top.cpp:18->lstm_hls/rnn_top.cpp:43]   --->   Operation 54 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_18 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc.i" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:43]   --->   Operation 55 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_dat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000]
store_ln13             (store            ) [ 0000000000000000000]
br_ln13                (br               ) [ 0000000000000000000]
i_11                   (load             ) [ 0111111111111111111]
icmp_ln13              (icmp             ) [ 0111111111111111110]
add_ln13               (add              ) [ 0000000000000000000]
br_ln13                (br               ) [ 0000000000000000000]
store_ln13             (store            ) [ 0000000000000000000]
in_r_read              (read             ) [ 0000000000000000000]
in_val_data            (trunc            ) [ 0000000000000000000]
ret                    (bitcast          ) [ 0101111111111111110]
div_i                  (fdiv             ) [ 0100000000000000001]
zext_ln13              (zext             ) [ 0000000000000000000]
specpipeline_ln15      (specpipeline     ) [ 0000000000000000000]
speclooptripcount_ln13 (speclooptripcount) [ 0000000000000000000]
specloopname_ln13      (specloopname     ) [ 0000000000000000000]
img_dat_addr           (getelementptr    ) [ 0000000000000000000]
store_ln18             (store            ) [ 0000000000000000000]
br_ln13                (br               ) [ 0000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_dat">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_dat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="in_r_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="96" slack="0"/>
<pin id="46" dir="0" index="1" bw="96" slack="0"/>
<pin id="47" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="img_dat_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="10" slack="0"/>
<pin id="54" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_dat_addr/18 "/>
</bind>
</comp>

<comp id="57" class="1004" name="store_ln18_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="10" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="1"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/18 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div_i/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln13_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_11_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln13_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="10" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln13_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln13_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="in_val_data_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="96" slack="0"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_val_data/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="ret_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln13_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="17"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/18 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_11_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="17"/>
<pin id="115" dir="1" index="1" bw="10" slack="17"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="118" class="1005" name="icmp_ln13_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="16"/>
<pin id="120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="122" class="1005" name="ret_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="127" class="1005" name="div_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="24" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="38" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="44" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="105"><net_src comp="102" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="109"><net_src comp="40" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="116"><net_src comp="73" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="121"><net_src comp="76" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="97" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="130"><net_src comp="63" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="57" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: img_dat | {18 }
 - Input state : 
	Port: LSTM_Top_Pipeline_VITIS_LOOP_13_1 : in_r | {2 }
  - Chain level:
	State 1
		store_ln13 : 1
		i_11 : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		store_ln13 : 3
	State 2
		ret : 1
		div_i : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		img_dat_addr : 1
		store_ln18 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln13_fu_76   |    0    |    13   |
|----------|----------------------|---------|---------|
|    add   |    add_ln13_fu_82    |    0    |    13   |
|----------|----------------------|---------|---------|
|   read   | in_r_read_read_fu_44 |    0    |    0    |
|----------|----------------------|---------|---------|
|   fdiv   |       grp_fu_63      |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   in_val_data_fu_93  |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln13_fu_102   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    26   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  div_i_reg_127  |   32   |
|   i_11_reg_113  |   10   |
|    i_reg_106    |   10   |
|icmp_ln13_reg_118|    1   |
|   ret_reg_122   |   32   |
+-----------------+--------+
|      Total      |   85   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------|------|------|------|--------||---------||---------||---------|
| grp_fu_63 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|-----------|------|------|------|--------||---------||---------||---------|
|   Total   |      |      |      |   64   ||  1.588  ||    0    ||    9    |
|-----------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   85   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   85   |   35   |
+-----------+--------+--------+--------+
