

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride_1'
================================================================
* Date:           Sun Dec 16 04:36:00 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimize_conv1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  99265|  99265|  99265|  99265|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  99264|  99264|      1034|          -|          -|    96|    no    |
        | + Loop 1.1              |   1032|   1032|       258|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    256|    256|        64|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     60|     60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     18|     18|         6|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     709|    491|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     229|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1088|    664|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U233  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_5_fu_711_p2              |     *    |      0|   0|  62|           8|           8|
    |co_1_fu_336_p2                  |     +    |      0|  26|  12|           7|           1|
    |h_1_fu_514_p2                   |     +    |      0|  14|   9|           3|           1|
    |m_1_fu_526_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_1_fu_628_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_2_fu_941_p2              |     +    |      0|  32|  14|           9|           9|
    |p_Val2_6_fu_737_p2              |     +    |      0|  53|  21|          16|          16|
    |p_Val2_8_fu_771_p2              |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_955_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_11_fu_658_p2                |     +    |      0|  17|   9|           4|           4|
    |tmp_22_fu_445_p2                |     +    |      0|  29|  13|           8|           8|
    |tmp_23_fu_469_p2                |     +    |      0|  41|  17|          12|          12|
    |tmp_26_fu_611_p2                |     +    |      0|  44|  18|          13|          13|
    |tmp_27_fu_536_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_30_fu_572_p2                |     +    |      0|  29|  13|           8|           8|
    |tmp_33_fu_601_p2                |     +    |      0|  41|  17|          12|          12|
    |tmp_34_fu_638_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_35_fu_667_p2                |     +    |      0|  41|  17|          12|          12|
    |tmp_8_fu_563_p2                 |     +    |      0|  17|   9|           4|           4|
    |w_1_fu_616_p2                   |     +    |      0|  14|   9|           3|           1|
    |tmp_10_fu_397_p2                |     -    |      0|  38|  16|          11|          11|
    |tmp_1_fu_363_p2                 |     -    |      0|  35|  15|          10|          10|
    |tmp_25_fu_494_p2                |     -    |      0|  44|  18|          13|          13|
    |tmp_29_fu_547_p2                |     -    |      0|  38|  16|          11|          11|
    |brmerge40_demorgan_i_fu_876_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_791_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_870_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_849_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_837_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_1_fu_974_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_893_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_814_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_819_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_330_p2             |   icmp   |      0|   0|   4|           7|           7|
    |exitcond2_fu_451_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_500_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond4_fu_520_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_622_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_988_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i1_fu_860_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_898_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_881_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_904_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_908_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_842_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_824_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_8_22_fu_919_p3           |  select  |      0|   0|   9|           1|           9|
    |p_Val2_8_mux_fu_913_p3          |  select  |      0|   0|   8|           1|           7|
    |p_result_V_fu_1000_p3           |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_993_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_925_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_979_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_983_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_854_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_553_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_648_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_887_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_17_fu_785_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_18_fu_831_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_20_fu_865_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_4_fu_969_p2                 |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 709| 491|         260|         298|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         14|    1|         14|
    |co_reg_249        |   9|          2|    7|         14|
    |h_reg_260         |   9|          2|    3|          6|
    |m_reg_296         |   9|          2|    2|          4|
    |n_reg_319         |   9|          2|    2|          4|
    |p_Val2_4_reg_307  |   9|          2|    8|         16|
    |p_Val2_s_reg_284  |   9|          2|    8|         16|
    |w_reg_272         |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             | 128|         28|   34|         80|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |bias_V_addr_reg_1048           |   7|   0|    7|          0|
    |brmerge40_demorgan_i_reg_1227  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1237         |   1|   0|    1|          0|
    |carry_reg_1204                 |   1|   0|    1|          0|
    |co_1_reg_1023                  |   7|   0|    7|          0|
    |co_reg_249                     |   7|   0|    7|          0|
    |h_reg_260                      |   3|   0|    3|          0|
    |isneg_reg_1247                 |   1|   0|    1|          0|
    |m_1_reg_1082                   |   2|   0|    2|          0|
    |m_reg_296                      |   2|   0|    2|          0|
    |n_1_reg_1110                   |   2|   0|    2|          0|
    |n_reg_319                      |   2|   0|    2|          0|
    |newsignbit_1_reg_1260          |   1|   0|    1|          0|
    |newsignbit_reg_1198            |   1|   0|    1|          0|
    |p_38_i_i_reg_1217              |   1|   0|    1|          0|
    |p_Val2_4_reg_307               |   8|   0|    8|          0|
    |p_Val2_5_reg_1170              |  16|   0|   16|          0|
    |p_Val2_6_reg_1180              |  16|   0|   16|          0|
    |p_Val2_8_reg_1192              |   8|   0|    8|          0|
    |p_Val2_s_reg_284               |   8|   0|    8|          0|
    |result_V_reg_1254              |   8|   0|    8|          0|
    |signbit_reg_1185               |   1|   0|    1|          0|
    |tmp_12_reg_1038                |   3|   0|    3|          0|
    |tmp_13_reg_1165                |   8|   0|    8|          0|
    |tmp_19_reg_1211                |   2|   0|    2|          0|
    |tmp_20_reg_1222                |   1|   0|    1|          0|
    |tmp_21_cast_reg_1028           |  11|   0|   11|          0|
    |tmp_22_reg_1043                |   7|   0|    8|          1|
    |tmp_24_cast_reg_1033           |  11|   0|   12|          1|
    |tmp_25_reg_1061                |  12|   0|   13|          1|
    |tmp_26_reg_1097                |  13|   0|   13|          0|
    |tmp_29_reg_1087                |  11|   0|   11|          0|
    |tmp_2_reg_1056                 |   3|   0|    4|          1|
    |tmp_33_reg_1092                |  11|   0|   12|          1|
    |tmp_37_reg_1175                |   1|   0|    1|          0|
    |tmp_5_reg_1069                 |   3|   0|    4|          1|
    |underflow_reg_1232             |   1|   0|    1|          0|
    |w_1_reg_1102                   |   3|   0|    3|          0|
    |w_reg_272                      |   3|   0|    3|          0|
    |weight_V_load_reg_1160         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 229|   0|  235|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_done                          | out |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|weight_V_address0                | out |   10|  ap_memory |        weight_V        |     array    |
|weight_V_ce0                     | out |    1|  ap_memory |        weight_V        |     array    |
|weight_V_q0                      |  in |    8|  ap_memory |        weight_V        |     array    |
|bias_V_address0                  | out |    7|  ap_memory |         bias_V         |     array    |
|bias_V_ce0                       | out |    1|  ap_memory |         bias_V         |     array    |
|bias_V_q0                        |  in |    8|  ap_memory |         bias_V         |     array    |
|output_V_address0                | out |   12|  ap_memory |        output_V        |     array    |
|output_V_ce0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                      | out |    8|  ap_memory |        output_V        |     array    |
|ShuffleConvs_2_Downs_7_address0  | out |   11|  ap_memory | ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_7_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_7_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_6_address0  | out |   11|  ap_memory | ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_6_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_6_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_5_address0  | out |   11|  ap_memory | ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_5_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_5_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_4_address0  | out |   11|  ap_memory | ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_4_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_4_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_3_address0  | out |   11|  ap_memory | ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_3_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_3_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_2_address0  | out |   11|  ap_memory | ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_2_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_2_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_1_address0  | out |   11|  ap_memory | ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_1_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_1_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_address0    | out |   11|  ap_memory |  ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_ce0         | out |    1|  ap_memory |  ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_q0          |  in |    8|  ap_memory |  ShuffleConvs_2_Downs  |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

