{"vcs1":{"timestamp_begin":1679291208.575472446, "rt":0.28, "ut":0.09, "st":0.09}}
{"vcselab":{"timestamp_begin":1679291208.887716505, "rt":0.26, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1679291209.172018538, "rt":0.24, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679291208.375343151}
{"VCS_COMP_START_TIME": 1679291208.375343151}
{"VCS_COMP_END_TIME": 1679291209.454262745}
{"VCS_USER_OPTIONS": "-sverilog -nc test.sv"}
{"vcs1": {"peak_mem": 336164}}
{"stitch_vcselab": {"peak_mem": 222560}}
