Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 17 12:43:40 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (7307)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: iRst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7307)
---------------------------------
 There are 7307 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.070        0.000                      0                 7399        0.049        0.000                      0                 7399        2.000        0.000                       0                  7313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         19.070        0.000                      0                 7399        0.209        0.000                      0                 7399       19.500        0.000                       0                  7309  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       19.082        0.000                      0                 7399        0.209        0.000                      0                 7399       19.500        0.000                       0                  7309  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         19.070        0.000                      0                 7399        0.049        0.000                      0                 7399  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       19.070        0.000                      0                 7399        0.049        0.000                      0                 7399  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.070ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.776ns  (logic 1.362ns (6.556%)  route 19.414ns (93.444%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.954    19.650    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.774 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][7]_i_1/O
                         net (fo=1, routed)           0.000    19.774    design_1_i/ScreenBufferMem_0/inst/rMem[344][7]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.529    38.360    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/C
                         clock pessimism              0.567    38.927    
                         clock uncertainty           -0.160    38.766    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.077    38.843    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                         -19.774    
  -------------------------------------------------------------------
                         slack                                 19.070    

Slack (MET) :             19.093ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.701ns  (logic 1.362ns (6.579%)  route 19.339ns (93.421%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.356 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.879    19.575    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I2_O)        0.124    19.699 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][0]_i_1/O
                         net (fo=1, routed)           0.000    19.699    design_1_i/ScreenBufferMem_0/inst/rMem[344][0]_i_1_n_0
    SLICE_X55Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.525    38.356    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/C
                         clock pessimism              0.567    38.923    
                         clock uncertainty           -0.160    38.762    
    SLICE_X55Y80         FDRE (Setup_fdre_C_D)        0.029    38.791    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                 19.093    

Slack (MET) :             19.312ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.489ns  (logic 1.362ns (6.647%)  route 19.127ns (93.353%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.667    19.363    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.487 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][2]_i_1/O
                         net (fo=1, routed)           0.000    19.487    design_1_i/ScreenBufferMem_0/inst/rMem[344][2]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.530    38.361    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/C
                         clock pessimism              0.567    38.928    
                         clock uncertainty           -0.160    38.767    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.032    38.799    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -19.487    
  -------------------------------------------------------------------
                         slack                                 19.312    

Slack (MET) :             19.326ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.518ns  (logic 1.362ns (6.638%)  route 19.156ns (93.362%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.696    19.392    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.516 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][8]_i_1/O
                         net (fo=1, routed)           0.000    19.516    design_1_i/ScreenBufferMem_0/inst/rMem[344][8]_i_1_n_0
    SLICE_X58Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X58Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)        0.079    38.842    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]
  -------------------------------------------------------------------
                         required time                         38.842    
                         arrival time                         -19.516    
  -------------------------------------------------------------------
                         slack                                 19.326    

Slack (MET) :             19.456ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.341ns  (logic 1.362ns (6.696%)  route 18.979ns (93.304%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.519    19.215    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X55Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.339 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][1]_i_1/O
                         net (fo=1, routed)           0.000    19.339    design_1_i/ScreenBufferMem_0/inst/rMem[344][1]_i_1_n_0
    SLICE_X55Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -19.339    
  -------------------------------------------------------------------
                         slack                                 19.456    

Slack (MET) :             19.753ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.049ns  (logic 1.362ns (6.793%)  route 18.687ns (93.207%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.362 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.227    18.923    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.047 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][3]_i_1/O
                         net (fo=1, routed)           0.000    19.047    design_1_i/ScreenBufferMem_0/inst/rMem[344][3]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.531    38.362    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/C
                         clock pessimism              0.567    38.929    
                         clock uncertainty           -0.160    38.768    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)        0.031    38.799    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -19.047    
  -------------------------------------------------------------------
                         slack                                 19.753    

Slack (MET) :             19.761ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.036ns  (logic 1.362ns (6.798%)  route 18.674ns (93.202%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.214    18.910    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.034 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][9]_i_1/O
                         net (fo=1, routed)           0.000    19.034    design_1_i/ScreenBufferMem_0/inst/rMem[344][9]_i_1_n_0
    SLICE_X56Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X56Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X56Y79         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -19.034    
  -------------------------------------------------------------------
                         slack                                 19.761    

Slack (MET) :             19.971ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.826ns  (logic 1.362ns (6.870%)  route 18.464ns (93.130%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.003    18.699    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.823 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][6]_i_1/O
                         net (fo=1, routed)           0.000    18.823    design_1_i/ScreenBufferMem_0/inst/rMem[344][6]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 19.971    

Slack (MET) :             20.042ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 1.362ns (6.893%)  route 18.396ns (93.107%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          7.935    18.632    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.756 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][5]_i_1/O
                         net (fo=1, routed)           0.000    18.756    design_1_i/ScreenBufferMem_0/inst/rMem[344][5]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.529    38.360    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/C
                         clock pessimism              0.567    38.927    
                         clock uncertainty           -0.160    38.766    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.031    38.797    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]
  -------------------------------------------------------------------
                         required time                         38.797    
                         arrival time                         -18.756    
  -------------------------------------------------------------------
                         slack                                 20.042    

Slack (MET) :             20.203ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.594ns  (logic 1.362ns (6.951%)  route 18.232ns (93.049%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          7.771    18.467    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I2_O)        0.124    18.591 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][11]_i_1/O
                         net (fo=1, routed)           0.000    18.591    design_1_i/ScreenBufferMem_0/inst/rMem[344][11]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                 20.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[392][8]
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[392][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[392][8]_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
                         clock pessimism              0.239    -0.649    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.091    -0.558    design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/Q
                         net (fo=2, routed)           0.114    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[374][6]
    SLICE_X59Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.362 r  design_1_i/ScreenBufferMem_0/inst/rMem[374][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem[374][6]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
                         clock pessimism              0.240    -0.662    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/Q
                         net (fo=2, routed)           0.114    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[375][9]
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[375][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[375][9]_i_1_n_0
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.838    -0.902    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
                         clock pessimism              0.241    -0.660    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.091    -0.569    design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[115][4]
    SLICE_X83Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[115][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[115][4]_i_1_n_0
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.850    -0.890    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X83Y32         FDRE (Hold_fdre_C_D)         0.091    -0.558    design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/Q
                         net (fo=2, routed)           0.114    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[336][6]
    SLICE_X61Y77         LUT4 (Prop_lut4_I2_O)        0.045    -0.362 r  design_1_i/ScreenBufferMem_0/inst/rMem[336][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem[336][6]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.835    -0.905    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
                         clock pessimism              0.242    -0.662    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.567    -0.664    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/Q
                         net (fo=2, routed)           0.115    -0.408    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[372][1]
    SLICE_X55Y70         LUT5 (Prop_lut5_I4_O)        0.045    -0.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[372][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    design_1_i/ScreenBufferMem_0/inst/rMem[372][1]_i_1_n_0
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.834    -0.906    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
                         clock pessimism              0.241    -0.664    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.091    -0.573    design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.604    -0.627    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/Q
                         net (fo=2, routed)           0.115    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[550][8]
    SLICE_X105Y65        LUT6 (Prop_lut6_I5_O)        0.045    -0.326 r  design_1_i/ScreenBufferMem_0/inst/rMem[550][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    design_1_i/ScreenBufferMem_0/inst/rMem[550][8]_i_1_n_0
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.873    -0.867    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
                         clock pessimism              0.239    -0.627    
    SLICE_X105Y65        FDRE (Hold_fdre_C_D)         0.091    -0.536    design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.604    -0.628    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/Q
                         net (fo=2, routed)           0.117    -0.369    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[13][2]
    SLICE_X97Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.324 r  design_1_i/ScreenBufferMem_0/inst/rMem[13][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    design_1_i/ScreenBufferMem_0/inst/rMem[13][2]_i_1_n_0
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.872    -0.868    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X97Y29         FDRE (Hold_fdre_C_D)         0.092    -0.536    design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.542    -0.689    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.548 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/Q
                         net (fo=2, routed)           0.117    -0.431    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[329][3]
    SLICE_X51Y71         LUT3 (Prop_lut3_I1_O)        0.045    -0.386 r  design_1_i/ScreenBufferMem_0/inst/rMem[329][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    design_1_i/ScreenBufferMem_0/inst/rMem[329][3]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.808    -0.932    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
                         clock pessimism              0.242    -0.689    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.092    -0.597    design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.605    -0.627    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/Q
                         net (fo=2, routed)           0.117    -0.368    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[46][8]
    SLICE_X97Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.323 r  design_1_i/ScreenBufferMem_0/inst/rMem[46][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    design_1_i/ScreenBufferMem_0/inst/rMem[46][8]_i_1_n_0
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.873    -0.867    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X97Y19         FDRE (Hold_fdre_C_D)         0.092    -0.535    design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[247][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[247][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[248][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y17     design_1_i/ScreenBufferMem_0/inst/rMem_reg[32][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y17     design_1_i/ScreenBufferMem_0/inst/rMem_reg[32][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y19     design_1_i/ScreenBufferMem_0/inst/rMem_reg[32][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y50    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[248][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[249][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y16     design_1_i/ScreenBufferMem_0/inst/rMem_reg[24][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.082ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.776ns  (logic 1.362ns (6.556%)  route 19.414ns (93.444%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.954    19.650    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.774 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][7]_i_1/O
                         net (fo=1, routed)           0.000    19.774    design_1_i/ScreenBufferMem_0/inst/rMem[344][7]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.529    38.360    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/C
                         clock pessimism              0.567    38.927    
                         clock uncertainty           -0.147    38.779    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.077    38.856    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                         -19.774    
  -------------------------------------------------------------------
                         slack                                 19.082    

Slack (MET) :             19.105ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.701ns  (logic 1.362ns (6.579%)  route 19.339ns (93.421%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.356 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.879    19.575    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I2_O)        0.124    19.699 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][0]_i_1/O
                         net (fo=1, routed)           0.000    19.699    design_1_i/ScreenBufferMem_0/inst/rMem[344][0]_i_1_n_0
    SLICE_X55Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.525    38.356    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/C
                         clock pessimism              0.567    38.923    
                         clock uncertainty           -0.147    38.775    
    SLICE_X55Y80         FDRE (Setup_fdre_C_D)        0.029    38.804    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]
  -------------------------------------------------------------------
                         required time                         38.804    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                 19.105    

Slack (MET) :             19.325ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.489ns  (logic 1.362ns (6.647%)  route 19.127ns (93.353%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.667    19.363    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.487 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][2]_i_1/O
                         net (fo=1, routed)           0.000    19.487    design_1_i/ScreenBufferMem_0/inst/rMem[344][2]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.530    38.361    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/C
                         clock pessimism              0.567    38.928    
                         clock uncertainty           -0.147    38.780    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.032    38.812    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]
  -------------------------------------------------------------------
                         required time                         38.812    
                         arrival time                         -19.487    
  -------------------------------------------------------------------
                         slack                                 19.325    

Slack (MET) :             19.339ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.518ns  (logic 1.362ns (6.638%)  route 19.156ns (93.362%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.696    19.392    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.516 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][8]_i_1/O
                         net (fo=1, routed)           0.000    19.516    design_1_i/ScreenBufferMem_0/inst/rMem[344][8]_i_1_n_0
    SLICE_X58Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X58Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.147    38.776    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)        0.079    38.855    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                         -19.516    
  -------------------------------------------------------------------
                         slack                                 19.339    

Slack (MET) :             19.469ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.341ns  (logic 1.362ns (6.696%)  route 18.979ns (93.304%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.519    19.215    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X55Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.339 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][1]_i_1/O
                         net (fo=1, routed)           0.000    19.339    design_1_i/ScreenBufferMem_0/inst/rMem[344][1]_i_1_n_0
    SLICE_X55Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.147    38.776    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)        0.031    38.807    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                         -19.339    
  -------------------------------------------------------------------
                         slack                                 19.469    

Slack (MET) :             19.766ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.049ns  (logic 1.362ns (6.793%)  route 18.687ns (93.207%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.362 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.227    18.923    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.047 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][3]_i_1/O
                         net (fo=1, routed)           0.000    19.047    design_1_i/ScreenBufferMem_0/inst/rMem[344][3]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.531    38.362    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/C
                         clock pessimism              0.567    38.929    
                         clock uncertainty           -0.147    38.781    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)        0.031    38.812    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]
  -------------------------------------------------------------------
                         required time                         38.812    
                         arrival time                         -19.047    
  -------------------------------------------------------------------
                         slack                                 19.766    

Slack (MET) :             19.773ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.036ns  (logic 1.362ns (6.798%)  route 18.674ns (93.202%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.214    18.910    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.034 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][9]_i_1/O
                         net (fo=1, routed)           0.000    19.034    design_1_i/ScreenBufferMem_0/inst/rMem[344][9]_i_1_n_0
    SLICE_X56Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X56Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.147    38.776    
    SLICE_X56Y79         FDRE (Setup_fdre_C_D)        0.031    38.807    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                         -19.034    
  -------------------------------------------------------------------
                         slack                                 19.773    

Slack (MET) :             19.984ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.826ns  (logic 1.362ns (6.870%)  route 18.464ns (93.130%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.003    18.699    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.823 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][6]_i_1/O
                         net (fo=1, routed)           0.000    18.823    design_1_i/ScreenBufferMem_0/inst/rMem[344][6]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.147    38.776    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)        0.031    38.807    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 19.984    

Slack (MET) :             20.055ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 1.362ns (6.893%)  route 18.396ns (93.107%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          7.935    18.632    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.756 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][5]_i_1/O
                         net (fo=1, routed)           0.000    18.756    design_1_i/ScreenBufferMem_0/inst/rMem[344][5]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.529    38.360    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/C
                         clock pessimism              0.567    38.927    
                         clock uncertainty           -0.147    38.779    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.031    38.810    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -18.756    
  -------------------------------------------------------------------
                         slack                                 20.055    

Slack (MET) :             20.216ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.594ns  (logic 1.362ns (6.951%)  route 18.232ns (93.049%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          7.771    18.467    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I2_O)        0.124    18.591 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][11]_i_1/O
                         net (fo=1, routed)           0.000    18.591    design_1_i/ScreenBufferMem_0/inst/rMem[344][11]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.147    38.776    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)        0.031    38.807    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]
  -------------------------------------------------------------------
                         required time                         38.807    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                 20.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[392][8]
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[392][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[392][8]_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
                         clock pessimism              0.239    -0.649    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.091    -0.558    design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/Q
                         net (fo=2, routed)           0.114    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[374][6]
    SLICE_X59Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.362 r  design_1_i/ScreenBufferMem_0/inst/rMem[374][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem[374][6]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
                         clock pessimism              0.240    -0.662    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/Q
                         net (fo=2, routed)           0.114    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[375][9]
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[375][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[375][9]_i_1_n_0
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.838    -0.902    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
                         clock pessimism              0.241    -0.660    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.091    -0.569    design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[115][4]
    SLICE_X83Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[115][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[115][4]_i_1_n_0
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.850    -0.890    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X83Y32         FDRE (Hold_fdre_C_D)         0.091    -0.558    design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/Q
                         net (fo=2, routed)           0.114    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[336][6]
    SLICE_X61Y77         LUT4 (Prop_lut4_I2_O)        0.045    -0.362 r  design_1_i/ScreenBufferMem_0/inst/rMem[336][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem[336][6]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.835    -0.905    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
                         clock pessimism              0.242    -0.662    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.091    -0.571    design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.567    -0.664    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/Q
                         net (fo=2, routed)           0.115    -0.408    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[372][1]
    SLICE_X55Y70         LUT5 (Prop_lut5_I4_O)        0.045    -0.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[372][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    design_1_i/ScreenBufferMem_0/inst/rMem[372][1]_i_1_n_0
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.834    -0.906    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
                         clock pessimism              0.241    -0.664    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.091    -0.573    design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.604    -0.627    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/Q
                         net (fo=2, routed)           0.115    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[550][8]
    SLICE_X105Y65        LUT6 (Prop_lut6_I5_O)        0.045    -0.326 r  design_1_i/ScreenBufferMem_0/inst/rMem[550][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    design_1_i/ScreenBufferMem_0/inst/rMem[550][8]_i_1_n_0
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.873    -0.867    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
                         clock pessimism              0.239    -0.627    
    SLICE_X105Y65        FDRE (Hold_fdre_C_D)         0.091    -0.536    design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.604    -0.628    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/Q
                         net (fo=2, routed)           0.117    -0.369    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[13][2]
    SLICE_X97Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.324 r  design_1_i/ScreenBufferMem_0/inst/rMem[13][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    design_1_i/ScreenBufferMem_0/inst/rMem[13][2]_i_1_n_0
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.872    -0.868    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X97Y29         FDRE (Hold_fdre_C_D)         0.092    -0.536    design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.542    -0.689    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.548 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/Q
                         net (fo=2, routed)           0.117    -0.431    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[329][3]
    SLICE_X51Y71         LUT3 (Prop_lut3_I1_O)        0.045    -0.386 r  design_1_i/ScreenBufferMem_0/inst/rMem[329][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    design_1_i/ScreenBufferMem_0/inst/rMem[329][3]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.808    -0.932    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
                         clock pessimism              0.242    -0.689    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.092    -0.597    design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.605    -0.627    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/Q
                         net (fo=2, routed)           0.117    -0.368    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[46][8]
    SLICE_X97Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.323 r  design_1_i/ScreenBufferMem_0/inst/rMem[46][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    design_1_i/ScreenBufferMem_0/inst/rMem[46][8]_i_1_n_0
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.873    -0.867    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X97Y19         FDRE (Hold_fdre_C_D)         0.092    -0.535    design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y30     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y28     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[163][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y33     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y31     design_1_i/ScreenBufferMem_0/inst/rMem_reg[164][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y29     design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[247][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[247][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y44     design_1_i/ScreenBufferMem_0/inst/rMem_reg[248][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y17     design_1_i/ScreenBufferMem_0/inst/rMem_reg[32][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y17     design_1_i/ScreenBufferMem_0/inst/rMem_reg[32][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X97Y19     design_1_i/ScreenBufferMem_0/inst/rMem_reg[32][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y50    design_1_i/ScreenBufferMem_0/inst/rMem_reg[579][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[248][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y43     design_1_i/ScreenBufferMem_0/inst/rMem_reg[249][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y16     design_1_i/ScreenBufferMem_0/inst/rMem_reg[24][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.070ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.776ns  (logic 1.362ns (6.556%)  route 19.414ns (93.444%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.954    19.650    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.774 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][7]_i_1/O
                         net (fo=1, routed)           0.000    19.774    design_1_i/ScreenBufferMem_0/inst/rMem[344][7]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.529    38.360    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/C
                         clock pessimism              0.567    38.927    
                         clock uncertainty           -0.160    38.766    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.077    38.843    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                         -19.774    
  -------------------------------------------------------------------
                         slack                                 19.070    

Slack (MET) :             19.093ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.701ns  (logic 1.362ns (6.579%)  route 19.339ns (93.421%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.356 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.879    19.575    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I2_O)        0.124    19.699 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][0]_i_1/O
                         net (fo=1, routed)           0.000    19.699    design_1_i/ScreenBufferMem_0/inst/rMem[344][0]_i_1_n_0
    SLICE_X55Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.525    38.356    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/C
                         clock pessimism              0.567    38.923    
                         clock uncertainty           -0.160    38.762    
    SLICE_X55Y80         FDRE (Setup_fdre_C_D)        0.029    38.791    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                 19.093    

Slack (MET) :             19.312ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.489ns  (logic 1.362ns (6.647%)  route 19.127ns (93.353%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.667    19.363    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.487 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][2]_i_1/O
                         net (fo=1, routed)           0.000    19.487    design_1_i/ScreenBufferMem_0/inst/rMem[344][2]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.530    38.361    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/C
                         clock pessimism              0.567    38.928    
                         clock uncertainty           -0.160    38.767    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.032    38.799    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -19.487    
  -------------------------------------------------------------------
                         slack                                 19.312    

Slack (MET) :             19.326ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.518ns  (logic 1.362ns (6.638%)  route 19.156ns (93.362%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.696    19.392    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.516 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][8]_i_1/O
                         net (fo=1, routed)           0.000    19.516    design_1_i/ScreenBufferMem_0/inst/rMem[344][8]_i_1_n_0
    SLICE_X58Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X58Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)        0.079    38.842    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]
  -------------------------------------------------------------------
                         required time                         38.842    
                         arrival time                         -19.516    
  -------------------------------------------------------------------
                         slack                                 19.326    

Slack (MET) :             19.456ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.341ns  (logic 1.362ns (6.696%)  route 18.979ns (93.304%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.519    19.215    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X55Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.339 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][1]_i_1/O
                         net (fo=1, routed)           0.000    19.339    design_1_i/ScreenBufferMem_0/inst/rMem[344][1]_i_1_n_0
    SLICE_X55Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -19.339    
  -------------------------------------------------------------------
                         slack                                 19.456    

Slack (MET) :             19.753ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.049ns  (logic 1.362ns (6.793%)  route 18.687ns (93.207%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.362 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.227    18.923    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.047 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][3]_i_1/O
                         net (fo=1, routed)           0.000    19.047    design_1_i/ScreenBufferMem_0/inst/rMem[344][3]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.531    38.362    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/C
                         clock pessimism              0.567    38.929    
                         clock uncertainty           -0.160    38.768    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)        0.031    38.799    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -19.047    
  -------------------------------------------------------------------
                         slack                                 19.753    

Slack (MET) :             19.761ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.036ns  (logic 1.362ns (6.798%)  route 18.674ns (93.202%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.214    18.910    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.034 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][9]_i_1/O
                         net (fo=1, routed)           0.000    19.034    design_1_i/ScreenBufferMem_0/inst/rMem[344][9]_i_1_n_0
    SLICE_X56Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X56Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X56Y79         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -19.034    
  -------------------------------------------------------------------
                         slack                                 19.761    

Slack (MET) :             19.971ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.826ns  (logic 1.362ns (6.870%)  route 18.464ns (93.130%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.003    18.699    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.823 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][6]_i_1/O
                         net (fo=1, routed)           0.000    18.823    design_1_i/ScreenBufferMem_0/inst/rMem[344][6]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 19.971    

Slack (MET) :             20.042ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 1.362ns (6.893%)  route 18.396ns (93.107%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          7.935    18.632    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.756 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][5]_i_1/O
                         net (fo=1, routed)           0.000    18.756    design_1_i/ScreenBufferMem_0/inst/rMem[344][5]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.529    38.360    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/C
                         clock pessimism              0.567    38.927    
                         clock uncertainty           -0.160    38.766    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.031    38.797    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]
  -------------------------------------------------------------------
                         required time                         38.797    
                         arrival time                         -18.756    
  -------------------------------------------------------------------
                         slack                                 20.042    

Slack (MET) :             20.203ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.594ns  (logic 1.362ns (6.951%)  route 18.232ns (93.049%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          7.771    18.467    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I2_O)        0.124    18.591 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][11]_i_1/O
                         net (fo=1, routed)           0.000    18.591    design_1_i/ScreenBufferMem_0/inst/rMem[344][11]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                 20.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[392][8]
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[392][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[392][8]_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
                         clock pessimism              0.239    -0.649    
                         clock uncertainty            0.160    -0.488    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.091    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/Q
                         net (fo=2, routed)           0.114    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[374][6]
    SLICE_X59Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.362 r  design_1_i/ScreenBufferMem_0/inst/rMem[374][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem[374][6]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
                         clock pessimism              0.240    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/Q
                         net (fo=2, routed)           0.114    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[375][9]
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[375][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[375][9]_i_1_n_0
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.838    -0.902    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
                         clock pessimism              0.241    -0.660    
                         clock uncertainty            0.160    -0.500    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.091    -0.409    design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[115][4]
    SLICE_X83Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[115][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[115][4]_i_1_n_0
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.850    -0.890    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.160    -0.488    
    SLICE_X83Y32         FDRE (Hold_fdre_C_D)         0.091    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/Q
                         net (fo=2, routed)           0.114    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[336][6]
    SLICE_X61Y77         LUT4 (Prop_lut4_I2_O)        0.045    -0.362 r  design_1_i/ScreenBufferMem_0/inst/rMem[336][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem[336][6]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.835    -0.905    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
                         clock pessimism              0.242    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.567    -0.664    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/Q
                         net (fo=2, routed)           0.115    -0.408    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[372][1]
    SLICE_X55Y70         LUT5 (Prop_lut5_I4_O)        0.045    -0.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[372][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    design_1_i/ScreenBufferMem_0/inst/rMem[372][1]_i_1_n_0
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.834    -0.906    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
                         clock pessimism              0.241    -0.664    
                         clock uncertainty            0.160    -0.504    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.091    -0.413    design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.604    -0.627    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/Q
                         net (fo=2, routed)           0.115    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[550][8]
    SLICE_X105Y65        LUT6 (Prop_lut6_I5_O)        0.045    -0.326 r  design_1_i/ScreenBufferMem_0/inst/rMem[550][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    design_1_i/ScreenBufferMem_0/inst/rMem[550][8]_i_1_n_0
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.873    -0.867    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
                         clock pessimism              0.239    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X105Y65        FDRE (Hold_fdre_C_D)         0.091    -0.376    design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.604    -0.628    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/Q
                         net (fo=2, routed)           0.117    -0.369    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[13][2]
    SLICE_X97Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.324 r  design_1_i/ScreenBufferMem_0/inst/rMem[13][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    design_1_i/ScreenBufferMem_0/inst/rMem[13][2]_i_1_n_0
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.872    -0.868    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.160    -0.467    
    SLICE_X97Y29         FDRE (Hold_fdre_C_D)         0.092    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.542    -0.689    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.548 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/Q
                         net (fo=2, routed)           0.117    -0.431    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[329][3]
    SLICE_X51Y71         LUT3 (Prop_lut3_I1_O)        0.045    -0.386 r  design_1_i/ScreenBufferMem_0/inst/rMem[329][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    design_1_i/ScreenBufferMem_0/inst/rMem[329][3]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.808    -0.932    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
                         clock pessimism              0.242    -0.689    
                         clock uncertainty            0.160    -0.529    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.092    -0.437    design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.605    -0.627    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/Q
                         net (fo=2, routed)           0.117    -0.368    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[46][8]
    SLICE_X97Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.323 r  design_1_i/ScreenBufferMem_0/inst/rMem[46][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    design_1_i/ScreenBufferMem_0/inst/rMem[46][8]_i_1_n_0
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.873    -0.867    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.160    -0.466    
    SLICE_X97Y19         FDRE (Hold_fdre_C_D)         0.092    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.070ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.776ns  (logic 1.362ns (6.556%)  route 19.414ns (93.444%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.954    19.650    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.774 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][7]_i_1/O
                         net (fo=1, routed)           0.000    19.774    design_1_i/ScreenBufferMem_0/inst/rMem[344][7]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.529    38.360    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X62Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]/C
                         clock pessimism              0.567    38.927    
                         clock uncertainty           -0.160    38.766    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.077    38.843    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][7]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                         -19.774    
  -------------------------------------------------------------------
                         slack                                 19.070    

Slack (MET) :             19.093ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.701ns  (logic 1.362ns (6.579%)  route 19.339ns (93.421%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 38.356 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.879    19.575    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I2_O)        0.124    19.699 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][0]_i_1/O
                         net (fo=1, routed)           0.000    19.699    design_1_i/ScreenBufferMem_0/inst/rMem[344][0]_i_1_n_0
    SLICE_X55Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.525    38.356    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y80         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]/C
                         clock pessimism              0.567    38.923    
                         clock uncertainty           -0.160    38.762    
    SLICE_X55Y80         FDRE (Setup_fdre_C_D)        0.029    38.791    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][0]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                 19.093    

Slack (MET) :             19.312ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.489ns  (logic 1.362ns (6.647%)  route 19.127ns (93.353%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.667    19.363    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.487 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][2]_i_1/O
                         net (fo=1, routed)           0.000    19.487    design_1_i/ScreenBufferMem_0/inst/rMem[344][2]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.530    38.361    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]/C
                         clock pessimism              0.567    38.928    
                         clock uncertainty           -0.160    38.767    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.032    38.799    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][2]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -19.487    
  -------------------------------------------------------------------
                         slack                                 19.312    

Slack (MET) :             19.326ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.518ns  (logic 1.362ns (6.638%)  route 19.156ns (93.362%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.696    19.392    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.516 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][8]_i_1/O
                         net (fo=1, routed)           0.000    19.516    design_1_i/ScreenBufferMem_0/inst/rMem[344][8]_i_1_n_0
    SLICE_X58Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X58Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)        0.079    38.842    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][8]
  -------------------------------------------------------------------
                         required time                         38.842    
                         arrival time                         -19.516    
  -------------------------------------------------------------------
                         slack                                 19.326    

Slack (MET) :             19.456ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.341ns  (logic 1.362ns (6.696%)  route 18.979ns (93.304%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.519    19.215    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X55Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.339 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][1]_i_1/O
                         net (fo=1, routed)           0.000    19.339    design_1_i/ScreenBufferMem_0/inst/rMem[344][1]_i_1_n_0
    SLICE_X55Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][1]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -19.339    
  -------------------------------------------------------------------
                         slack                                 19.456    

Slack (MET) :             19.753ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.049ns  (logic 1.362ns (6.793%)  route 18.687ns (93.207%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.362 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.227    18.923    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X65Y81         LUT5 (Prop_lut5_I2_O)        0.124    19.047 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][3]_i_1/O
                         net (fo=1, routed)           0.000    19.047    design_1_i/ScreenBufferMem_0/inst/rMem[344][3]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.531    38.362    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y81         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]/C
                         clock pessimism              0.567    38.929    
                         clock uncertainty           -0.160    38.768    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)        0.031    38.799    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][3]
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                         -19.047    
  -------------------------------------------------------------------
                         slack                                 19.753    

Slack (MET) :             19.761ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.036ns  (logic 1.362ns (6.798%)  route 18.674ns (93.202%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.214    18.910    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.034 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][9]_i_1/O
                         net (fo=1, routed)           0.000    19.034    design_1_i/ScreenBufferMem_0/inst/rMem[344][9]_i_1_n_0
    SLICE_X56Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X56Y79         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X56Y79         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][9]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -19.034    
  -------------------------------------------------------------------
                         slack                                 19.761    

Slack (MET) :             19.971ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.826ns  (logic 1.362ns (6.870%)  route 18.464ns (93.130%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          8.003    18.699    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.823 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][6]_i_1/O
                         net (fo=1, routed)           0.000    18.823    design_1_i/ScreenBufferMem_0/inst/rMem[344][6]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][6]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 19.971    

Slack (MET) :             20.042ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.758ns  (logic 1.362ns (6.893%)  route 18.396ns (93.107%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          7.935    18.632    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.124    18.756 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][5]_i_1/O
                         net (fo=1, routed)           0.000    18.756    design_1_i/ScreenBufferMem_0/inst/rMem[344][5]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.529    38.360    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y78         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]/C
                         clock pessimism              0.567    38.927    
                         clock uncertainty           -0.160    38.766    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.031    38.797    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][5]
  -------------------------------------------------------------------
                         required time                         38.797    
                         arrival time                         -18.756    
  -------------------------------------------------------------------
                         slack                                 20.042    

Slack (MET) :             20.203ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.594ns  (logic 1.362ns (6.951%)  route 18.232ns (93.049%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 38.357 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.714    -1.002    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X88Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q
                         net (fo=8, routed)           0.853     0.306    design_1_i/num_capture_4bit_0/inst/A[4]
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.124     0.430 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.430    design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0_i_2_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     0.782 r  design_1_i/num_capture_4bit_0/inst/oAddr[2]_INST_0/O[3]
                         net (fo=289, routed)         9.608    10.390    design_1_i/ScreenBufferMem_0/inst/iAddrB[5]
    SLICE_X103Y43        LUT2 (Prop_lut2_I0_O)        0.306    10.696 r  design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3/O
                         net (fo=84, routed)          7.771    18.467    design_1_i/ScreenBufferMem_0/inst/rMem[91][11]_i_3_n_0
    SLICE_X65Y76         LUT5 (Prop_lut5_I2_O)        0.124    18.591 r  design_1_i/ScreenBufferMem_0/inst/rMem[344][11]_i_1/O
                         net (fo=1, routed)           0.000    18.591    design_1_i/ScreenBufferMem_0/inst/rMem[344][11]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        1.526    38.357    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y76         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]/C
                         clock pessimism              0.567    38.924    
                         clock uncertainty           -0.160    38.763    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)        0.031    38.794    design_1_i/ScreenBufferMem_0/inst/rMem_reg[344][11]
  -------------------------------------------------------------------
                         required time                         38.794    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                 20.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[392][8]
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[392][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[392][8]_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.852    -0.888    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y45         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]/C
                         clock pessimism              0.239    -0.649    
                         clock uncertainty            0.160    -0.488    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.091    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg[392][8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/Q
                         net (fo=2, routed)           0.114    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[374][6]
    SLICE_X59Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.362 r  design_1_i/ScreenBufferMem_0/inst/rMem[374][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem[374][6]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.837    -0.903    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X59Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]/C
                         clock pessimism              0.240    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[374][6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.571    -0.660    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/Q
                         net (fo=2, routed)           0.114    -0.405    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[375][9]
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.360 r  design_1_i/ScreenBufferMem_0/inst/rMem[375][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    design_1_i/ScreenBufferMem_0/inst/rMem[375][9]_i_1_n_0
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.838    -0.902    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y69         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]/C
                         clock pessimism              0.241    -0.660    
                         clock uncertainty            0.160    -0.500    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.091    -0.409    design_1_i/ScreenBufferMem_0/inst/rMem_reg[375][9]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.583    -0.649    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/Q
                         net (fo=2, routed)           0.114    -0.393    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[115][4]
    SLICE_X83Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.348 r  design_1_i/ScreenBufferMem_0/inst/rMem[115][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    design_1_i/ScreenBufferMem_0/inst/rMem[115][4]_i_1_n_0
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.850    -0.890    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y32         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.160    -0.488    
    SLICE_X83Y32         FDRE (Hold_fdre_C_D)         0.091    -0.397    design_1_i/ScreenBufferMem_0/inst/rMem_reg[115][4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.569    -0.662    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/Q
                         net (fo=2, routed)           0.114    -0.407    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[336][6]
    SLICE_X61Y77         LUT4 (Prop_lut4_I2_O)        0.045    -0.362 r  design_1_i/ScreenBufferMem_0/inst/rMem[336][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    design_1_i/ScreenBufferMem_0/inst/rMem[336][6]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.835    -0.905    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X61Y77         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]/C
                         clock pessimism              0.242    -0.662    
                         clock uncertainty            0.160    -0.502    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.091    -0.411    design_1_i/ScreenBufferMem_0/inst/rMem_reg[336][6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.567    -0.664    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/Q
                         net (fo=2, routed)           0.115    -0.408    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[372][1]
    SLICE_X55Y70         LUT5 (Prop_lut5_I4_O)        0.045    -0.363 r  design_1_i/ScreenBufferMem_0/inst/rMem[372][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    design_1_i/ScreenBufferMem_0/inst/rMem[372][1]_i_1_n_0
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.834    -0.906    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X55Y70         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]/C
                         clock pessimism              0.241    -0.664    
                         clock uncertainty            0.160    -0.504    
    SLICE_X55Y70         FDRE (Hold_fdre_C_D)         0.091    -0.413    design_1_i/ScreenBufferMem_0/inst/rMem_reg[372][1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.604    -0.627    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/Q
                         net (fo=2, routed)           0.115    -0.371    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[550][8]
    SLICE_X105Y65        LUT6 (Prop_lut6_I5_O)        0.045    -0.326 r  design_1_i/ScreenBufferMem_0/inst/rMem[550][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    design_1_i/ScreenBufferMem_0/inst/rMem[550][8]_i_1_n_0
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.873    -0.867    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X105Y65        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]/C
                         clock pessimism              0.239    -0.627    
                         clock uncertainty            0.160    -0.467    
    SLICE_X105Y65        FDRE (Hold_fdre_C_D)         0.091    -0.376    design_1_i/ScreenBufferMem_0/inst/rMem_reg[550][8]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.604    -0.628    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/Q
                         net (fo=2, routed)           0.117    -0.369    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[13][2]
    SLICE_X97Y29         LUT3 (Prop_lut3_I1_O)        0.045    -0.324 r  design_1_i/ScreenBufferMem_0/inst/rMem[13][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    design_1_i/ScreenBufferMem_0/inst/rMem[13][2]_i_1_n_0
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.872    -0.868    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y29         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.160    -0.467    
    SLICE_X97Y29         FDRE (Hold_fdre_C_D)         0.092    -0.375    design_1_i/ScreenBufferMem_0/inst/rMem_reg[13][2]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.542    -0.689    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.548 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/Q
                         net (fo=2, routed)           0.117    -0.431    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[329][3]
    SLICE_X51Y71         LUT3 (Prop_lut3_I1_O)        0.045    -0.386 r  design_1_i/ScreenBufferMem_0/inst/rMem[329][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.386    design_1_i/ScreenBufferMem_0/inst/rMem[329][3]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.808    -0.932    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X51Y71         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]/C
                         clock pessimism              0.242    -0.689    
                         clock uncertainty            0.160    -0.529    
    SLICE_X51Y71         FDRE (Hold_fdre_C_D)         0.092    -0.437    design_1_i/ScreenBufferMem_0/inst/rMem_reg[329][3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.605    -0.627    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/Q
                         net (fo=2, routed)           0.117    -0.368    design_1_i/ScreenBufferMem_0/inst/rMem_reg_n_0_[46][8]
    SLICE_X97Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.323 r  design_1_i/ScreenBufferMem_0/inst/rMem[46][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    design_1_i/ScreenBufferMem_0/inst/rMem[46][8]_i_1_n_0
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7307, routed)        0.873    -0.867    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X97Y19         FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.160    -0.466    
    SLICE_X97Y19         FDRE (Hold_fdre_C_D)         0.092    -0.374    design_1_i/ScreenBufferMem_0/inst/rMem_reg[46][8]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.051    





