#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Mar 30 10:21:23 2019
# Process ID: 23152
# Current directory: F:/Programdata/CNNPR/fpga/fpga.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: F:/Programdata/CNNPR/fpga/fpga.runs/synth_1/design_1_wrapper.vds
# Journal file: F:/Programdata/CNNPR/fpga/fpga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23640 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/common.vh:55]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/common.vh:67]
WARNING: [Synth 8-2611] redeclaration of ansi port M_AXI_ARADDR is not allowed [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:83]
WARNING: [Synth 8-2611] redeclaration of ansi port M_AXI_AWADDR is not allowed [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:84]
WARNING: [Synth 8-976] M_AXI_AWADDR has already been declared [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:84]
WARNING: [Synth 8-2654] second declaration of M_AXI_AWADDR ignored [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:84]
INFO: [Synth 8-994] M_AXI_AWADDR is declared here [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port rd_req is not allowed [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:108]
WARNING: [Synth 8-976] rd_ready has already been declared [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:112]
WARNING: [Synth 8-2654] second declaration of rd_ready ignored [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:112]
INFO: [Synth 8-994] rd_ready is declared here [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:87]
WARNING: [Synth 8-976] FCLK_CLK0 has already been declared [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:139]
WARNING: [Synth 8-2654] second declaration of FCLK_CLK0 ignored [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:139]
INFO: [Synth 8-994] FCLK_CLK0 is declared here [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:41]
WARNING: [Synth 8-976] FCLK_RESET0_N has already been declared [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:140]
WARNING: [Synth 8-2654] second declaration of FCLK_RESET0_N ignored [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:140]
INFO: [Synth 8-994] FCLK_RESET0_N is declared here [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 315.234 ; gain = 107.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:44]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:45]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:47]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:48]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:3]
	Parameter NUM_PE bound to: 4 - type: integer 
	Parameter NUM_PU bound to: 2 - type: integer 
	Parameter NUM_AXI bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter BASE_ADDR_W bound to: 32 - type: integer 
	Parameter OFFSET_ADDR_W bound to: 32 - type: integer 
	Parameter RD_LOOP_W bound to: 32 - type: integer 
	Parameter TX_SIZE_WIDTH bound to: 10 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter ROM_ADDR_W bound to: 2 - type: integer 
	Parameter ARUSER_W bound to: 2 - type: integer 
	Parameter RUSER_W bound to: 2 - type: integer 
	Parameter BUSER_W bound to: 2 - type: integer 
	Parameter AWUSER_W bound to: 2 - type: integer 
	Parameter WUSER_W bound to: 2 - type: integer 
	Parameter TID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_RD_BUFFER_W bound to: 6 - type: integer 
	Parameter WSTRB_W bound to: 8 - type: integer 
	Parameter PU_DATA_W bound to: 64 - type: integer 
	Parameter STREAM_PU_DATA_W bound to: 128 - type: integer 
	Parameter OUTBUF_DATA_W bound to: 128 - type: integer 
	Parameter AXI_OUT_DATA_W bound to: 128 - type: integer 
	Parameter PU_ID_W bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:83]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:84]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:85]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:86]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:87]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:106]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:108]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:110]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:112]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:113]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:114]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:115]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:116]
INFO: [Synth 8-638] synthesizing module 'axi_master_wrapper' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master_wrapper.v:3]
	Parameter NUM_PE bound to: 4 - type: integer 
	Parameter NUM_PU bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter BASE_ADDR_W bound to: 32 - type: integer 
	Parameter OFFSET_ADDR_W bound to: 32 - type: integer 
	Parameter RD_LOOP_W bound to: 32 - type: integer 
	Parameter TX_SIZE_WIDTH bound to: 10 - type: integer 
	Parameter D_TYPE_W bound to: 2 - type: integer 
	Parameter ROM_ADDR_W bound to: 2 - type: integer 
	Parameter TID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_RD_BUFFER_W bound to: 6 - type: integer 
	Parameter NUM_AXI bound to: 1 - type: integer 
	Parameter WSTRB_W bound to: 8 - type: integer 
	Parameter PU_DATA_W bound to: 64 - type: integer 
	Parameter OUTBUF_DATA_W bound to: 128 - type: integer 
	Parameter AXI_OUT_DATA_W bound to: 128 - type: integer 
	Parameter PU_ID_W bound to: 2 - type: integer 
	Parameter PU_PER_AXI bound to: 2 - type: integer 
	Parameter AXI_ID_W bound to: 0 - type: integer 
	Parameter AXI_PU_ID_W bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_master' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:3]
	Parameter NUM_PU bound to: 2 - type: integer 
	Parameter AXI_ID bound to: 0 - type: integer 
	Parameter TID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AWUSER_W bound to: 1 - type: integer 
	Parameter ARUSER_W bound to: 1 - type: integer 
	Parameter WUSER_W bound to: 1 - type: integer 
	Parameter RUSER_W bound to: 1 - type: integer 
	Parameter BUSER_W bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_READ_TARGET bound to: -65536 - type: integer 
	Parameter C_M_AXI_WRITE_TARGET bound to: -32768 - type: integer 
	Parameter TX_SIZE_WIDTH bound to: 10 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXI_RD_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_WR_BURST_LEN bound to: 16 - type: integer 
	Parameter WSTRB_W bound to: 8 - type: integer 
	Parameter NUM_PU_W bound to: 2 - type: integer 
	Parameter OUTBUF_DATA_W bound to: 128 - type: integer 
	Parameter C_WLEN_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter RD_RQ_WIDTH bound to: 42 - type: integer 
	Parameter WC_IDLE bound to: 0 - type: integer 
	Parameter WC_BUSY bound to: 1 - type: integer 
	Parameter WCHANNEL_REQ_W bound to: 6 - type: integer 
	Parameter AWC_IDLE bound to: 0 - type: integer 
	Parameter AWC_READ bound to: 1 - type: integer 
	Parameter AWCHANNEL_REQ_W bound to: 6 - type: integer 
	Parameter WRITE_BUF_ADDR_W bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:407]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:408]
INFO: [Synth 8-638] synthesizing module 'wburst_counter' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/wburst_counter.v:1]
	Parameter WBURST_COUNTER_LEN bound to: 16 - type: integer 
	Parameter WBURST_LEN bound to: 4 - type: integer 
	Parameter MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wburst_counter' (1#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/wburst_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:2]
	Parameter DATA_WIDTH bound to: 42 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter RAM_DEPTH bound to: 4 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_fwft' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo_fwft.v:2]
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:2]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter INIT bound to: 80'b01101001011011100110100101110100010111110111100000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (2#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:2]
INFO: [Synth 8-256] done synthesizing module 'fifo_fwft' (3#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo_fwft.v:2]
WARNING: [Synth 8-350] instance 'wchannel_req_buf' of module 'fifo_fwft' requires 9 connections, but only 8 given [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:761]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:2]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (3#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:2]
WARNING: [Synth 8-350] instance 'awchannel_req_buf' of module 'fifo' requires 9 connections, but only 8 given [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:864]
INFO: [Synth 8-638] synthesizing module 'counter' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/counter.v:2]
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/counter.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_fwft__parameterized0' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo_fwft.v:2]
	Parameter INIT bound to: 64'b0110100101101110011010010111010000101110011011010110100101100110 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 32 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized2' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:2]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter INIT bound to: 80'b01101001011011100110100101110100010111110111100000101110011011010110100101100110 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 32 - type: integer 
	Parameter INITIALIZE_FIFO bound to: no - type: string 
	Parameter TYPE bound to: MLAB - type: string 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized2' (4#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:2]
INFO: [Synth 8-256] done synthesizing module 'fifo_fwft__parameterized0' (4#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo_fwft.v:2]
INFO: [Synth 8-256] done synthesizing module 'axi_master' (5#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'wr_pu_id' does not match port width (2) of module 'axi_master' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master_wrapper.v:334]
WARNING: [Synth 8-350] instance 'u_axim' of module 'axi_master' requires 62 connections, but only 57 given [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master_wrapper.v:285]
INFO: [Synth 8-256] done synthesizing module 'axi_master_wrapper' (6#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master_wrapper.v:3]
WARNING: [Synth 8-3848] Net outbuf_empty in module/entity pl_mem_controller does not have driver. [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:128]
INFO: [Synth 8-256] done synthesizing module 'pl_mem_controller' (7#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/pl_mem_controller.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARADDR' does not match port width (32) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:62]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARBURST' does not match port width (2) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARCACHE' does not match port width (4) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:64]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARID' does not match port width (6) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARLEN' does not match port width (4) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:66]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARLOCK' does not match port width (2) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:67]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARPROT' does not match port width (3) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:68]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARQOS' does not match port width (4) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:69]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARSIZE' does not match port width (3) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:71]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWADDR' does not match port width (32) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:73]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWBURST' does not match port width (2) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:74]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWCACHE' does not match port width (4) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:75]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWID' does not match port width (6) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:76]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWLEN' does not match port width (4) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:77]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWLOCK' does not match port width (2) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:78]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWPROT' does not match port width (3) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:79]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWQOS' does not match port width (4) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:80]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWSIZE' does not match port width (3) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_BID' does not match port width (6) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:84]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_RID' does not match port width (6) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:89]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_WID' does not match port width (6) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_WSTRB' does not match port width (8) of module 'pl_mem_controller' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:98]
INFO: [Synth 8-638] synthesizing module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (8#1) [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (9#1) [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (10#1) [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (11#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (12#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (13#1) [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (14#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (15#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (16#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (17#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (18#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (19#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:71]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 5 given [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1.v:246]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (20#1) [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (21#1) [D:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (22#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:453]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (23#1) [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 113 connections, but only 77 given [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1.v:252]
INFO: [Synth 8-256] done synthesizing module 'design_1' (24#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_araddr' does not match port width (32) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:172]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_arburst' does not match port width (2) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:173]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_arcache' does not match port width (4) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:174]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_arid' does not match port width (6) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:175]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_arlen' does not match port width (4) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:176]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_arlock' does not match port width (2) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:177]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_arprot' does not match port width (3) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:178]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_arqos' does not match port width (4) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:179]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_arsize' does not match port width (3) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:181]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_awaddr' does not match port width (32) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:183]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_awburst' does not match port width (2) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:184]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_awcache' does not match port width (4) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:185]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_awid' does not match port width (6) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:186]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_awlen' does not match port width (4) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:187]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_awlock' does not match port width (2) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:188]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_awprot' does not match port width (3) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:189]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_awqos' does not match port width (4) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:190]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_awsize' does not match port width (3) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:192]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_bid' does not match port width (6) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:194]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_rid' does not match port width (6) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:199]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_wid' does not match port width (6) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:205]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_HP0_wstrb' does not match port width (8) of module 'design_1' [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:208]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (25#1) [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design wburst_counter has unconnected port write_flush
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_AWREADY_W
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_BVALID
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_master has unconnected port M_AXI_RID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 345.941 ; gain = 138.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 345.941 ; gain = 138.242
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/Programdata/CNNPR/fpga/fpga.srcs/constrs_1/new/design_1_wrapper.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [F:/Programdata/CNNPR/fpga/fpga.srcs/constrs_1/new/design_1_wrapper.xdc:3]
Finished Parsing XDC File [F:/Programdata/CNNPR/fpga/fpga.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Programdata/CNNPR/fpga/fpga.srcs/constrs_1/new/design_1_wrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/Programdata/CNNPR/fpga/fpga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Programdata/CNNPR/fpga/fpga.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Programdata/CNNPR/fpga/fpga.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 710.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 710.547 ; gain = 502.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 710.547 ; gain = 502.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  F:/Programdata/CNNPR/fpga/fpga.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0/U0. (constraint file  F:/Programdata/CNNPR/fpga/fpga.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  F:/Programdata/CNNPR/fpga/fpga.runs/synth_1/dont_touch.xdc, line 30).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 710.547 ; gain = 502.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:50]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:50]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:50]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/wburst_counter.v:32]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:800]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:284]
INFO: [Synth 8-5546] ROM "M_AXI_AWREADY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [f:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 710.547 ; gain = 502.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 41    
+---RAMs : 
	               2K Bit         RAMs := 1     
	              168 Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               42 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              168 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wburst_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
Module axi_master_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pl_mem_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 710.547 ; gain = 502.848
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AXI_GEN[0].u_axim/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_GEN[0].u_axim/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 710.547 ; gain = 502.848
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 710.547 ; gain = 502.848

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5784] Optimized 0 bits of RAM "AXI_GEN[0].u_axim/write_buf/fifo_buffer/mem_reg" due to constant propagation. Old ram width 64 bits, new ram width 64 bits.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo        | mem_reg    | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+---------------------------------------------+-----------+----------------------+--------------+
|Module Name        | RTL Object                                  | Inference | Size (Depth x Width) | Primitives   | 
+-------------------+---------------------------------------------+-----------+----------------------+--------------+
|axi_master_wrapper | AXI_GEN[0].u_axim/rd_req_buf/mem_reg        | Implied   | 4 x 42               | RAM32M x 7   | 
|fifo_fwft          | fifo_buffer/mem_reg                         | Implied   | 16 x 6               | RAM32M x 1   | 
|axi_master_wrapper | AXI_GEN[0].u_axim/awchannel_req_buf/mem_reg | Implied   | 16 x 6               | RAM32M x 1   | 
+-------------------+---------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awlen_reg[0]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awlen_reg[3]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awlen_reg[1]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awlen_reg[3]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awlen_reg[2]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awlen_reg[3]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wburst_issued_len_reg[0]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wburst_issued_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wburst_issued_len_reg[1]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wburst_issued_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wburst_issued_len_reg[2]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wburst_issued_len_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pl_mem_controller/u_axim/\AXI_GEN[0].u_axim/wr_issued_pu_id_reg[1] )
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/curr_wr_pu_id_reg[1]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/awlen_reg[2]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/awlen_reg[1]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/awlen_reg[0]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/wr_issued_pu_id_reg[1]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/wburst_issued_len_reg[2]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/wburst_issued_len_reg[1]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/wburst_issued_len_reg[0]) is unused and will be removed from module axi_master_wrapper.
INFO: [Synth 8-3886] merging instance 'design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (SEQ/bsr_dec_reg[1]) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (SEQ/pr_dec_reg[1]) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 710.547 ; gain = 502.848
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 710.547 ; gain = 502.848

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/inst/clk_in1' to pin 'design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 837.977 ; gain = 630.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 878.191 ; gain = 670.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[63] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[63] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[62] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[62] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[61] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[61] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[60] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[60] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[59] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[59] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[58] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[58] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[57] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[57] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[56] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[56] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[55] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[55] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[54] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[54] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[53] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[53] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[52] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[52] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[51] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[51] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[50] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[50] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[49] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[49] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[48] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[48] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[47] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[47] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[46] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[46] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[45] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[45] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[44] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[44] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[43] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[43] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[42] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[42] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[41] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[41] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[40] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[40] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[39] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[39] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[38] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[38] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[37] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[37] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[36] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[36] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[35] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[35] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[34] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[34] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[33] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[33] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[32] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[32] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[31] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[31] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[30] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[30] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[29] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[29] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[28] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[28] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[27] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[27] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[26] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[26] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[25] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[25] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[24] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[24] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[23] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[23] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[22] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[22] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[21] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[21] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[20] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[20] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[19] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[19] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[18] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[18] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[17] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[17] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[16] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[16] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[15] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[15] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[14] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[14] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[13] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[13] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[12] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[12] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[11] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[11] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[10] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[10] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[9] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[9] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[8] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[8] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[7] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[7] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[6] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[6] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[5] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[5] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[4] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[4] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[3] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[3] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[2] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[2] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[1] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[1] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-4765] Removing register instance (\AXI_GEN[0].u_axim/PU_OBUF_POP[0].write_buf_data_in_reg[0] ) from module (axi_master_wrapper) as it is equivalent to (\AXI_GEN[0].u_axim/PU_OBUF_POP[1].write_buf_data_in_reg[0] ) and driving same net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg[3]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg[2]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg[1]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg[0]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[4]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[3]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[2]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[1]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[0]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg_rep[0]'
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg[3]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg[2]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg[1]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer_reg[0]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[4]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[3]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[2]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[1]) is unused and will be removed from module axi_master_wrapper.
WARNING: [Synth 8-3332] Sequential element (AXI_GEN[0].u_axim/write_buf/fifo_buffer/rd_pointer_reg[0]) is unused and will be removed from module axi_master_wrapper.
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/rd_pointer_reg[1]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/rd_pointer_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/rd_pointer_reg[2]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/rd_pointer_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/rd_pointer_reg[0]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/rd_pointer_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/rd_pointer_reg[3]' (FDRE) to 'pl_mem_controller/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/rd_pointer_reg_rep[3]'
WARNING: [Synth 8-3332] Sequential element (fifo_buffer/rd_pointer_reg[1]) is unused and will be removed from module fifo_fwft.
WARNING: [Synth 8-3332] Sequential element (fifo_buffer/rd_pointer_reg[2]) is unused and will be removed from module fifo_fwft.
WARNING: [Synth 8-3332] Sequential element (fifo_buffer/rd_pointer_reg[0]) is unused and will be removed from module fifo_fwft.
WARNING: [Synth 8-3332] Sequential element (fifo_buffer/rd_pointer_reg[3]) is unused and will be removed from module fifo_fwft.
INFO: [Synth 8-4480] The timing for the instance AXI_GEN[0].u_axim/write_buf/fifo_buffer/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 884.086 ; gain = 676.387
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 884.086 ; gain = 676.387

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 884.086 ; gain = 676.387
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin rd_ready_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rd_rvalid_size_inferred:in0[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master.v:996]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/axi_master_wrapper.v:269]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:50]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:50]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:80]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:80]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:80]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:80]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:80]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:80]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:80]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/Programdata/CNNPR/fpga/fpga.srcs/sources_1/bd/design_1/hdl/fifo.v:87]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 884.086 ; gain = 676.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 884.086 ; gain = 676.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 884.086 ; gain = 676.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 884.086 ; gain = 676.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 884.086 ; gain = 676.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 884.086 ; gain = 676.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |    36|
|4     |LUT1       |   248|
|5     |LUT2       |   198|
|6     |LUT3       |    82|
|7     |LUT4       |   143|
|8     |LUT5       |    82|
|9     |LUT6       |    55|
|10    |MMCME2_ADV |     1|
|11    |PS7        |     1|
|12    |RAM32M     |     9|
|13    |RAMB36E1   |     1|
|14    |SRL16      |     1|
|15    |FDR        |     8|
|16    |FDRE       |   348|
|17    |FDSE       |     7|
|18    |IBUF       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+-------------------------------------------+------+
|      |Instance                                 |Module                                     |Cells |
+------+-----------------------------------------+-------------------------------------------+------+
|1     |top                                      |                                           |  1356|
|2     |  pl_mem_controller                      |pl_mem_controller                          |  1039|
|3     |    u_axim                               |axi_master_wrapper                         |   984|
|4     |      \AXI_GEN[0].u_axim                 |axi_master                                 |   981|
|5     |        wchannel_req_buf                 |fifo_fwft                                  |    46|
|6     |          fifo_buffer                    |fifo__parameterized0                       |    44|
|7     |        \WBURST_COUNTER_GEN[0].wburst_C  |wburst_counter                             |    91|
|8     |        \WBURST_COUNTER_GEN[1].wburst_C  |wburst_counter_1                           |    95|
|9     |        awchannel_req_buf                |fifo__parameterized1                       |   237|
|10    |        pu_obuf_rd_counter               |counter                                    |    15|
|11    |        rd_req_buf                       |fifo                                       |    99|
|12    |        write_buf                        |fifo_fwft__parameterized0                  |    59|
|13    |          fifo_buffer                    |fifo__parameterized2                       |    46|
|14    |  design_1_i                             |design_1                                   |   314|
|15    |    clk_wiz_0                            |design_1_clk_wiz_0_0                       |     4|
|16    |      inst                               |design_1_clk_wiz_0_0_clk_wiz               |     4|
|17    |    proc_sys_reset_0                     |design_1_proc_sys_reset_0_0                |    66|
|18    |      U0                                 |proc_sys_reset                             |    66|
|19    |        EXT_LPF                          |lpf                                        |    23|
|20    |          \ACTIVE_LOW_AUX.ACT_LO_AUX     |cdc_sync                                   |     6|
|21    |          \ACTIVE_LOW_EXT.ACT_LO_EXT     |cdc_sync_0                                 |     6|
|22    |        SEQ                              |sequence_psr                               |    38|
|23    |          SEQ_COUNTER                    |upcnt_n                                    |    13|
|24    |    processing_system7_0                 |design_1_processing_system7_0_0            |   244|
|25    |      inst                               |processing_system7_v5_5_processing_system7 |   244|
+------+-----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 884.086 ; gain = 676.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 474 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 884.086 ; gain = 289.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 884.086 ; gain = 676.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
226 Infos, 305 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 884.086 ; gain = 654.277
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 884.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 10:21:58 2019...
