\hypertarget{struct_f_l_a_s_h___type_def}{}\section{F\+L\+A\+S\+H\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}


F\+L\+A\+S\+H Registers.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{A\+C\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{K\+E\+Y\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{O\+P\+T\+K\+E\+Y\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{S\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{C\+R}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}{O\+P\+T\+C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+L\+A\+S\+H Registers. 

\subsection{Member Data Documentation}
\hypertarget{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{}\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!A\+C\+R@{A\+C\+R}}
\index{A\+C\+R@{A\+C\+R}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{A\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t F\+L\+A\+S\+H\+\_\+\+Type\+Def\+::\+A\+C\+R}\label{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}
F\+L\+A\+S\+H access control register, Address offset\+: 0x00 \hypertarget{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{}\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!C\+R@{C\+R}}
\index{C\+R@{C\+R}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{C\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t F\+L\+A\+S\+H\+\_\+\+Type\+Def\+::\+C\+R}\label{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}
F\+L\+A\+S\+H control register, Address offset\+: 0x10 \hypertarget{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{}\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!K\+E\+Y\+R@{K\+E\+Y\+R}}
\index{K\+E\+Y\+R@{K\+E\+Y\+R}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{K\+E\+Y\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t F\+L\+A\+S\+H\+\_\+\+Type\+Def\+::\+K\+E\+Y\+R}\label{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}
F\+L\+A\+S\+H key register, Address offset\+: 0x04 \hypertarget{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}{}\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!O\+P\+T\+C\+R@{O\+P\+T\+C\+R}}
\index{O\+P\+T\+C\+R@{O\+P\+T\+C\+R}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{O\+P\+T\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t F\+L\+A\+S\+H\+\_\+\+Type\+Def\+::\+O\+P\+T\+C\+R}\label{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}
F\+L\+A\+S\+H option control register, Address offset\+: 0x14 \hypertarget{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{}\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!O\+P\+T\+K\+E\+Y\+R@{O\+P\+T\+K\+E\+Y\+R}}
\index{O\+P\+T\+K\+E\+Y\+R@{O\+P\+T\+K\+E\+Y\+R}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{O\+P\+T\+K\+E\+Y\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t F\+L\+A\+S\+H\+\_\+\+Type\+Def\+::\+O\+P\+T\+K\+E\+Y\+R}\label{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}
F\+L\+A\+S\+H option key register, Address offset\+: 0x08 \hypertarget{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{}\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!S\+R@{S\+R}}
\index{S\+R@{S\+R}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection[{S\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t F\+L\+A\+S\+H\+\_\+\+Type\+Def\+::\+S\+R}\label{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}
F\+L\+A\+S\+H status register, Address offset\+: 0x0\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\+\_\+hide/\+M\+P\+U/\+S\+T\+M32\+F4/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
