/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/server/zephyr-semihost/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /device_id@80a00c
 *   4   /memory@20000000
 *   5   /buttons
 *   6   /soc
 *   7   /soc/pinctrl@41000000
 *   8   /soc/pinctrl@41000000/gpio@41000080
 *   9   /buttons/button_0
 *   10  /cpus
 *   11  /cpus/cpu@0
 *   12  /leds
 *   13  /soc/pinctrl@41000000/gpio@41000100
 *   14  /leds/led_0
 *   15  /pwmleds
 *   16  /soc/gclk@40001c00
 *   17  /soc/interrupt-controller@e000e100
 *   18  /soc/mclk@40000800
 *   19  /soc/pinctrl@41000000/pwm_default
 *   20  /soc/tcc@42002c00
 *   21  /pwmleds/pwm_led_0
 *   22  /soc/pinctrl@41000000/adc0_default
 *   23  /soc/adc@42004400
 *   24  /soc/pinctrl@41000000/adc1_default
 *   25  /soc/adc@42004800
 *   26  /soc/dmac@41006000
 *   27  /soc/eic@40002800
 *   28  /soc/pinmux@41000000
 *   29  /soc/rtc@40002400
 *   30  /soc/pinctrl@41000000/sercom0_uart_default
 *   31  /soc/sercom@42000400
 *   32  /soc/pinctrl@41000000/sercom1_i2c_default
 *   33  /soc/sercom@42000800
 *   34  /soc/pinctrl@41000000/sercom1_uart_default
 *   35  /soc/sercom@42000c00
 *   36  /soc/sercom@42001000
 *   37  /soc/pinctrl@41000000/sercom4_uart_default
 *   38  /soc/sercom@42001400
 *   39  /soc/pinctrl@41000000/sercom5_spi_default
 *   40  /soc/sercom@42001800
 *   41  /soc/tcc@42002400
 *   42  /soc/tcc@42002800
 *   43  /soc/timer@e000e010
 *   44  /soc/watchdog@40002000
 *   45  /soc/can
 *   46  /soc/pinctrl@41000000/can0_default
 *   47  /soc/can/can@42001c00
 *   48  /soc/can/can@42001c00/can-transceiver
 *   49  /soc/pinctrl@41000000/can1_default
 *   50  /soc/can/can@42002000
 *   51  /soc/can/can@42002000/can-transceiver
 *   52  /soc/nvmctrl@41004000
 *   53  /soc/nvmctrl@41004000/flash@0
 *   54  /soc/nvmctrl@41004000/flash@0/partitions
 *   55  /soc/nvmctrl@41004000/flash@0/partitions/partition@3c000
 *   56  /soc/pinctrl@41000000/gpio@41000000
 *   57  /soc/pinctrl@41000000/adc0_default/group1
 *   58  /soc/pinctrl@41000000/adc1_default/group1
 *   59  /soc/pinctrl@41000000/can0_default/group1
 *   60  /soc/pinctrl@41000000/can1_default/group1
 *   61  /soc/pinctrl@41000000/pwm_default/group1
 *   62  /soc/pinctrl@41000000/sercom0_uart_default/group1
 *   63  /soc/pinctrl@41000000/sercom1_i2c_default/group1
 *   64  /soc/pinctrl@41000000/sercom1_uart_default/group1
 *   65  /soc/pinctrl@41000000/sercom4_uart_default/group1
 *   66  /soc/pinctrl@41000000/sercom5_spi_default/group1
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"

/* Helper macros for child nodes of this node. */
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_20000000) fn(DT_N_S_device_id_80a00c) fn(DT_N_S_leds) fn(DT_N_S_pwmleds) fn(DT_N_S_buttons)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_device_id_80a00c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_device_id_80a00c, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_device_id_80a00c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_20000000) fn(DT_N_S_device_id_80a00c) fn(DT_N_S_leds) fn(DT_N_S_pwmleds) fn(DT_N_S_buttons)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_device_id_80a00c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_device_id_80a00c, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_device_id_80a00c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /device_id@80a00c */ \
	4, /* /memory@20000000 */ \
	5, /* /buttons */ \
	6, /* /soc */ \
	10, /* /cpus */ \
	12, /* /leds */ \
	15, /* /pwmleds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_atsamc21n_xpro   DT_N
#define DT_N_INST_0_atmel_samc21n18a DT_N
#define DT_N_INST_0_atmel_samc21     DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_atsamc21n_xpro 1
#define DT_N_COMPAT_MATCHES_atmel_samc21n18a 1
#define DT_N_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_1 "Atmel Corporation"
#define DT_N_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_1 "samc21n18a"
#define DT_N_COMPAT_MATCHES_atmel_samc21 1
#define DT_N_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_2 "Atmel Corporation"
#define DT_N_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_2 "samc21"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"atsamc21n,xpro", "atmel,samc21n18a", "atmel,samc21"}
#define DT_N_P_compatible_IDX_0 "atsamc21n,xpro"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED atsamc21n,xpro
#define DT_N_P_compatible_IDX_0_STRING_TOKEN atsamc21n_xpro
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN ATSAMC21N_XPRO
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_1 "atmel,samc21n18a"
#define DT_N_P_compatible_IDX_1_STRING_UNQUOTED atmel,samc21n18a
#define DT_N_P_compatible_IDX_1_STRING_TOKEN atmel_samc21n18a
#define DT_N_P_compatible_IDX_1_STRING_UPPER_TOKEN ATMEL_SAMC21N18A
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_IDX_2 "atmel,samc21"
#define DT_N_P_compatible_IDX_2_STRING_UNQUOTED atmel,samc21
#define DT_N_P_compatible_IDX_2_STRING_TOKEN atmel_samc21
#define DT_N_P_compatible_IDX_2_STRING_UPPER_TOKEN ATMEL_SAMC21
#define DT_N_P_compatible_IDX_2_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1) \
	fn(DT_N, compatible, 2)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 2)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__) \
	fn(DT_N, compatible, 2, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 2, __VA_ARGS__)
#define DT_N_P_compatible_LEN 3
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /device_id@80a00c
 *
 * Node identifier: DT_N_S_device_id_80a00c
 *
 * Binding (compatible = atmel,sam0-id):
 *   $ZEPHYR_BASE/dts/bindings/arm/atmel,sam0-id.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_device_id_80a00c_PATH "/device_id@80a00c"

/* Node's name with unit-address: */
#define DT_N_S_device_id_80a00c_FULL_NAME "device_id@80a00c"

/* Node parent (/) identifier: */
#define DT_N_S_device_id_80a00c_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_device_id_80a00c_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_device_id_80a00c_FOREACH_CHILD(fn) 
#define DT_N_S_device_id_80a00c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_device_id_80a00c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_device_id_80a00c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_device_id_80a00c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_device_id_80a00c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_device_id_80a00c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_device_id_80a00c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_device_id_80a00c_ORD 3

/* Ordinals for what this node depends on directly: */
#define DT_N_S_device_id_80a00c_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_device_id_80a00c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_device_id_80a00c_EXISTS 1
#define DT_N_INST_0_atmel_sam0_id DT_N_S_device_id_80a00c
#define DT_N_NODELABEL_id         DT_N_S_device_id_80a00c

/* Macros for properties that are special in the specification: */
#define DT_N_S_device_id_80a00c_REG_NUM 4
#define DT_N_S_device_id_80a00c_REG_IDX_0_EXISTS 1
#define DT_N_S_device_id_80a00c_REG_IDX_0_VAL_ADDRESS 8429580 /* 0x80a00c */
#define DT_N_S_device_id_80a00c_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_device_id_80a00c_REG_IDX_1_EXISTS 1
#define DT_N_S_device_id_80a00c_REG_IDX_1_VAL_ADDRESS 8429632 /* 0x80a040 */
#define DT_N_S_device_id_80a00c_REG_IDX_1_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_device_id_80a00c_REG_IDX_2_EXISTS 1
#define DT_N_S_device_id_80a00c_REG_IDX_2_VAL_ADDRESS 8429636 /* 0x80a044 */
#define DT_N_S_device_id_80a00c_REG_IDX_2_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_device_id_80a00c_REG_IDX_3_EXISTS 1
#define DT_N_S_device_id_80a00c_REG_IDX_3_VAL_ADDRESS 8429640 /* 0x80a048 */
#define DT_N_S_device_id_80a00c_REG_IDX_3_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_device_id_80a00c_RANGES_NUM 0
#define DT_N_S_device_id_80a00c_FOREACH_RANGE(fn) 
#define DT_N_S_device_id_80a00c_IRQ_NUM 0
#define DT_N_S_device_id_80a00c_COMPAT_MATCHES_atmel_sam0_id 1
#define DT_N_S_device_id_80a00c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_device_id_80a00c_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_device_id_80a00c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_device_id_80a00c_COMPAT_MODEL_IDX_0 "sam0-id"
#define DT_N_S_device_id_80a00c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_device_id_80a00c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_device_id_80a00c_P_reg {8429580 /* 0x80a00c */, 4 /* 0x4 */, 8429632 /* 0x80a040 */, 4 /* 0x4 */, 8429636 /* 0x80a044 */, 4 /* 0x4 */, 8429640 /* 0x80a048 */, 4 /* 0x4 */}
#define DT_N_S_device_id_80a00c_P_reg_IDX_0 8429580
#define DT_N_S_device_id_80a00c_P_reg_IDX_0_EXISTS 1
#define DT_N_S_device_id_80a00c_P_reg_IDX_1 4
#define DT_N_S_device_id_80a00c_P_reg_IDX_1_EXISTS 1
#define DT_N_S_device_id_80a00c_P_reg_IDX_2 8429632
#define DT_N_S_device_id_80a00c_P_reg_IDX_2_EXISTS 1
#define DT_N_S_device_id_80a00c_P_reg_IDX_3 4
#define DT_N_S_device_id_80a00c_P_reg_IDX_3_EXISTS 1
#define DT_N_S_device_id_80a00c_P_reg_IDX_4 8429636
#define DT_N_S_device_id_80a00c_P_reg_IDX_4_EXISTS 1
#define DT_N_S_device_id_80a00c_P_reg_IDX_5 4
#define DT_N_S_device_id_80a00c_P_reg_IDX_5_EXISTS 1
#define DT_N_S_device_id_80a00c_P_reg_IDX_6 8429640
#define DT_N_S_device_id_80a00c_P_reg_IDX_6_EXISTS 1
#define DT_N_S_device_id_80a00c_P_reg_IDX_7 4
#define DT_N_S_device_id_80a00c_P_reg_IDX_7_EXISTS 1
#define DT_N_S_device_id_80a00c_P_reg_EXISTS 1
#define DT_N_S_device_id_80a00c_P_compatible {"atmel,sam0-id"}
#define DT_N_S_device_id_80a00c_P_compatible_IDX_0 "atmel,sam0-id"
#define DT_N_S_device_id_80a00c_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-id
#define DT_N_S_device_id_80a00c_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_id
#define DT_N_S_device_id_80a00c_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_ID
#define DT_N_S_device_id_80a00c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_device_id_80a00c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_device_id_80a00c, compatible, 0)
#define DT_N_S_device_id_80a00c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_device_id_80a00c, compatible, 0)
#define DT_N_S_device_id_80a00c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_device_id_80a00c, compatible, 0, __VA_ARGS__)
#define DT_N_S_device_id_80a00c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_device_id_80a00c, compatible, 0, __VA_ARGS__)
#define DT_N_S_device_id_80a00c_P_compatible_LEN 1
#define DT_N_S_device_id_80a00c_P_compatible_EXISTS 1
#define DT_N_S_device_id_80a00c_P_wakeup_source 0
#define DT_N_S_device_id_80a00c_P_wakeup_source_EXISTS 1
#define DT_N_S_device_id_80a00c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_device_id_80a00c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20000000_PATH "/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20000000_FULL_NAME "memory@20000000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_20000000_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 4

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 32768 /* 0x8000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 32768
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, compatible, 0)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20000000, compatible, 0)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /buttons
 *
 * Node identifier: DT_N_S_buttons
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/input/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_PATH "/buttons"

/* Node's name with unit-address: */
#define DT_N_S_buttons_FULL_NAME "buttons"

/* Node parent (/) identifier: */
#define DT_N_S_buttons_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_FOREACH_CHILD(fn) fn(DT_N_S_buttons_S_button_0)
#define DT_N_S_buttons_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_buttons_S_button_0)
#define DT_N_S_buttons_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_buttons_S_button_0)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_buttons_S_button_0)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_buttons_ORD 5

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_SUPPORTS_ORDS \
	9, /* /buttons/button_0 */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_buttons

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_REG_NUM 0
#define DT_N_S_buttons_RANGES_NUM 0
#define DT_N_S_buttons_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_IRQ_NUM 0
#define DT_N_S_buttons_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_buttons_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_P_debounce_interval_ms 30
#define DT_N_S_buttons_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_buttons_P_compatible {"gpio-keys"}
#define DT_N_S_buttons_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_buttons_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_LEN 1
#define DT_N_S_buttons_P_compatible_EXISTS 1
#define DT_N_S_buttons_P_wakeup_source 0
#define DT_N_S_buttons_P_wakeup_source_EXISTS 1
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_nvmctrl_41004000) fn(DT_N_S_soc_S_mclk_40000800) fn(DT_N_S_soc_S_gclk_40001c00) fn(DT_N_S_soc_S_eic_40002800) fn(DT_N_S_soc_S_pinmux_41000000) fn(DT_N_S_soc_S_watchdog_40002000) fn(DT_N_S_soc_S_dmac_41006000) fn(DT_N_S_soc_S_adc_42004400) fn(DT_N_S_soc_S_sercom_42000400) fn(DT_N_S_soc_S_sercom_42000800) fn(DT_N_S_soc_S_sercom_42000c00) fn(DT_N_S_soc_S_sercom_42001000) fn(DT_N_S_soc_S_tcc_42002400) fn(DT_N_S_soc_S_tcc_42002800) fn(DT_N_S_soc_S_tcc_42002c00) fn(DT_N_S_soc_S_pinctrl_41000000) fn(DT_N_S_soc_S_rtc_40002400) fn(DT_N_S_soc_S_adc_42004800) fn(DT_N_S_soc_S_sercom_42001400) fn(DT_N_S_soc_S_sercom_42001800) fn(DT_N_S_soc_S_can)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_nvmctrl_41004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mclk_40000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gclk_40001c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eic_40002800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_41000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmac_41006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42004400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_40002400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42004800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_nvmctrl_41004000, __VA_ARGS__) fn(DT_N_S_soc_S_mclk_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_gclk_40001c00, __VA_ARGS__) fn(DT_N_S_soc_S_eic_40002800, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_41000000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_dmac_41006000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42004400, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42000400, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42000800, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42000c00, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42001000, __VA_ARGS__) fn(DT_N_S_soc_S_tcc_42002400, __VA_ARGS__) fn(DT_N_S_soc_S_tcc_42002800, __VA_ARGS__) fn(DT_N_S_soc_S_tcc_42002c00, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_40002400, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42004800, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42001400, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42001800, __VA_ARGS__) fn(DT_N_S_soc_S_can, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_nvmctrl_41004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mclk_40000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gclk_40001c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eic_40002800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_41000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmac_41006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42004400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_40002400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42004800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_nvmctrl_41004000) fn(DT_N_S_soc_S_mclk_40000800) fn(DT_N_S_soc_S_gclk_40001c00) fn(DT_N_S_soc_S_eic_40002800) fn(DT_N_S_soc_S_pinmux_41000000) fn(DT_N_S_soc_S_watchdog_40002000) fn(DT_N_S_soc_S_dmac_41006000) fn(DT_N_S_soc_S_adc_42004400) fn(DT_N_S_soc_S_sercom_42000400) fn(DT_N_S_soc_S_sercom_42000800) fn(DT_N_S_soc_S_sercom_42000c00) fn(DT_N_S_soc_S_tcc_42002400) fn(DT_N_S_soc_S_tcc_42002800) fn(DT_N_S_soc_S_tcc_42002c00) fn(DT_N_S_soc_S_pinctrl_41000000) fn(DT_N_S_soc_S_sercom_42001400) fn(DT_N_S_soc_S_sercom_42001800) fn(DT_N_S_soc_S_can)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_nvmctrl_41004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mclk_40000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gclk_40001c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eic_40002800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_41000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmac_41006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42004400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_nvmctrl_41004000, __VA_ARGS__) fn(DT_N_S_soc_S_mclk_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_gclk_40001c00, __VA_ARGS__) fn(DT_N_S_soc_S_eic_40002800, __VA_ARGS__) fn(DT_N_S_soc_S_pinmux_41000000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_dmac_41006000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42004400, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42000400, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42000800, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42000c00, __VA_ARGS__) fn(DT_N_S_soc_S_tcc_42002400, __VA_ARGS__) fn(DT_N_S_soc_S_tcc_42002800, __VA_ARGS__) fn(DT_N_S_soc_S_tcc_42002c00, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42001400, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42001800, __VA_ARGS__) fn(DT_N_S_soc_S_can, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_nvmctrl_41004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mclk_40000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gclk_40001c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eic_40002800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinmux_41000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmac_41006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42004400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42000c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_tcc_42002c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sercom_42001800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 6

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	7, /* /soc/pinctrl@41000000 */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	20, /* /soc/tcc@42002c00 */ \
	23, /* /soc/adc@42004400 */ \
	25, /* /soc/adc@42004800 */ \
	26, /* /soc/dmac@41006000 */ \
	27, /* /soc/eic@40002800 */ \
	28, /* /soc/pinmux@41000000 */ \
	29, /* /soc/rtc@40002400 */ \
	31, /* /soc/sercom@42000400 */ \
	33, /* /soc/sercom@42000800 */ \
	35, /* /soc/sercom@42000c00 */ \
	36, /* /soc/sercom@42001000 */ \
	38, /* /soc/sercom@42001400 */ \
	40, /* /soc/sercom@42001800 */ \
	41, /* /soc/tcc@42002400 */ \
	42, /* /soc/tcc@42002800 */ \
	43, /* /soc/timer@e000e010 */ \
	44, /* /soc/watchdog@40002000 */ \
	45, /* /soc/can */ \
	52, /* /soc/nvmctrl@41004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000
 *
 * Binding (compatible = atmel,sam0-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/atmel,sam0-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_PATH "/soc/pinctrl@41000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_FULL_NAME "pinctrl@41000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default)
#define DT_N_S_soc_S_pinctrl_41000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default)
#define DT_N_S_soc_S_pinctrl_41000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default)
#define DT_N_S_soc_S_pinctrl_41000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default)
#define DT_N_S_soc_S_pinctrl_41000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_ORD 7

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_SUPPORTS_ORDS \
	8, /* /soc/pinctrl@41000000/gpio@41000080 */ \
	13, /* /soc/pinctrl@41000000/gpio@41000100 */ \
	19, /* /soc/pinctrl@41000000/pwm_default */ \
	22, /* /soc/pinctrl@41000000/adc0_default */ \
	24, /* /soc/pinctrl@41000000/adc1_default */ \
	30, /* /soc/pinctrl@41000000/sercom0_uart_default */ \
	32, /* /soc/pinctrl@41000000/sercom1_i2c_default */ \
	34, /* /soc/pinctrl@41000000/sercom1_uart_default */ \
	37, /* /soc/pinctrl@41000000/sercom4_uart_default */ \
	39, /* /soc/pinctrl@41000000/sercom5_spi_default */ \
	46, /* /soc/pinctrl@41000000/can0_default */ \
	49, /* /soc/pinctrl@41000000/can1_default */ \
	56, /* /soc/pinctrl@41000000/gpio@41000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_EXISTS 1
#define DT_N_INST_0_atmel_sam0_pinctrl DT_N_S_soc_S_pinctrl_41000000
#define DT_N_NODELABEL_pinctrl         DT_N_S_soc_S_pinctrl_41000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_RANGES_NUM 1
#define DT_N_S_soc_S_pinctrl_41000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 1090519040 /* 0x41000000 */
#define DT_N_S_soc_S_pinctrl_41000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1090519040 /* 0x41000000 */
#define DT_N_S_soc_S_pinctrl_41000000_RANGES_IDX_0_VAL_LENGTH 384 /* 0x180 */
#define DT_N_S_soc_S_pinctrl_41000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_pinctrl_41000000, 0)
#define DT_N_S_soc_S_pinctrl_41000000_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_COMPAT_MATCHES_atmel_sam0_pinctrl 1
#define DT_N_S_soc_S_pinctrl_41000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_pinctrl_41000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_COMPAT_MODEL_IDX_0 "sam0-pinctrl"
#define DT_N_S_soc_S_pinctrl_41000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible {"atmel,sam0-pinctrl"}
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_IDX_0 "atmel,sam0-pinctrl"
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-pinctrl
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_pinctrl
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_PINCTRL
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000, compatible, 0)
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000, compatible, 0)
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_41000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_41000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinctrl_41000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/gpio@41000080
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080
 *
 * Binding (compatible = atmel,sam0-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/atmel,sam0-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_PATH "/soc/pinctrl@41000000/gpio@41000080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FULL_NAME "gpio@41000080"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_ORD 8

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_SUPPORTS_ORDS \
	9, /* /buttons/button_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_EXISTS 1
#define DT_N_ALIAS_port_b           DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080
#define DT_N_INST_1_atmel_sam0_gpio DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080
#define DT_N_NODELABEL_portb        DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_REG_NUM 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_REG_IDX_0_VAL_ADDRESS 1090519168 /* 0x41000080 */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_COMPAT_MATCHES_atmel_sam0_gpio 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_COMPAT_MODEL_IDX_0 "sam0-gpio"
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_reg {1090519168 /* 0x41000080 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_reg_IDX_0 1090519168
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_reg_IDX_1 128
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_gpio_controller 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_ngpios 32
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible {"atmel,sam0-gpio"}
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_IDX_0 "atmel,sam0-gpio"
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-gpio
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_gpio
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_GPIO
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080, compatible, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080, compatible, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /buttons/button_0
 *
 * Node identifier: DT_N_S_buttons_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_S_button_0_PATH "/buttons/button_0"

/* Node's name with unit-address: */
#define DT_N_S_buttons_S_button_0_FULL_NAME "button_0"

/* Node parent (/buttons) identifier: */
#define DT_N_S_buttons_S_button_0_PARENT DT_N_S_buttons

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_S_button_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_buttons_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_buttons_S_button_0_ORD 9

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_S_button_0_REQUIRES_ORDS \
	5, /* /buttons */ \
	8, /* /soc/pinctrl@41000000/gpio@41000080 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0             DT_N_S_buttons_S_button_0
#define DT_N_NODELABEL_user_button DT_N_S_buttons_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_S_button_0_REG_NUM 0
#define DT_N_S_buttons_S_button_0_RANGES_NUM 0
#define DT_N_S_buttons_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_S_button_0_IRQ_NUM 0
#define DT_N_S_buttons_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_VAL_pin 19
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_buttons_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_0, gpios, 0)
#define DT_N_S_buttons_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_0, gpios, 0)
#define DT_N_S_buttons_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_0_P_gpios_LEN 1
#define DT_N_S_buttons_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_label "User Button"
#define DT_N_S_buttons_S_button_0_P_label_STRING_UNQUOTED User Button
#define DT_N_S_buttons_S_button_0_P_label_STRING_TOKEN User_Button
#define DT_N_S_buttons_S_button_0_P_label_STRING_UPPER_TOKEN USER_BUTTON
#define DT_N_S_buttons_S_button_0_P_label_IDX_0 "User Button"
#define DT_N_S_buttons_S_button_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_button_0, label, 0)
#define DT_N_S_buttons_S_button_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_button_0, label, 0)
#define DT_N_S_buttons_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_button_0_P_label_LEN 1
#define DT_N_S_buttons_S_button_0_P_label_EXISTS 1
#define DT_N_S_buttons_S_button_0_P_zephyr_code 0
#define DT_N_S_buttons_S_button_0_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 10

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	11, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m0+):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m0+.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 11

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	10, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m0_ DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0        DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m0_ 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m0+"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency 48000000
#define DT_N_S_cpus_S_cpu_0_P_clock_frequency_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m0+"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m0+"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m0+
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m0_
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M0_
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 12

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	14, /* /leds/led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/gpio@41000100
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100
 *
 * Binding (compatible = atmel,sam0-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/atmel,sam0-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_PATH "/soc/pinctrl@41000000/gpio@41000100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FULL_NAME "gpio@41000100"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_ORD 13

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_SUPPORTS_ORDS \
	14, /* /leds/led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_EXISTS 1
#define DT_N_ALIAS_port_c           DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100
#define DT_N_INST_2_atmel_sam0_gpio DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100
#define DT_N_NODELABEL_portc        DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_REG_NUM 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_REG_IDX_0_VAL_ADDRESS 1090519296 /* 0x41000100 */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_COMPAT_MATCHES_atmel_sam0_gpio 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_COMPAT_MODEL_IDX_0 "sam0-gpio"
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_reg {1090519296 /* 0x41000100 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_reg_IDX_0 1090519296
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_reg_IDX_1 128
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_gpio_controller 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_ngpios 32
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible {"atmel,sam0-gpio"}
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_IDX_0 "atmel,sam0-gpio"
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-gpio
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_gpio
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_GPIO
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100, compatible, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100, compatible, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 14

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	12, /* /leds */ \
	13, /* /soc/pinctrl@41000000/gpio@41000100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0     DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_led0 DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 5
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "Yellow LED"
#define DT_N_S_leds_S_led_0_P_label_STRING_UNQUOTED Yellow LED
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN Yellow_LED
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN YELLOW_LED
#define DT_N_S_leds_S_led_0_P_label_IDX_0 "Yellow LED"
#define DT_N_S_leds_S_led_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_LEN 1
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /pwmleds
 *
 * Node identifier: DT_N_S_pwmleds
 *
 * Binding (compatible = pwm-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/pwm-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_PATH "/pwmleds"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_FULL_NAME "pwmleds"

/* Node parent (/) identifier: */
#define DT_N_S_pwmleds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_FOREACH_CHILD(fn) fn(DT_N_S_pwmleds_S_pwm_led_0)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_0)
#define DT_N_S_pwmleds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pwmleds_S_pwm_led_0)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_0)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_ORD 15

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_SUPPORTS_ORDS \
	21, /* /pwmleds/pwm_led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_EXISTS 1
#define DT_N_INST_0_pwm_leds DT_N_S_pwmleds

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_REG_NUM 0
#define DT_N_S_pwmleds_RANGES_NUM 0
#define DT_N_S_pwmleds_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_IRQ_NUM 0
#define DT_N_S_pwmleds_COMPAT_MATCHES_pwm_leds 1
#define DT_N_S_pwmleds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_P_compatible {"pwm-leds"}
#define DT_N_S_pwmleds_P_compatible_IDX_0 "pwm-leds"
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UNQUOTED pwm-leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_TOKEN pwm_leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UPPER_TOKEN PWM_LEDS
#define DT_N_S_pwmleds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_LEN 1
#define DT_N_S_pwmleds_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/gclk@40001c00
 *
 * Node identifier: DT_N_S_soc_S_gclk_40001c00
 *
 * Binding (compatible = atmel,samc2x-gclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/atmel,samc2x-gclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gclk_40001c00_PATH "/soc/gclk@40001c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gclk_40001c00_FULL_NAME "gclk@40001c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gclk_40001c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gclk_40001c00_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gclk_40001c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gclk_40001c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gclk_40001c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gclk_40001c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gclk_40001c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gclk_40001c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gclk_40001c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gclk_40001c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gclk_40001c00_ORD 16

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gclk_40001c00_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gclk_40001c00_SUPPORTS_ORDS \
	20, /* /soc/tcc@42002c00 */ \
	23, /* /soc/adc@42004400 */ \
	25, /* /soc/adc@42004800 */ \
	31, /* /soc/sercom@42000400 */ \
	33, /* /soc/sercom@42000800 */ \
	35, /* /soc/sercom@42000c00 */ \
	36, /* /soc/sercom@42001000 */ \
	38, /* /soc/sercom@42001400 */ \
	40, /* /soc/sercom@42001800 */ \
	47, /* /soc/can/can@42001c00 */ \
	50, /* /soc/can/can@42002000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gclk_40001c00_EXISTS 1
#define DT_N_INST_0_atmel_samc2x_gclk DT_N_S_soc_S_gclk_40001c00
#define DT_N_NODELABEL_gclk           DT_N_S_soc_S_gclk_40001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gclk_40001c00_REG_NUM 1
#define DT_N_S_soc_S_gclk_40001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gclk_40001c00_REG_IDX_0_VAL_ADDRESS 1073748992 /* 0x40001c00 */
#define DT_N_S_soc_S_gclk_40001c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_gclk_40001c00_RANGES_NUM 0
#define DT_N_S_soc_S_gclk_40001c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gclk_40001c00_IRQ_NUM 0
#define DT_N_S_soc_S_gclk_40001c00_COMPAT_MATCHES_atmel_samc2x_gclk 1
#define DT_N_S_soc_S_gclk_40001c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gclk_40001c00_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_gclk_40001c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gclk_40001c00_COMPAT_MODEL_IDX_0 "samc2x-gclk"
#define DT_N_S_soc_S_gclk_40001c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gclk_40001c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gclk_40001c00_P_reg {1073748992 /* 0x40001c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_gclk_40001c00_P_reg_IDX_0 1073748992
#define DT_N_S_soc_S_gclk_40001c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gclk_40001c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_gclk_40001c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gclk_40001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_gclk_40001c00_P_compatible {"atmel,samc2x-gclk"}
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_IDX_0 "atmel,samc2x-gclk"
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_IDX_0_STRING_UNQUOTED atmel,samc2x-gclk
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_IDX_0_STRING_TOKEN atmel_samc2x_gclk
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAMC2X_GCLK
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gclk_40001c00, compatible, 0)
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gclk_40001c00, compatible, 0)
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gclk_40001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gclk_40001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_gclk_40001c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gclk_40001c00_P_wakeup_source 0
#define DT_N_S_soc_S_gclk_40001c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gclk_40001c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gclk_40001c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v6m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v6m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 17

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	20, /* /soc/tcc@42002c00 */ \
	23, /* /soc/adc@42004400 */ \
	25, /* /soc/adc@42004800 */ \
	26, /* /soc/dmac@41006000 */ \
	27, /* /soc/eic@40002800 */ \
	29, /* /soc/rtc@40002400 */ \
	31, /* /soc/sercom@42000400 */ \
	33, /* /soc/sercom@42000800 */ \
	35, /* /soc/sercom@42000c00 */ \
	36, /* /soc/sercom@42001000 */ \
	38, /* /soc/sercom@42001400 */ \
	40, /* /soc/sercom@42001800 */ \
	41, /* /soc/tcc@42002400 */ \
	42, /* /soc/tcc@42002800 */ \
	44, /* /soc/watchdog@40002000 */ \
	47, /* /soc/can/can@42001c00 */ \
	50, /* /soc/can/can@42002000 */ \
	52, /* /soc/nvmctrl@41004000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v6m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v6m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v6m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 2
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v6m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v6m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v6m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v6m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V6M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/mclk@40000800
 *
 * Node identifier: DT_N_S_soc_S_mclk_40000800
 *
 * Binding (compatible = atmel,samc2x-mclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/atmel,samc2x-mclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mclk_40000800_PATH "/soc/mclk@40000800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mclk_40000800_FULL_NAME "mclk@40000800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mclk_40000800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mclk_40000800_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mclk_40000800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mclk_40000800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mclk_40000800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mclk_40000800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mclk_40000800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mclk_40000800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mclk_40000800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mclk_40000800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mclk_40000800_ORD 18

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mclk_40000800_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mclk_40000800_SUPPORTS_ORDS \
	20, /* /soc/tcc@42002c00 */ \
	23, /* /soc/adc@42004400 */ \
	25, /* /soc/adc@42004800 */ \
	31, /* /soc/sercom@42000400 */ \
	33, /* /soc/sercom@42000800 */ \
	35, /* /soc/sercom@42000c00 */ \
	36, /* /soc/sercom@42001000 */ \
	38, /* /soc/sercom@42001400 */ \
	40, /* /soc/sercom@42001800 */ \
	47, /* /soc/can/can@42001c00 */ \
	50, /* /soc/can/can@42002000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mclk_40000800_EXISTS 1
#define DT_N_INST_0_atmel_samc2x_mclk DT_N_S_soc_S_mclk_40000800
#define DT_N_NODELABEL_mclk           DT_N_S_soc_S_mclk_40000800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mclk_40000800_REG_NUM 1
#define DT_N_S_soc_S_mclk_40000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mclk_40000800_REG_IDX_0_VAL_ADDRESS 1073743872 /* 0x40000800 */
#define DT_N_S_soc_S_mclk_40000800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_mclk_40000800_RANGES_NUM 0
#define DT_N_S_soc_S_mclk_40000800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mclk_40000800_IRQ_NUM 0
#define DT_N_S_soc_S_mclk_40000800_COMPAT_MATCHES_atmel_samc2x_mclk 1
#define DT_N_S_soc_S_mclk_40000800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mclk_40000800_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_mclk_40000800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mclk_40000800_COMPAT_MODEL_IDX_0 "samc2x-mclk"
#define DT_N_S_soc_S_mclk_40000800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mclk_40000800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mclk_40000800_P_reg {1073743872 /* 0x40000800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_mclk_40000800_P_reg_IDX_0 1073743872
#define DT_N_S_soc_S_mclk_40000800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mclk_40000800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_mclk_40000800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mclk_40000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_mclk_40000800_P_compatible {"atmel,samc2x-mclk"}
#define DT_N_S_soc_S_mclk_40000800_P_compatible_IDX_0 "atmel,samc2x-mclk"
#define DT_N_S_soc_S_mclk_40000800_P_compatible_IDX_0_STRING_UNQUOTED atmel,samc2x-mclk
#define DT_N_S_soc_S_mclk_40000800_P_compatible_IDX_0_STRING_TOKEN atmel_samc2x_mclk
#define DT_N_S_soc_S_mclk_40000800_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAMC2X_MCLK
#define DT_N_S_soc_S_mclk_40000800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mclk_40000800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mclk_40000800, compatible, 0)
#define DT_N_S_soc_S_mclk_40000800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mclk_40000800, compatible, 0)
#define DT_N_S_soc_S_mclk_40000800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mclk_40000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mclk_40000800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mclk_40000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mclk_40000800_P_compatible_LEN 1
#define DT_N_S_soc_S_mclk_40000800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mclk_40000800_P_wakeup_source 0
#define DT_N_S_soc_S_mclk_40000800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mclk_40000800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mclk_40000800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/pwm_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_pwm_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_PATH "/soc/pinctrl@41000000/pwm_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FULL_NAME "pwm_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_ORD 19

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_SUPPORTS_ORDS \
	20, /* /soc/tcc@42002c00 */ \
	61, /* /soc/pinctrl@41000000/pwm_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_EXISTS 1
#define DT_N_NODELABEL_pwm_default DT_N_S_soc_S_pinctrl_41000000_S_pwm_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/tcc@42002c00
 *
 * Node identifier: DT_N_S_soc_S_tcc_42002c00
 *
 * Binding (compatible = atmel,sam0-tcc-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/atmel,sam0-tcc-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_tcc_42002c00_PATH "/soc/tcc@42002c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tcc_42002c00_FULL_NAME "tcc@42002c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tcc_42002c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_tcc_42002c00_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_tcc_42002c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tcc_42002c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_tcc_42002c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tcc_42002c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_tcc_42002c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tcc_42002c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_tcc_42002c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_tcc_42002c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tcc_42002c00_ORD 20

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tcc_42002c00_REQUIRES_ORDS \
	6, /* /soc */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	19, /* /soc/pinctrl@41000000/pwm_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tcc_42002c00_SUPPORTS_ORDS \
	21, /* /pwmleds/pwm_led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tcc_42002c00_EXISTS 1
#define DT_N_ALIAS_tcc_2               DT_N_S_soc_S_tcc_42002c00
#define DT_N_INST_0_atmel_sam0_tcc_pwm DT_N_S_soc_S_tcc_42002c00
#define DT_N_NODELABEL_tcc2            DT_N_S_soc_S_tcc_42002c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tcc_42002c00_REG_NUM 1
#define DT_N_S_soc_S_tcc_42002c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_REG_IDX_0_VAL_ADDRESS 1107307520 /* 0x42002c00 */
#define DT_N_S_soc_S_tcc_42002c00_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_tcc_42002c00_RANGES_NUM 0
#define DT_N_S_soc_S_tcc_42002c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tcc_42002c00_IRQ_NUM 1
#define DT_N_S_soc_S_tcc_42002c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_tcc_42002c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_tcc_42002c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_COMPAT_MATCHES_atmel_sam0_tcc_pwm 1
#define DT_N_S_soc_S_tcc_42002c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_tcc_42002c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_COMPAT_MODEL_IDX_0 "sam0-tcc-pwm"
#define DT_N_S_soc_S_tcc_42002c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tcc_42002c00_PINCTRL_NUM 1
#define DT_N_S_soc_S_tcc_42002c00_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_tcc_42002c00_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_tcc_42002c00_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_tcc_42002c00_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_pwm_default

/* Generic property macros: */
#define DT_N_S_soc_S_tcc_42002c00_P_reg {1107307520 /* 0x42002c00 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_tcc_42002c00_P_reg_IDX_0 1107307520
#define DT_N_S_soc_S_tcc_42002c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_reg_IDX_1 128
#define DT_N_S_soc_S_tcc_42002c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_interrupts {19 /* 0x13 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_tcc_42002c00_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_tcc_42002c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_tcc_42002c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_0_VAL_periph_ch 29
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_1_VAL_offset 28
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_1_VAL_bit 11
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_tcc_42002c00_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tcc_42002c00, clocks, 0) \
	fn(DT_N_S_soc_S_tcc_42002c00, clocks, 1)
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tcc_42002c00, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_tcc_42002c00, clocks, 1)
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tcc_42002c00, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tcc_42002c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tcc_42002c00, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_tcc_42002c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_LEN 2
#define DT_N_S_soc_S_tcc_42002c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tcc_42002c00, clock_names, 0) \
	fn(DT_N_S_soc_S_tcc_42002c00, clock_names, 1)
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tcc_42002c00, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_tcc_42002c00, clock_names, 1)
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tcc_42002c00, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_tcc_42002c00, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tcc_42002c00, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_tcc_42002c00, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_LEN 2
#define DT_N_S_soc_S_tcc_42002c00_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_channels 2
#define DT_N_S_soc_S_tcc_42002c00_P_channels_ENUM_IDX 0
#define DT_N_S_soc_S_tcc_42002c00_P_channels_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_channels_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_counter_size 16
#define DT_N_S_soc_S_tcc_42002c00_P_counter_size_ENUM_IDX 0
#define DT_N_S_soc_S_tcc_42002c00_P_counter_size_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_counter_size_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_prescaler 256
#define DT_N_S_soc_S_tcc_42002c00_P_prescaler_ENUM_IDX 6
#define DT_N_S_soc_S_tcc_42002c00_P_prescaler_ENUM_VAL_256_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_status "okay"
#define DT_N_S_soc_S_tcc_42002c00_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_tcc_42002c00_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_tcc_42002c00_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_tcc_42002c00_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_tcc_42002c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_tcc_42002c00_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_tcc_42002c00_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_tcc_42002c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tcc_42002c00, status, 0)
#define DT_N_S_soc_S_tcc_42002c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tcc_42002c00, status, 0)
#define DT_N_S_soc_S_tcc_42002c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tcc_42002c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tcc_42002c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_status_LEN 1
#define DT_N_S_soc_S_tcc_42002c00_P_status_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_compatible {"atmel,sam0-tcc-pwm"}
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_IDX_0 "atmel,sam0-tcc-pwm"
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-tcc-pwm
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_tcc_pwm
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_TCC_PWM
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tcc_42002c00, compatible, 0)
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tcc_42002c00, compatible, 0)
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tcc_42002c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tcc_42002c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_LEN 1
#define DT_N_S_soc_S_tcc_42002c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_wakeup_source 0
#define DT_N_S_soc_S_tcc_42002c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_tcc_42002c00_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_pwm_default
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_pwm_default
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tcc_42002c00, pinctrl_0, 0)
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tcc_42002c00, pinctrl_0, 0)
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tcc_42002c00, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tcc_42002c00, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tcc_42002c00, pinctrl_names, 0)
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tcc_42002c00, pinctrl_names, 0)
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tcc_42002c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tcc_42002c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_tcc_42002c00_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /pwmleds/pwm_led_0
 *
 * Node identifier: DT_N_S_pwmleds_S_pwm_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_pwm_led_0_PATH "/pwmleds/pwm_led_0"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_pwm_led_0_FULL_NAME "pwm_led_0"

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_pwm_led_0_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_pwm_led_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_pwm_led_0_ORD 21

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_pwm_led_0_REQUIRES_ORDS \
	15, /* /pwmleds */ \
	20, /* /soc/tcc@42002c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_pwm_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_pwm_led_0_EXISTS 1
#define DT_N_ALIAS_pwm_led0     DT_N_S_pwmleds_S_pwm_led_0
#define DT_N_NODELABEL_pwm_led0 DT_N_S_pwmleds_S_pwm_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_pwm_led_0_REG_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_0_RANGES_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_pwm_led_0_IRQ_NUM 0
#define DT_N_S_pwmleds_S_pwm_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_pwm_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_PH DT_N_S_soc_S_tcc_42002c00
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_channel 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_pwm_led_0, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_pwm_led_0, pwms, 0)
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_pwm_led_0, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_pwm_led_0_P_pwms_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/adc0_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_adc0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_PATH "/soc/pinctrl@41000000/adc0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FULL_NAME "adc0_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_ORD 22

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_SUPPORTS_ORDS \
	23, /* /soc/adc@42004400 */ \
	57, /* /soc/pinctrl@41000000/adc0_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_EXISTS 1
#define DT_N_NODELABEL_adc0_default DT_N_S_soc_S_pinctrl_41000000_S_adc0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/adc@42004400
 *
 * Node identifier: DT_N_S_soc_S_adc_42004400
 *
 * Binding (compatible = atmel,sam0-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/atmel,sam0-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_42004400_PATH "/soc/adc@42004400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_42004400_FULL_NAME "adc@42004400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_42004400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_42004400_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_42004400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_42004400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42004400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42004400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_42004400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_42004400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42004400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42004400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_42004400_ORD 23

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_42004400_REQUIRES_ORDS \
	6, /* /soc */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	22, /* /soc/pinctrl@41000000/adc0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_42004400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_42004400_EXISTS 1
#define DT_N_INST_0_atmel_sam0_adc DT_N_S_soc_S_adc_42004400
#define DT_N_NODELABEL_adc0        DT_N_S_soc_S_adc_42004400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_42004400_REG_NUM 1
#define DT_N_S_soc_S_adc_42004400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_REG_IDX_0_VAL_ADDRESS 1107313664 /* 0x42004400 */
#define DT_N_S_soc_S_adc_42004400_REG_IDX_0_VAL_SIZE 48 /* 0x30 */
#define DT_N_S_soc_S_adc_42004400_RANGES_NUM 0
#define DT_N_S_soc_S_adc_42004400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_42004400_IRQ_NUM 1
#define DT_N_S_soc_S_adc_42004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_adc_42004400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_42004400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_IRQ_NAME_resrdy_VAL_irq DT_N_S_soc_S_adc_42004400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_adc_42004400_IRQ_NAME_resrdy_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_IRQ_NAME_resrdy_VAL_priority DT_N_S_soc_S_adc_42004400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_adc_42004400_IRQ_NAME_resrdy_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_COMPAT_MATCHES_atmel_sam0_adc 1
#define DT_N_S_soc_S_adc_42004400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_adc_42004400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_COMPAT_MODEL_IDX_0 "sam0-adc"
#define DT_N_S_soc_S_adc_42004400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_42004400_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_42004400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_42004400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_42004400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_42004400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_adc0_default

/* Generic property macros: */
#define DT_N_S_soc_S_adc_42004400_P_reg {1107313664 /* 0x42004400 */, 48 /* 0x30 */}
#define DT_N_S_soc_S_adc_42004400_P_reg_IDX_0 1107313664
#define DT_N_S_soc_S_adc_42004400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_reg_IDX_1 48
#define DT_N_S_soc_S_adc_42004400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_42004400_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_adc_42004400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_42004400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_0_VAL_periph_ch 33
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_adc_42004400_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_1_VAL_offset 28
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_1_VAL_bit 17
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_adc_42004400_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_adc_42004400_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_adc_42004400_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004400, clocks, 0) \
	fn(DT_N_S_soc_S_adc_42004400, clocks, 1)
#define DT_N_S_soc_S_adc_42004400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42004400, clocks, 1)
#define DT_N_S_soc_S_adc_42004400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42004400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42004400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_clocks_LEN 2
#define DT_N_S_soc_S_adc_42004400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_adc_42004400_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004400, clock_names, 0) \
	fn(DT_N_S_soc_S_adc_42004400, clock_names, 1)
#define DT_N_S_soc_S_adc_42004400_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004400, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42004400, clock_names, 1)
#define DT_N_S_soc_S_adc_42004400_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004400, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42004400, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004400, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42004400, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_clock_names_LEN 2
#define DT_N_S_soc_S_adc_42004400_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_gclk 0
#define DT_N_S_soc_S_adc_42004400_P_gclk_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_prescaler 4
#define DT_N_S_soc_S_adc_42004400_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_status "okay"
#define DT_N_S_soc_S_adc_42004400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_42004400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_42004400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_42004400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_42004400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42004400_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_adc_42004400_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_42004400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004400, status, 0)
#define DT_N_S_soc_S_adc_42004400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004400, status, 0)
#define DT_N_S_soc_S_adc_42004400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_status_LEN 1
#define DT_N_S_soc_S_adc_42004400_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_compatible {"atmel,sam0-adc"}
#define DT_N_S_soc_S_adc_42004400_P_compatible_IDX_0 "atmel,sam0-adc"
#define DT_N_S_soc_S_adc_42004400_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-adc
#define DT_N_S_soc_S_adc_42004400_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_adc
#define DT_N_S_soc_S_adc_42004400_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_ADC
#define DT_N_S_soc_S_adc_42004400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004400, compatible, 0)
#define DT_N_S_soc_S_adc_42004400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004400, compatible, 0)
#define DT_N_S_soc_S_adc_42004400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_42004400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names {"resrdy"}
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_IDX_0 "resrdy"
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_IDX_0_STRING_UNQUOTED resrdy
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_IDX_0_STRING_TOKEN resrdy
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RESRDY
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004400, interrupt_names, 0)
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004400, interrupt_names, 0)
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_adc_42004400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_wakeup_source 0
#define DT_N_S_soc_S_adc_42004400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_42004400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_adc0_default
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_adc0_default
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004400, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004400, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004400, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004400, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004400, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004400, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_42004400_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/adc1_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_adc1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_PATH "/soc/pinctrl@41000000/adc1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FULL_NAME "adc1_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_ORD 24

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_SUPPORTS_ORDS \
	25, /* /soc/adc@42004800 */ \
	58, /* /soc/pinctrl@41000000/adc1_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_EXISTS 1
#define DT_N_NODELABEL_adc1_default DT_N_S_soc_S_pinctrl_41000000_S_adc1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/adc@42004800
 *
 * Node identifier: DT_N_S_soc_S_adc_42004800
 *
 * Binding (compatible = atmel,sam0-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/atmel,sam0-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_42004800_PATH "/soc/adc@42004800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_42004800_FULL_NAME "adc@42004800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_42004800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_42004800_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_42004800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_42004800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42004800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42004800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_42004800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_42004800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42004800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42004800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_42004800_ORD 25

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_42004800_REQUIRES_ORDS \
	6, /* /soc */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	24, /* /soc/pinctrl@41000000/adc1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_42004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_42004800_EXISTS 1
#define DT_N_INST_1_atmel_sam0_adc DT_N_S_soc_S_adc_42004800
#define DT_N_NODELABEL_adc1        DT_N_S_soc_S_adc_42004800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_42004800_REG_NUM 1
#define DT_N_S_soc_S_adc_42004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_REG_IDX_0_VAL_ADDRESS 1107314688 /* 0x42004800 */
#define DT_N_S_soc_S_adc_42004800_REG_IDX_0_VAL_SIZE 48 /* 0x30 */
#define DT_N_S_soc_S_adc_42004800_RANGES_NUM 0
#define DT_N_S_soc_S_adc_42004800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_42004800_IRQ_NUM 1
#define DT_N_S_soc_S_adc_42004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_IRQ_IDX_0_VAL_irq 26
#define DT_N_S_soc_S_adc_42004800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_42004800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_IRQ_NAME_resrdy_VAL_irq DT_N_S_soc_S_adc_42004800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_adc_42004800_IRQ_NAME_resrdy_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_IRQ_NAME_resrdy_VAL_priority DT_N_S_soc_S_adc_42004800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_adc_42004800_IRQ_NAME_resrdy_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_COMPAT_MATCHES_atmel_sam0_adc 1
#define DT_N_S_soc_S_adc_42004800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_adc_42004800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_COMPAT_MODEL_IDX_0 "sam0-adc"
#define DT_N_S_soc_S_adc_42004800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_42004800_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_42004800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_42004800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_42004800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_42004800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_adc1_default

/* Generic property macros: */
#define DT_N_S_soc_S_adc_42004800_P_reg {1107314688 /* 0x42004800 */, 48 /* 0x30 */}
#define DT_N_S_soc_S_adc_42004800_P_reg_IDX_0 1107314688
#define DT_N_S_soc_S_adc_42004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_reg_IDX_1 48
#define DT_N_S_soc_S_adc_42004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_interrupts {26 /* 0x1a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_42004800_P_interrupts_IDX_0 26
#define DT_N_S_soc_S_adc_42004800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_42004800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_0_VAL_periph_ch 34
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_adc_42004800_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_1_VAL_offset 28
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_1_VAL_bit 18
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_adc_42004800_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_adc_42004800_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_adc_42004800_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004800, clocks, 0) \
	fn(DT_N_S_soc_S_adc_42004800, clocks, 1)
#define DT_N_S_soc_S_adc_42004800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42004800, clocks, 1)
#define DT_N_S_soc_S_adc_42004800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42004800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42004800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_clocks_LEN 2
#define DT_N_S_soc_S_adc_42004800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_adc_42004800_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004800, clock_names, 0) \
	fn(DT_N_S_soc_S_adc_42004800, clock_names, 1)
#define DT_N_S_soc_S_adc_42004800_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004800, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42004800, clock_names, 1)
#define DT_N_S_soc_S_adc_42004800_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004800, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42004800, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004800, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42004800, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_clock_names_LEN 2
#define DT_N_S_soc_S_adc_42004800_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_gclk 0
#define DT_N_S_soc_S_adc_42004800_P_gclk_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_prescaler 4
#define DT_N_S_soc_S_adc_42004800_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_status "disabled"
#define DT_N_S_soc_S_adc_42004800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_42004800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_42004800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_42004800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_42004800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_adc_42004800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_adc_42004800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_42004800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004800, status, 0)
#define DT_N_S_soc_S_adc_42004800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004800, status, 0)
#define DT_N_S_soc_S_adc_42004800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_status_LEN 1
#define DT_N_S_soc_S_adc_42004800_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_compatible {"atmel,sam0-adc"}
#define DT_N_S_soc_S_adc_42004800_P_compatible_IDX_0 "atmel,sam0-adc"
#define DT_N_S_soc_S_adc_42004800_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-adc
#define DT_N_S_soc_S_adc_42004800_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_adc
#define DT_N_S_soc_S_adc_42004800_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_ADC
#define DT_N_S_soc_S_adc_42004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004800, compatible, 0)
#define DT_N_S_soc_S_adc_42004800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004800, compatible, 0)
#define DT_N_S_soc_S_adc_42004800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_42004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names {"resrdy"}
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_IDX_0 "resrdy"
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_IDX_0_STRING_UNQUOTED resrdy
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_IDX_0_STRING_TOKEN resrdy
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RESRDY
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004800, interrupt_names, 0)
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004800, interrupt_names, 0)
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_adc_42004800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_wakeup_source 0
#define DT_N_S_soc_S_adc_42004800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_42004800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_adc1_default
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_adc1_default
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004800, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004800, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42004800, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42004800, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42004800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42004800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_42004800_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/dmac@41006000
 *
 * Node identifier: DT_N_S_soc_S_dmac_41006000
 *
 * Binding (compatible = atmel,sam0-dmac):
 *   $ZEPHYR_BASE/dts/bindings/dma/atmel,sam0-dmac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dmac_41006000_PATH "/soc/dmac@41006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dmac_41006000_FULL_NAME "dmac@41006000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dmac_41006000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dmac_41006000_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dmac_41006000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dmac_41006000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dmac_41006000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmac_41006000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dmac_41006000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dmac_41006000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dmac_41006000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmac_41006000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dmac_41006000_ORD 26

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dmac_41006000_REQUIRES_ORDS \
	6, /* /soc */ \
	17, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dmac_41006000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dmac_41006000_EXISTS 1
#define DT_N_INST_0_atmel_sam0_dmac DT_N_S_soc_S_dmac_41006000
#define DT_N_NODELABEL_dmac         DT_N_S_soc_S_dmac_41006000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dmac_41006000_REG_NUM 1
#define DT_N_S_soc_S_dmac_41006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_REG_IDX_0_VAL_ADDRESS 1090543616 /* 0x41006000 */
#define DT_N_S_soc_S_dmac_41006000_REG_IDX_0_VAL_SIZE 80 /* 0x50 */
#define DT_N_S_soc_S_dmac_41006000_RANGES_NUM 0
#define DT_N_S_soc_S_dmac_41006000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dmac_41006000_IRQ_NUM 1
#define DT_N_S_soc_S_dmac_41006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_IRQ_IDX_0_VAL_irq 7
#define DT_N_S_soc_S_dmac_41006000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dmac_41006000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_COMPAT_MATCHES_atmel_sam0_dmac 1
#define DT_N_S_soc_S_dmac_41006000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_dmac_41006000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_COMPAT_MODEL_IDX_0 "sam0-dmac"
#define DT_N_S_soc_S_dmac_41006000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dmac_41006000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dmac_41006000_P_reg {1090543616 /* 0x41006000 */, 80 /* 0x50 */}
#define DT_N_S_soc_S_dmac_41006000_P_reg_IDX_0 1090543616
#define DT_N_S_soc_S_dmac_41006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_P_reg_IDX_1 80
#define DT_N_S_soc_S_dmac_41006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_P_interrupts {7 /* 0x7 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dmac_41006000_P_interrupts_IDX_0 7
#define DT_N_S_soc_S_dmac_41006000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dmac_41006000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_P_compatible {"atmel,sam0-dmac"}
#define DT_N_S_soc_S_dmac_41006000_P_compatible_IDX_0 "atmel,sam0-dmac"
#define DT_N_S_soc_S_dmac_41006000_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-dmac
#define DT_N_S_soc_S_dmac_41006000_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_dmac
#define DT_N_S_soc_S_dmac_41006000_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_DMAC
#define DT_N_S_soc_S_dmac_41006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmac_41006000, compatible, 0)
#define DT_N_S_soc_S_dmac_41006000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmac_41006000, compatible, 0)
#define DT_N_S_soc_S_dmac_41006000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmac_41006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmac_41006000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmac_41006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmac_41006000_P_compatible_LEN 1
#define DT_N_S_soc_S_dmac_41006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_P_wakeup_source 0
#define DT_N_S_soc_S_dmac_41006000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dmac_41006000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dmac_41006000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/eic@40002800
 *
 * Node identifier: DT_N_S_soc_S_eic_40002800
 *
 * Binding (compatible = atmel,sam0-eic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/atmel,sam0-eic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eic_40002800_PATH "/soc/eic@40002800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eic_40002800_FULL_NAME "eic@40002800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_eic_40002800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eic_40002800_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eic_40002800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eic_40002800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eic_40002800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eic_40002800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eic_40002800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eic_40002800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eic_40002800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eic_40002800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eic_40002800_ORD 27

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eic_40002800_REQUIRES_ORDS \
	6, /* /soc */ \
	17, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eic_40002800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eic_40002800_EXISTS 1
#define DT_N_INST_0_atmel_sam0_eic DT_N_S_soc_S_eic_40002800
#define DT_N_NODELABEL_eic         DT_N_S_soc_S_eic_40002800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eic_40002800_REG_NUM 1
#define DT_N_S_soc_S_eic_40002800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_REG_IDX_0_VAL_ADDRESS 1073752064 /* 0x40002800 */
#define DT_N_S_soc_S_eic_40002800_REG_IDX_0_VAL_SIZE 28 /* 0x1c */
#define DT_N_S_soc_S_eic_40002800_RANGES_NUM 0
#define DT_N_S_soc_S_eic_40002800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eic_40002800_IRQ_NUM 1
#define DT_N_S_soc_S_eic_40002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_IRQ_IDX_0_VAL_irq 3
#define DT_N_S_soc_S_eic_40002800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_eic_40002800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_COMPAT_MATCHES_atmel_sam0_eic 1
#define DT_N_S_soc_S_eic_40002800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_eic_40002800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_COMPAT_MODEL_IDX_0 "sam0-eic"
#define DT_N_S_soc_S_eic_40002800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eic_40002800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eic_40002800_P_reg {1073752064 /* 0x40002800 */, 28 /* 0x1c */}
#define DT_N_S_soc_S_eic_40002800_P_reg_IDX_0 1073752064
#define DT_N_S_soc_S_eic_40002800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_P_reg_IDX_1 28
#define DT_N_S_soc_S_eic_40002800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_P_reg_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_P_interrupts {3 /* 0x3 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_eic_40002800_P_interrupts_IDX_0 3
#define DT_N_S_soc_S_eic_40002800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_eic_40002800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_P_compatible {"atmel,sam0-eic"}
#define DT_N_S_soc_S_eic_40002800_P_compatible_IDX_0 "atmel,sam0-eic"
#define DT_N_S_soc_S_eic_40002800_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-eic
#define DT_N_S_soc_S_eic_40002800_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_eic
#define DT_N_S_soc_S_eic_40002800_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_EIC
#define DT_N_S_soc_S_eic_40002800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eic_40002800, compatible, 0)
#define DT_N_S_soc_S_eic_40002800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eic_40002800, compatible, 0)
#define DT_N_S_soc_S_eic_40002800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eic_40002800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eic_40002800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eic_40002800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eic_40002800_P_compatible_LEN 1
#define DT_N_S_soc_S_eic_40002800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_P_wakeup_source 0
#define DT_N_S_soc_S_eic_40002800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_eic_40002800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_eic_40002800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pinmux@41000000
 *
 * Node identifier: DT_N_S_soc_S_pinmux_41000000
 *
 * Binding (compatible = atmel,sam0-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/atmel,sam0-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinmux_41000000_PATH "/soc/pinmux@41000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinmux_41000000_FULL_NAME "pinmux@41000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pinmux_41000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinmux_41000000_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinmux_41000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinmux_41000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_41000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_41000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinmux_41000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinmux_41000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinmux_41000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinmux_41000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinmux_41000000_ORD 28

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinmux_41000000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinmux_41000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinmux_41000000_EXISTS 1
#define DT_N_INST_0_atmel_sam0_pinmux DT_N_S_soc_S_pinmux_41000000
#define DT_N_NODELABEL_pinmux_a       DT_N_S_soc_S_pinmux_41000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinmux_41000000_REG_NUM 1
#define DT_N_S_soc_S_pinmux_41000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_41000000_REG_IDX_0_VAL_ADDRESS 1090519040 /* 0x41000000 */
#define DT_N_S_soc_S_pinmux_41000000_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_pinmux_41000000_RANGES_NUM 0
#define DT_N_S_soc_S_pinmux_41000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinmux_41000000_IRQ_NUM 0
#define DT_N_S_soc_S_pinmux_41000000_COMPAT_MATCHES_atmel_sam0_pinmux 1
#define DT_N_S_soc_S_pinmux_41000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_41000000_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_pinmux_41000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_41000000_COMPAT_MODEL_IDX_0 "sam0-pinmux"
#define DT_N_S_soc_S_pinmux_41000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinmux_41000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinmux_41000000_P_reg {1090519040 /* 0x41000000 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_pinmux_41000000_P_reg_IDX_0 1090519040
#define DT_N_S_soc_S_pinmux_41000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_41000000_P_reg_IDX_1 128
#define DT_N_S_soc_S_pinmux_41000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinmux_41000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinmux_41000000_P_compatible {"atmel,sam0-pinmux"}
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_IDX_0 "atmel,sam0-pinmux"
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-pinmux
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_pinmux
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_PINMUX
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinmux_41000000, compatible, 0)
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinmux_41000000, compatible, 0)
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinmux_41000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinmux_41000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinmux_41000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinmux_41000000_P_wakeup_source 0
#define DT_N_S_soc_S_pinmux_41000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinmux_41000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinmux_41000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rtc@40002400
 *
 * Node identifier: DT_N_S_soc_S_rtc_40002400
 *
 * Binding (compatible = atmel,sam0-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/atmel,sam0-rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_40002400_PATH "/soc/rtc@40002400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_40002400_FULL_NAME "rtc@40002400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_40002400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rtc_40002400_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rtc_40002400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rtc_40002400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_40002400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_40002400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rtc_40002400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_40002400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_40002400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_40002400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_40002400_ORD 29

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_40002400_REQUIRES_ORDS \
	6, /* /soc */ \
	17, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_40002400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_40002400_EXISTS 1
#define DT_N_INST_0_atmel_sam0_rtc DT_N_S_soc_S_rtc_40002400
#define DT_N_NODELABEL_rtc         DT_N_S_soc_S_rtc_40002400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_40002400_REG_NUM 1
#define DT_N_S_soc_S_rtc_40002400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_REG_IDX_0_VAL_ADDRESS 1073751040 /* 0x40002400 */
#define DT_N_S_soc_S_rtc_40002400_REG_IDX_0_VAL_SIZE 28 /* 0x1c */
#define DT_N_S_soc_S_rtc_40002400_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_40002400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_40002400_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_40002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_IRQ_IDX_0_VAL_irq 3
#define DT_N_S_soc_S_rtc_40002400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_40002400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_COMPAT_MATCHES_atmel_sam0_rtc 1
#define DT_N_S_soc_S_rtc_40002400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_rtc_40002400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_COMPAT_MODEL_IDX_0 "sam0-rtc"
#define DT_N_S_soc_S_rtc_40002400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_40002400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_40002400_P_reg {1073751040 /* 0x40002400 */, 28 /* 0x1c */}
#define DT_N_S_soc_S_rtc_40002400_P_reg_IDX_0 1073751040
#define DT_N_S_soc_S_rtc_40002400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_reg_IDX_1 28
#define DT_N_S_soc_S_rtc_40002400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_clock_generator 0
#define DT_N_S_soc_S_rtc_40002400_P_clock_generator_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_interrupts {3 /* 0x3 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_40002400_P_interrupts_IDX_0 3
#define DT_N_S_soc_S_rtc_40002400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_40002400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_status "disabled"
#define DT_N_S_soc_S_rtc_40002400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_rtc_40002400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_rtc_40002400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rtc_40002400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_rtc_40002400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_rtc_40002400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_rtc_40002400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rtc_40002400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_40002400, status, 0)
#define DT_N_S_soc_S_rtc_40002400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_40002400, status, 0)
#define DT_N_S_soc_S_rtc_40002400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_40002400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_40002400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002400_P_status_LEN 1
#define DT_N_S_soc_S_rtc_40002400_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_compatible {"atmel,sam0-rtc"}
#define DT_N_S_soc_S_rtc_40002400_P_compatible_IDX_0 "atmel,sam0-rtc"
#define DT_N_S_soc_S_rtc_40002400_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-rtc
#define DT_N_S_soc_S_rtc_40002400_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_rtc
#define DT_N_S_soc_S_rtc_40002400_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_RTC
#define DT_N_S_soc_S_rtc_40002400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_40002400, compatible, 0)
#define DT_N_S_soc_S_rtc_40002400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_40002400, compatible, 0)
#define DT_N_S_soc_S_rtc_40002400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_40002400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_40002400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002400_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_40002400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_wakeup_source 0
#define DT_N_S_soc_S_rtc_40002400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rtc_40002400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rtc_40002400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom0_uart_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_PATH "/soc/pinctrl@41000000/sercom0_uart_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FULL_NAME "sercom0_uart_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_ORD 30

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_SUPPORTS_ORDS \
	31, /* /soc/sercom@42000400 */ \
	62, /* /soc/pinctrl@41000000/sercom0_uart_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_EXISTS 1
#define DT_N_NODELABEL_sercom0_uart_default DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sercom@42000400
 *
 * Node identifier: DT_N_S_soc_S_sercom_42000400
 *
 * Binding (compatible = atmel,sam0-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam0-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sercom_42000400_PATH "/soc/sercom@42000400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sercom_42000400_FULL_NAME "sercom@42000400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sercom_42000400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sercom_42000400_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sercom_42000400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sercom_42000400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42000400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42000400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sercom_42000400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sercom_42000400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42000400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42000400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sercom_42000400_ORD 31

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sercom_42000400_REQUIRES_ORDS \
	6, /* /soc */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	30, /* /soc/pinctrl@41000000/sercom0_uart_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sercom_42000400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sercom_42000400_EXISTS 1
#define DT_N_ALIAS_sercom_0         DT_N_S_soc_S_sercom_42000400
#define DT_N_INST_0_atmel_sam0_uart DT_N_S_soc_S_sercom_42000400
#define DT_N_NODELABEL_sercom0      DT_N_S_soc_S_sercom_42000400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sercom_42000400_REG_NUM 1
#define DT_N_S_soc_S_sercom_42000400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_REG_IDX_0_VAL_ADDRESS 1107297280 /* 0x42000400 */
#define DT_N_S_soc_S_sercom_42000400_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_sercom_42000400_RANGES_NUM 0
#define DT_N_S_soc_S_sercom_42000400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sercom_42000400_IRQ_NUM 1
#define DT_N_S_soc_S_sercom_42000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_IRQ_IDX_0_VAL_irq 9
#define DT_N_S_soc_S_sercom_42000400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sercom_42000400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_COMPAT_MATCHES_atmel_sam0_uart 1
#define DT_N_S_soc_S_sercom_42000400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_sercom_42000400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_COMPAT_MODEL_IDX_0 "sam0-uart"
#define DT_N_S_soc_S_sercom_42000400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sercom_42000400_PINCTRL_NUM 1
#define DT_N_S_soc_S_sercom_42000400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sercom_42000400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42000400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sercom_42000400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default

/* Generic property macros: */
#define DT_N_S_soc_S_sercom_42000400_P_reg {1107297280 /* 0x42000400 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_sercom_42000400_P_reg_IDX_0 1107297280
#define DT_N_S_soc_S_sercom_42000400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_reg_IDX_1 64
#define DT_N_S_soc_S_sercom_42000400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_reg_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_interrupts {9 /* 0x9 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sercom_42000400_P_interrupts_IDX_0 9
#define DT_N_S_soc_S_sercom_42000400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sercom_42000400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_0_VAL_periph_ch 19
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_1_VAL_offset 28
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_1_VAL_bit 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_sercom_42000400_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_sercom_42000400_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000400, clocks, 0) \
	fn(DT_N_S_soc_S_sercom_42000400, clocks, 1)
#define DT_N_S_soc_S_sercom_42000400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000400, clocks, 1)
#define DT_N_S_soc_S_sercom_42000400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42000400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_clocks_LEN 2
#define DT_N_S_soc_S_sercom_42000400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000400, clock_names, 0) \
	fn(DT_N_S_soc_S_sercom_42000400, clock_names, 1)
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000400, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000400, clock_names, 1)
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000400, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42000400, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000400, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000400, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_LEN 2
#define DT_N_S_soc_S_sercom_42000400_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_rxpo 1
#define DT_N_S_soc_S_sercom_42000400_P_rxpo_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_txpo 0
#define DT_N_S_soc_S_sercom_42000400_P_txpo_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_collision_detection 0
#define DT_N_S_soc_S_sercom_42000400_P_collision_detection_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_current_speed 9600
#define DT_N_S_soc_S_sercom_42000400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_hw_flow_control 0
#define DT_N_S_soc_S_sercom_42000400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_status "okay"
#define DT_N_S_soc_S_sercom_42000400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sercom_42000400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sercom_42000400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42000400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sercom_42000400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_sercom_42000400_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_sercom_42000400_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42000400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000400, status, 0)
#define DT_N_S_soc_S_sercom_42000400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000400, status, 0)
#define DT_N_S_soc_S_sercom_42000400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_status_LEN 1
#define DT_N_S_soc_S_sercom_42000400_P_status_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_compatible {"atmel,sam0-uart"}
#define DT_N_S_soc_S_sercom_42000400_P_compatible_IDX_0 "atmel,sam0-uart"
#define DT_N_S_soc_S_sercom_42000400_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-uart
#define DT_N_S_soc_S_sercom_42000400_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_uart
#define DT_N_S_soc_S_sercom_42000400_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_UART
#define DT_N_S_soc_S_sercom_42000400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000400, compatible, 0)
#define DT_N_S_soc_S_sercom_42000400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000400, compatible, 0)
#define DT_N_S_soc_S_sercom_42000400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_compatible_LEN 1
#define DT_N_S_soc_S_sercom_42000400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_wakeup_source 0
#define DT_N_S_soc_S_sercom_42000400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sercom_42000400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000400, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000400, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000400, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000400, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000400, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000400, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sercom_42000400_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom1_i2c_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_PATH "/soc/pinctrl@41000000/sercom1_i2c_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FULL_NAME "sercom1_i2c_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_ORD 32

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_SUPPORTS_ORDS \
	33, /* /soc/sercom@42000800 */ \
	63, /* /soc/pinctrl@41000000/sercom1_i2c_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_EXISTS 1
#define DT_N_NODELABEL_sercom1_i2c_default DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sercom@42000800
 *
 * Node identifier: DT_N_S_soc_S_sercom_42000800
 *
 * Binding (compatible = atmel,sam0-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/atmel,sam0-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sercom_42000800_PATH "/soc/sercom@42000800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sercom_42000800_FULL_NAME "sercom@42000800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sercom_42000800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sercom_42000800_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sercom_42000800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sercom_42000800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42000800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42000800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sercom_42000800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sercom_42000800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42000800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42000800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sercom_42000800_ORD 33

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sercom_42000800_REQUIRES_ORDS \
	6, /* /soc */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	32, /* /soc/pinctrl@41000000/sercom1_i2c_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sercom_42000800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sercom_42000800_EXISTS 1
#define DT_N_ALIAS_sercom_1        DT_N_S_soc_S_sercom_42000800
#define DT_N_ALIAS_i2c_0           DT_N_S_soc_S_sercom_42000800
#define DT_N_INST_0_atmel_sam0_i2c DT_N_S_soc_S_sercom_42000800
#define DT_N_NODELABEL_sercom1     DT_N_S_soc_S_sercom_42000800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sercom_42000800_REG_NUM 1
#define DT_N_S_soc_S_sercom_42000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_REG_IDX_0_VAL_ADDRESS 1107298304 /* 0x42000800 */
#define DT_N_S_soc_S_sercom_42000800_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_sercom_42000800_RANGES_NUM 0
#define DT_N_S_soc_S_sercom_42000800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sercom_42000800_IRQ_NUM 1
#define DT_N_S_soc_S_sercom_42000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_sercom_42000800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sercom_42000800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_COMPAT_MATCHES_atmel_sam0_i2c 1
#define DT_N_S_soc_S_sercom_42000800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_sercom_42000800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_COMPAT_MODEL_IDX_0 "sam0-i2c"
#define DT_N_S_soc_S_sercom_42000800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sercom_42000800_PINCTRL_NUM 1
#define DT_N_S_soc_S_sercom_42000800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sercom_42000800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42000800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sercom_42000800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default

/* Generic property macros: */
#define DT_N_S_soc_S_sercom_42000800_P_reg {1107298304 /* 0x42000800 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_sercom_42000800_P_reg_IDX_0 1107298304
#define DT_N_S_soc_S_sercom_42000800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_reg_IDX_1 64
#define DT_N_S_soc_S_sercom_42000800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_interrupts {10 /* 0xa */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sercom_42000800_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_sercom_42000800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sercom_42000800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_0_VAL_periph_ch 20
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_1_VAL_offset 28
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_1_VAL_bit 2
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_sercom_42000800_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_sercom_42000800_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000800, clocks, 0) \
	fn(DT_N_S_soc_S_sercom_42000800, clocks, 1)
#define DT_N_S_soc_S_sercom_42000800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000800, clocks, 1)
#define DT_N_S_soc_S_sercom_42000800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42000800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_clocks_LEN 2
#define DT_N_S_soc_S_sercom_42000800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000800, clock_names, 0) \
	fn(DT_N_S_soc_S_sercom_42000800, clock_names, 1)
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000800, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000800, clock_names, 1)
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000800, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42000800, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000800, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000800, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_LEN 2
#define DT_N_S_soc_S_sercom_42000800_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_clock_frequency 400000
#define DT_N_S_soc_S_sercom_42000800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_status "okay"
#define DT_N_S_soc_S_sercom_42000800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sercom_42000800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sercom_42000800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42000800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sercom_42000800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_sercom_42000800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_sercom_42000800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42000800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000800, status, 0)
#define DT_N_S_soc_S_sercom_42000800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000800, status, 0)
#define DT_N_S_soc_S_sercom_42000800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_status_LEN 1
#define DT_N_S_soc_S_sercom_42000800_P_status_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_compatible {"atmel,sam0-i2c"}
#define DT_N_S_soc_S_sercom_42000800_P_compatible_IDX_0 "atmel,sam0-i2c"
#define DT_N_S_soc_S_sercom_42000800_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-i2c
#define DT_N_S_soc_S_sercom_42000800_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_i2c
#define DT_N_S_soc_S_sercom_42000800_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_I2C
#define DT_N_S_soc_S_sercom_42000800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000800, compatible, 0)
#define DT_N_S_soc_S_sercom_42000800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000800, compatible, 0)
#define DT_N_S_soc_S_sercom_42000800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_compatible_LEN 1
#define DT_N_S_soc_S_sercom_42000800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_wakeup_source 0
#define DT_N_S_soc_S_sercom_42000800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sercom_42000800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000800, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000800, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000800, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000800, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sercom_42000800_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom1_uart_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_PATH "/soc/pinctrl@41000000/sercom1_uart_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FULL_NAME "sercom1_uart_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_ORD 34

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_SUPPORTS_ORDS \
	35, /* /soc/sercom@42000c00 */ \
	64, /* /soc/pinctrl@41000000/sercom1_uart_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_EXISTS 1
#define DT_N_NODELABEL_sercom2_uart_default DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sercom@42000c00
 *
 * Node identifier: DT_N_S_soc_S_sercom_42000c00
 *
 * Binding (compatible = atmel,sam0-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam0-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sercom_42000c00_PATH "/soc/sercom@42000c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sercom_42000c00_FULL_NAME "sercom@42000c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sercom_42000c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sercom_42000c00_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sercom_42000c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sercom_42000c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42000c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42000c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sercom_42000c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sercom_42000c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42000c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42000c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sercom_42000c00_ORD 35

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sercom_42000c00_REQUIRES_ORDS \
	6, /* /soc */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	34, /* /soc/pinctrl@41000000/sercom1_uart_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sercom_42000c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sercom_42000c00_EXISTS 1
#define DT_N_ALIAS_sercom_2         DT_N_S_soc_S_sercom_42000c00
#define DT_N_INST_1_atmel_sam0_uart DT_N_S_soc_S_sercom_42000c00
#define DT_N_NODELABEL_sercom2      DT_N_S_soc_S_sercom_42000c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sercom_42000c00_REG_NUM 1
#define DT_N_S_soc_S_sercom_42000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_REG_IDX_0_VAL_ADDRESS 1107299328 /* 0x42000c00 */
#define DT_N_S_soc_S_sercom_42000c00_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_sercom_42000c00_RANGES_NUM 0
#define DT_N_S_soc_S_sercom_42000c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sercom_42000c00_IRQ_NUM 1
#define DT_N_S_soc_S_sercom_42000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_sercom_42000c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sercom_42000c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_COMPAT_MATCHES_atmel_sam0_uart 1
#define DT_N_S_soc_S_sercom_42000c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_sercom_42000c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_COMPAT_MODEL_IDX_0 "sam0-uart"
#define DT_N_S_soc_S_sercom_42000c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sercom_42000c00_PINCTRL_NUM 1
#define DT_N_S_soc_S_sercom_42000c00_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sercom_42000c00_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42000c00_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sercom_42000c00_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default

/* Generic property macros: */
#define DT_N_S_soc_S_sercom_42000c00_P_reg {1107299328 /* 0x42000c00 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_sercom_42000c00_P_reg_IDX_0 1107299328
#define DT_N_S_soc_S_sercom_42000c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_reg_IDX_1 64
#define DT_N_S_soc_S_sercom_42000c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_interrupts {11 /* 0xb */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sercom_42000c00_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_sercom_42000c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sercom_42000c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_0_VAL_periph_ch 21
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_1_VAL_offset 28
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_1_VAL_bit 3
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_sercom_42000c00_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000c00, clocks, 0) \
	fn(DT_N_S_soc_S_sercom_42000c00, clocks, 1)
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000c00, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000c00, clocks, 1)
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000c00, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42000c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000c00, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_LEN 2
#define DT_N_S_soc_S_sercom_42000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000c00, clock_names, 0) \
	fn(DT_N_S_soc_S_sercom_42000c00, clock_names, 1)
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000c00, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000c00, clock_names, 1)
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000c00, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42000c00, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000c00, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42000c00, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_LEN 2
#define DT_N_S_soc_S_sercom_42000c00_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_rxpo 1
#define DT_N_S_soc_S_sercom_42000c00_P_rxpo_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_txpo 0
#define DT_N_S_soc_S_sercom_42000c00_P_txpo_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_collision_detection 0
#define DT_N_S_soc_S_sercom_42000c00_P_collision_detection_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_current_speed 115200
#define DT_N_S_soc_S_sercom_42000c00_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_hw_flow_control 0
#define DT_N_S_soc_S_sercom_42000c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_status "okay"
#define DT_N_S_soc_S_sercom_42000c00_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sercom_42000c00_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sercom_42000c00_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42000c00_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sercom_42000c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_sercom_42000c00_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_sercom_42000c00_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42000c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000c00, status, 0)
#define DT_N_S_soc_S_sercom_42000c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000c00, status, 0)
#define DT_N_S_soc_S_sercom_42000c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_status_LEN 1
#define DT_N_S_soc_S_sercom_42000c00_P_status_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_compatible {"atmel,sam0-uart"}
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_IDX_0 "atmel,sam0-uart"
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-uart
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_uart
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_UART
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000c00, compatible, 0)
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000c00, compatible, 0)
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_LEN 1
#define DT_N_S_soc_S_sercom_42000c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_wakeup_source 0
#define DT_N_S_soc_S_sercom_42000c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sercom_42000c00_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000c00, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000c00, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000c00, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000c00, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42000c00, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42000c00, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42000c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42000c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sercom_42000c00_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/sercom@42001000
 *
 * Node identifier: DT_N_S_soc_S_sercom_42001000
 *
 * Binding (compatible = atmel,sam0-sercom):
 *   $ZEPHYR_BASE/dts/bindings/arm/atmel,sam0-sercom.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sercom_42001000_PATH "/soc/sercom@42001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sercom_42001000_FULL_NAME "sercom@42001000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sercom_42001000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sercom_42001000_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sercom_42001000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sercom_42001000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42001000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42001000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sercom_42001000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sercom_42001000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42001000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sercom_42001000_ORD 36

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sercom_42001000_REQUIRES_ORDS \
	6, /* /soc */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sercom_42001000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sercom_42001000_EXISTS 1
#define DT_N_ALIAS_sercom_3           DT_N_S_soc_S_sercom_42001000
#define DT_N_INST_0_atmel_sam0_sercom DT_N_S_soc_S_sercom_42001000
#define DT_N_NODELABEL_sercom3        DT_N_S_soc_S_sercom_42001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sercom_42001000_REG_NUM 1
#define DT_N_S_soc_S_sercom_42001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_REG_IDX_0_VAL_ADDRESS 1107300352 /* 0x42001000 */
#define DT_N_S_soc_S_sercom_42001000_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_sercom_42001000_RANGES_NUM 0
#define DT_N_S_soc_S_sercom_42001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sercom_42001000_IRQ_NUM 1
#define DT_N_S_soc_S_sercom_42001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_sercom_42001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sercom_42001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_COMPAT_MATCHES_atmel_sam0_sercom 1
#define DT_N_S_soc_S_sercom_42001000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_sercom_42001000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_COMPAT_MODEL_IDX_0 "sam0-sercom"
#define DT_N_S_soc_S_sercom_42001000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sercom_42001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sercom_42001000_P_reg {1107300352 /* 0x42001000 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_sercom_42001000_P_reg_IDX_0 1107300352
#define DT_N_S_soc_S_sercom_42001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_reg_IDX_1 64
#define DT_N_S_soc_S_sercom_42001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_interrupts {12 /* 0xc */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sercom_42001000_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_sercom_42001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sercom_42001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_0_VAL_periph_ch 22
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_1_VAL_offset 28
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_1_VAL_bit 4
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_sercom_42001000_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_sercom_42001000_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001000, clocks, 0) \
	fn(DT_N_S_soc_S_sercom_42001000, clocks, 1)
#define DT_N_S_soc_S_sercom_42001000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001000, clocks, 1)
#define DT_N_S_soc_S_sercom_42001000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42001000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001000_P_clocks_LEN 2
#define DT_N_S_soc_S_sercom_42001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_status "disabled"
#define DT_N_S_soc_S_sercom_42001000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sercom_42001000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sercom_42001000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sercom_42001000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sercom_42001000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sercom_42001000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sercom_42001000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sercom_42001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001000, status, 0)
#define DT_N_S_soc_S_sercom_42001000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001000, status, 0)
#define DT_N_S_soc_S_sercom_42001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001000_P_status_LEN 1
#define DT_N_S_soc_S_sercom_42001000_P_status_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_compatible {"atmel,sam0-sercom"}
#define DT_N_S_soc_S_sercom_42001000_P_compatible_IDX_0 "atmel,sam0-sercom"
#define DT_N_S_soc_S_sercom_42001000_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-sercom
#define DT_N_S_soc_S_sercom_42001000_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_sercom
#define DT_N_S_soc_S_sercom_42001000_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_SERCOM
#define DT_N_S_soc_S_sercom_42001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001000, compatible, 0)
#define DT_N_S_soc_S_sercom_42001000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001000, compatible, 0)
#define DT_N_S_soc_S_sercom_42001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001000_P_compatible_LEN 1
#define DT_N_S_soc_S_sercom_42001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001000, clock_names, 0) \
	fn(DT_N_S_soc_S_sercom_42001000, clock_names, 1)
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001000, clock_names, 1)
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42001000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_LEN 2
#define DT_N_S_soc_S_sercom_42001000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_wakeup_source 0
#define DT_N_S_soc_S_sercom_42001000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sercom_42001000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sercom_42001000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom4_uart_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_PATH "/soc/pinctrl@41000000/sercom4_uart_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FULL_NAME "sercom4_uart_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_ORD 37

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_SUPPORTS_ORDS \
	38, /* /soc/sercom@42001400 */ \
	65, /* /soc/pinctrl@41000000/sercom4_uart_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_EXISTS 1
#define DT_N_NODELABEL_sercom4_uart_default DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sercom@42001400
 *
 * Node identifier: DT_N_S_soc_S_sercom_42001400
 *
 * Binding (compatible = atmel,sam0-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/atmel,sam0-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sercom_42001400_PATH "/soc/sercom@42001400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sercom_42001400_FULL_NAME "sercom@42001400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sercom_42001400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sercom_42001400_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sercom_42001400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sercom_42001400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42001400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42001400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sercom_42001400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sercom_42001400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42001400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42001400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sercom_42001400_ORD 38

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sercom_42001400_REQUIRES_ORDS \
	6, /* /soc */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	37, /* /soc/pinctrl@41000000/sercom4_uart_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sercom_42001400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sercom_42001400_EXISTS 1
#define DT_N_ALIAS_sercom_4         DT_N_S_soc_S_sercom_42001400
#define DT_N_INST_2_atmel_sam0_uart DT_N_S_soc_S_sercom_42001400
#define DT_N_NODELABEL_sercom4      DT_N_S_soc_S_sercom_42001400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sercom_42001400_REG_NUM 1
#define DT_N_S_soc_S_sercom_42001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_REG_IDX_0_VAL_ADDRESS 1107301376 /* 0x42001400 */
#define DT_N_S_soc_S_sercom_42001400_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_sercom_42001400_RANGES_NUM 0
#define DT_N_S_soc_S_sercom_42001400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sercom_42001400_IRQ_NUM 1
#define DT_N_S_soc_S_sercom_42001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_IRQ_IDX_0_VAL_irq 13
#define DT_N_S_soc_S_sercom_42001400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sercom_42001400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_COMPAT_MATCHES_atmel_sam0_uart 1
#define DT_N_S_soc_S_sercom_42001400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_sercom_42001400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_COMPAT_MODEL_IDX_0 "sam0-uart"
#define DT_N_S_soc_S_sercom_42001400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sercom_42001400_PINCTRL_NUM 1
#define DT_N_S_soc_S_sercom_42001400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sercom_42001400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42001400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sercom_42001400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default

/* Generic property macros: */
#define DT_N_S_soc_S_sercom_42001400_P_reg {1107301376 /* 0x42001400 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_sercom_42001400_P_reg_IDX_0 1107301376
#define DT_N_S_soc_S_sercom_42001400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_reg_IDX_1 64
#define DT_N_S_soc_S_sercom_42001400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_interrupts {13 /* 0xd */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sercom_42001400_P_interrupts_IDX_0 13
#define DT_N_S_soc_S_sercom_42001400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sercom_42001400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_0_VAL_periph_ch 23
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_1_VAL_offset 28
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_1_VAL_bit 5
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_sercom_42001400_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_sercom_42001400_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001400, clocks, 0) \
	fn(DT_N_S_soc_S_sercom_42001400, clocks, 1)
#define DT_N_S_soc_S_sercom_42001400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001400, clocks, 1)
#define DT_N_S_soc_S_sercom_42001400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42001400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_clocks_LEN 2
#define DT_N_S_soc_S_sercom_42001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001400, clock_names, 0) \
	fn(DT_N_S_soc_S_sercom_42001400, clock_names, 1)
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001400, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001400, clock_names, 1)
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001400, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42001400, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001400, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001400, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_LEN 2
#define DT_N_S_soc_S_sercom_42001400_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_rxpo 3
#define DT_N_S_soc_S_sercom_42001400_P_rxpo_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_txpo 1
#define DT_N_S_soc_S_sercom_42001400_P_txpo_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_collision_detection 0
#define DT_N_S_soc_S_sercom_42001400_P_collision_detection_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_current_speed 115200
#define DT_N_S_soc_S_sercom_42001400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_hw_flow_control 0
#define DT_N_S_soc_S_sercom_42001400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_status "okay"
#define DT_N_S_soc_S_sercom_42001400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sercom_42001400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sercom_42001400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42001400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sercom_42001400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_sercom_42001400_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_sercom_42001400_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42001400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001400, status, 0)
#define DT_N_S_soc_S_sercom_42001400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001400, status, 0)
#define DT_N_S_soc_S_sercom_42001400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_status_LEN 1
#define DT_N_S_soc_S_sercom_42001400_P_status_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_compatible {"atmel,sam0-uart"}
#define DT_N_S_soc_S_sercom_42001400_P_compatible_IDX_0 "atmel,sam0-uart"
#define DT_N_S_soc_S_sercom_42001400_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-uart
#define DT_N_S_soc_S_sercom_42001400_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_uart
#define DT_N_S_soc_S_sercom_42001400_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_UART
#define DT_N_S_soc_S_sercom_42001400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001400, compatible, 0)
#define DT_N_S_soc_S_sercom_42001400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001400, compatible, 0)
#define DT_N_S_soc_S_sercom_42001400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_compatible_LEN 1
#define DT_N_S_soc_S_sercom_42001400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_wakeup_source 0
#define DT_N_S_soc_S_sercom_42001400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sercom_42001400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001400, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001400, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001400, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001400, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001400, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001400, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sercom_42001400_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom5_spi_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_PATH "/soc/pinctrl@41000000/sercom5_spi_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FULL_NAME "sercom5_spi_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_ORD 39

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_SUPPORTS_ORDS \
	40, /* /soc/sercom@42001800 */ \
	66, /* /soc/pinctrl@41000000/sercom5_spi_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_EXISTS 1
#define DT_N_NODELABEL_sercom5_spi_default DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sercom@42001800
 *
 * Node identifier: DT_N_S_soc_S_sercom_42001800
 *
 * Binding (compatible = atmel,sam0-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/atmel,sam0-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sercom_42001800_PATH "/soc/sercom@42001800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sercom_42001800_FULL_NAME "sercom@42001800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sercom_42001800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sercom_42001800_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sercom_42001800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sercom_42001800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42001800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42001800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sercom_42001800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sercom_42001800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sercom_42001800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sercom_42001800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sercom_42001800_ORD 40

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sercom_42001800_REQUIRES_ORDS \
	6, /* /soc */ \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	39, /* /soc/pinctrl@41000000/sercom5_spi_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sercom_42001800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sercom_42001800_EXISTS 1
#define DT_N_ALIAS_sercom_5        DT_N_S_soc_S_sercom_42001800
#define DT_N_INST_0_atmel_sam0_spi DT_N_S_soc_S_sercom_42001800
#define DT_N_NODELABEL_sercom5     DT_N_S_soc_S_sercom_42001800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sercom_42001800_REG_NUM 1
#define DT_N_S_soc_S_sercom_42001800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_REG_IDX_0_VAL_ADDRESS 1107302400 /* 0x42001800 */
#define DT_N_S_soc_S_sercom_42001800_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_soc_S_sercom_42001800_RANGES_NUM 0
#define DT_N_S_soc_S_sercom_42001800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sercom_42001800_IRQ_NUM 1
#define DT_N_S_soc_S_sercom_42001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_IRQ_IDX_0_VAL_irq 14
#define DT_N_S_soc_S_sercom_42001800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sercom_42001800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_COMPAT_MATCHES_atmel_sam0_spi 1
#define DT_N_S_soc_S_sercom_42001800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_sercom_42001800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_COMPAT_MODEL_IDX_0 "sam0-spi"
#define DT_N_S_soc_S_sercom_42001800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sercom_42001800_PINCTRL_NUM 1
#define DT_N_S_soc_S_sercom_42001800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sercom_42001800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42001800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sercom_42001800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default

/* Generic property macros: */
#define DT_N_S_soc_S_sercom_42001800_P_reg {1107302400 /* 0x42001800 */, 64 /* 0x40 */}
#define DT_N_S_soc_S_sercom_42001800_P_reg_IDX_0 1107302400
#define DT_N_S_soc_S_sercom_42001800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_reg_IDX_1 64
#define DT_N_S_soc_S_sercom_42001800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_reg_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_0_VAL_periph_ch 25
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_1_VAL_offset 28
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_1_VAL_bit 6
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_sercom_42001800_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_sercom_42001800_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001800, clocks, 0) \
	fn(DT_N_S_soc_S_sercom_42001800, clocks, 1)
#define DT_N_S_soc_S_sercom_42001800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001800, clocks, 1)
#define DT_N_S_soc_S_sercom_42001800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42001800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_clocks_LEN 2
#define DT_N_S_soc_S_sercom_42001800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001800, clock_names, 0) \
	fn(DT_N_S_soc_S_sercom_42001800, clock_names, 1)
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001800, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001800, clock_names, 1)
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001800, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sercom_42001800, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001800, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sercom_42001800, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_LEN 2
#define DT_N_S_soc_S_sercom_42001800_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_dipo 0
#define DT_N_S_soc_S_sercom_42001800_P_dipo_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_dopo 2
#define DT_N_S_soc_S_sercom_42001800_P_dopo_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_status "okay"
#define DT_N_S_soc_S_sercom_42001800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sercom_42001800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sercom_42001800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42001800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sercom_42001800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_sercom_42001800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_sercom_42001800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sercom_42001800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001800, status, 0)
#define DT_N_S_soc_S_sercom_42001800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001800, status, 0)
#define DT_N_S_soc_S_sercom_42001800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_status_LEN 1
#define DT_N_S_soc_S_sercom_42001800_P_status_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_compatible {"atmel,sam0-spi"}
#define DT_N_S_soc_S_sercom_42001800_P_compatible_IDX_0 "atmel,sam0-spi"
#define DT_N_S_soc_S_sercom_42001800_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-spi
#define DT_N_S_soc_S_sercom_42001800_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_spi
#define DT_N_S_soc_S_sercom_42001800_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_SPI
#define DT_N_S_soc_S_sercom_42001800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001800, compatible, 0)
#define DT_N_S_soc_S_sercom_42001800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001800, compatible, 0)
#define DT_N_S_soc_S_sercom_42001800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_compatible_LEN 1
#define DT_N_S_soc_S_sercom_42001800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_interrupts {14 /* 0xe */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sercom_42001800_P_interrupts_IDX_0 14
#define DT_N_S_soc_S_sercom_42001800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sercom_42001800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_wakeup_source 0
#define DT_N_S_soc_S_sercom_42001800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sercom_42001800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001800, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001800, pinctrl_0, 0)
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sercom_42001800, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sercom_42001800, pinctrl_names, 0)
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sercom_42001800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sercom_42001800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sercom_42001800_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/tcc@42002400
 *
 * Node identifier: DT_N_S_soc_S_tcc_42002400
 */

/* Node's full path: */
#define DT_N_S_soc_S_tcc_42002400_PATH "/soc/tcc@42002400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tcc_42002400_FULL_NAME "tcc@42002400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tcc_42002400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_tcc_42002400_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_tcc_42002400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tcc_42002400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_tcc_42002400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tcc_42002400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_tcc_42002400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tcc_42002400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_tcc_42002400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_tcc_42002400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tcc_42002400_ORD 41

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tcc_42002400_REQUIRES_ORDS \
	6, /* /soc */ \
	17, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tcc_42002400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tcc_42002400_EXISTS 1
#define DT_N_ALIAS_tcc_0           DT_N_S_soc_S_tcc_42002400
#define DT_N_INST_0_atmel_sam0_tcc DT_N_S_soc_S_tcc_42002400
#define DT_N_NODELABEL_tcc0        DT_N_S_soc_S_tcc_42002400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tcc_42002400_REG_NUM 1
#define DT_N_S_soc_S_tcc_42002400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_REG_IDX_0_VAL_ADDRESS 1107305472 /* 0x42002400 */
#define DT_N_S_soc_S_tcc_42002400_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_tcc_42002400_RANGES_NUM 0
#define DT_N_S_soc_S_tcc_42002400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tcc_42002400_IRQ_NUM 1
#define DT_N_S_soc_S_tcc_42002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_tcc_42002400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_tcc_42002400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_COMPAT_MATCHES_atmel_sam0_tcc 1
#define DT_N_S_soc_S_tcc_42002400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_tcc_42002400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_COMPAT_MODEL_IDX_0 "sam0-tcc"
#define DT_N_S_soc_S_tcc_42002400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tcc_42002400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_tcc_42002400_P_compatible {"atmel,sam0-tcc"}
#define DT_N_S_soc_S_tcc_42002400_P_compatible_IDX_0 "atmel,sam0-tcc"
#define DT_N_S_soc_S_tcc_42002400_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-tcc
#define DT_N_S_soc_S_tcc_42002400_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_tcc
#define DT_N_S_soc_S_tcc_42002400_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_TCC
#define DT_N_S_soc_S_tcc_42002400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tcc_42002400, compatible, 0)
#define DT_N_S_soc_S_tcc_42002400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tcc_42002400, compatible, 0)
#define DT_N_S_soc_S_tcc_42002400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tcc_42002400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tcc_42002400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002400_P_compatible_LEN 1
#define DT_N_S_soc_S_tcc_42002400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_P_reg {1107305472 /* 0x42002400 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_tcc_42002400_P_reg_IDX_0 1107305472
#define DT_N_S_soc_S_tcc_42002400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_P_reg_IDX_1 128
#define DT_N_S_soc_S_tcc_42002400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_P_reg_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_P_interrupts {17 /* 0x11 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_tcc_42002400_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_tcc_42002400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_tcc_42002400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tcc_42002400_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/tcc@42002800
 *
 * Node identifier: DT_N_S_soc_S_tcc_42002800
 */

/* Node's full path: */
#define DT_N_S_soc_S_tcc_42002800_PATH "/soc/tcc@42002800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_tcc_42002800_FULL_NAME "tcc@42002800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_tcc_42002800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_tcc_42002800_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_tcc_42002800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_tcc_42002800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_tcc_42002800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_tcc_42002800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_tcc_42002800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_tcc_42002800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_tcc_42002800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_tcc_42002800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_tcc_42002800_ORD 42

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_tcc_42002800_REQUIRES_ORDS \
	6, /* /soc */ \
	17, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_tcc_42002800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_tcc_42002800_EXISTS 1
#define DT_N_ALIAS_tcc_1           DT_N_S_soc_S_tcc_42002800
#define DT_N_INST_1_atmel_sam0_tcc DT_N_S_soc_S_tcc_42002800
#define DT_N_NODELABEL_tcc1        DT_N_S_soc_S_tcc_42002800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_tcc_42002800_REG_NUM 1
#define DT_N_S_soc_S_tcc_42002800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_REG_IDX_0_VAL_ADDRESS 1107306496 /* 0x42002800 */
#define DT_N_S_soc_S_tcc_42002800_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_tcc_42002800_RANGES_NUM 0
#define DT_N_S_soc_S_tcc_42002800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_tcc_42002800_IRQ_NUM 1
#define DT_N_S_soc_S_tcc_42002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_tcc_42002800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_tcc_42002800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_COMPAT_MATCHES_atmel_sam0_tcc 1
#define DT_N_S_soc_S_tcc_42002800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_tcc_42002800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_COMPAT_MODEL_IDX_0 "sam0-tcc"
#define DT_N_S_soc_S_tcc_42002800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_tcc_42002800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_tcc_42002800_P_compatible {"atmel,sam0-tcc"}
#define DT_N_S_soc_S_tcc_42002800_P_compatible_IDX_0 "atmel,sam0-tcc"
#define DT_N_S_soc_S_tcc_42002800_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-tcc
#define DT_N_S_soc_S_tcc_42002800_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_tcc
#define DT_N_S_soc_S_tcc_42002800_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_TCC
#define DT_N_S_soc_S_tcc_42002800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_tcc_42002800, compatible, 0)
#define DT_N_S_soc_S_tcc_42002800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_tcc_42002800, compatible, 0)
#define DT_N_S_soc_S_tcc_42002800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_tcc_42002800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_tcc_42002800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_tcc_42002800_P_compatible_LEN 1
#define DT_N_S_soc_S_tcc_42002800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_P_reg {1107306496 /* 0x42002800 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_tcc_42002800_P_reg_IDX_0 1107306496
#define DT_N_S_soc_S_tcc_42002800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_P_reg_IDX_1 128
#define DT_N_S_soc_S_tcc_42002800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_P_reg_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_tcc_42002800_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_tcc_42002800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_tcc_42002800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_tcc_42002800_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv6m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv6m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 43

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv6m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv6m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv6m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv6m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv6m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv6m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv6m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV6M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40002000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40002000
 *
 * Binding (compatible = atmel,sam0-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/atmel,sam0-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_40002000_PATH "/soc/watchdog@40002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_40002000_FULL_NAME "watchdog@40002000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_40002000_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_40002000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_40002000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40002000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_40002000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_40002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40002000_ORD 44

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40002000_REQUIRES_ORDS \
	6, /* /soc */ \
	17, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40002000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40002000_EXISTS 1
#define DT_N_ALIAS_watchdog0            DT_N_S_soc_S_watchdog_40002000
#define DT_N_INST_0_atmel_sam0_watchdog DT_N_S_soc_S_watchdog_40002000
#define DT_N_NODELABEL_wdog             DT_N_S_soc_S_watchdog_40002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_40002000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_REG_IDX_0_VAL_ADDRESS 1073750016 /* 0x40002000 */
#define DT_N_S_soc_S_watchdog_40002000_REG_IDX_0_VAL_SIZE 9 /* 0x9 */
#define DT_N_S_soc_S_watchdog_40002000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_40002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_40002000_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_watchdog_40002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_watchdog_40002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_COMPAT_MATCHES_atmel_sam0_watchdog 1
#define DT_N_S_soc_S_watchdog_40002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_watchdog_40002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_COMPAT_MODEL_IDX_0 "sam0-watchdog"
#define DT_N_S_soc_S_watchdog_40002000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_40002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40002000_P_reg {1073750016 /* 0x40002000 */, 9 /* 0x9 */}
#define DT_N_S_soc_S_watchdog_40002000_P_reg_IDX_0 1073750016
#define DT_N_S_soc_S_watchdog_40002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_P_reg_IDX_1 9
#define DT_N_S_soc_S_watchdog_40002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_P_interrupts {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_watchdog_40002000_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_watchdog_40002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_watchdog_40002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_P_compatible {"atmel,sam0-watchdog"}
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_IDX_0 "atmel,sam0-watchdog"
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-watchdog
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_watchdog
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_WATCHDOG
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40002000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_40002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_40002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/can
 *
 * Node identifier: DT_N_S_soc_S_can
 *
 * Binding (compatible = bosch,m_can-base):
 *   $ZEPHYR_BASE/dts/bindings/can/bosch,m_can-base.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_PATH "/soc/can"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_FULL_NAME "can"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_can_S_can_42001c00) fn(DT_N_S_soc_S_can_S_can_42002000)
#define DT_N_S_soc_S_can_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_S_can_42002000)
#define DT_N_S_soc_S_can_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, __VA_ARGS__) fn(DT_N_S_soc_S_can_S_can_42002000, __VA_ARGS__)
#define DT_N_S_soc_S_can_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_S_can_42002000, __VA_ARGS__)
#define DT_N_S_soc_S_can_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_can_S_can_42001c00)
#define DT_N_S_soc_S_can_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00)
#define DT_N_S_soc_S_can_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, __VA_ARGS__)
#define DT_N_S_soc_S_can_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_ORD 45

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_SUPPORTS_ORDS \
	47, /* /soc/can/can@42001c00 */ \
	50, /* /soc/can/can@42002000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_EXISTS 1
#define DT_N_INST_0_bosch_m_can_base DT_N_S_soc_S_can

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_REG_NUM 0
#define DT_N_S_soc_S_can_RANGES_NUM 0
#define DT_N_S_soc_S_can_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_IRQ_NUM 0
#define DT_N_S_soc_S_can_COMPAT_MATCHES_bosch_m_can_base 1
#define DT_N_S_soc_S_can_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_COMPAT_VENDOR_IDX_0 "Bosch Sensortec GmbH"
#define DT_N_S_soc_S_can_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_COMPAT_MODEL_IDX_0 "m_can-base"
#define DT_N_S_soc_S_can_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_can_P_std_filter_elements 28
#define DT_N_S_soc_S_can_P_std_filter_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_ext_filter_elements 8
#define DT_N_S_soc_S_can_P_ext_filter_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_rx_fifo0_elements 3
#define DT_N_S_soc_S_can_P_rx_fifo0_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_rx_fifo1_elements 3
#define DT_N_S_soc_S_can_P_rx_fifo1_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_rx_buffer_elements 0
#define DT_N_S_soc_S_can_P_rx_buffer_elements_EXISTS 1
#define DT_N_S_soc_S_can_P_tx_buffer_elements 1
#define DT_N_S_soc_S_can_P_tx_buffer_elements_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/can0_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_can0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_PATH "/soc/pinctrl@41000000/can0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FULL_NAME "can0_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_ORD 46

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_SUPPORTS_ORDS \
	47, /* /soc/can/can@42001c00 */ \
	59, /* /soc/pinctrl@41000000/can0_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_EXISTS 1
#define DT_N_NODELABEL_can0_default DT_N_S_soc_S_pinctrl_41000000_S_can0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/can/can@42001c00
 *
 * Node identifier: DT_N_S_soc_S_can_S_can_42001c00
 *
 * Binding (compatible = atmel,sam0-can):
 *   $ZEPHYR_BASE/dts/bindings/can/atmel,sam0-can.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_S_can_42001c00_PATH "/soc/can/can@42001c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_S_can_42001c00_FULL_NAME "can@42001c00"

/* Node parent (/soc/can) identifier: */
#define DT_N_S_soc_S_can_S_can_42001c00_PARENT DT_N_S_soc_S_can

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_S_can_42001c00_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_S_can_42001c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver)
#define DT_N_S_soc_S_can_S_can_42001c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver)
#define DT_N_S_soc_S_can_S_can_42001c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver)
#define DT_N_S_soc_S_can_S_can_42001c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver)
#define DT_N_S_soc_S_can_S_can_42001c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_S_can_42001c00_ORD 47

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_S_can_42001c00_REQUIRES_ORDS \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	45, /* /soc/can */ \
	46, /* /soc/pinctrl@41000000/can0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_S_can_42001c00_SUPPORTS_ORDS \
	48, /* /soc/can/can@42001c00/can-transceiver */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_S_can_42001c00_EXISTS 1
#define DT_N_INST_0_atmel_sam0_can DT_N_S_soc_S_can_S_can_42001c00
#define DT_N_NODELABEL_can0        DT_N_S_soc_S_can_S_can_42001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_S_can_42001c00_REG_NUM 1
#define DT_N_S_soc_S_can_S_can_42001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_REG_IDX_0_VAL_ADDRESS 1107303424 /* 0x42001c00 */
#define DT_N_S_soc_S_can_S_can_42001c00_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_can_S_can_42001c00_RANGES_NUM 0
#define DT_N_S_soc_S_can_S_can_42001c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_NUM 1
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_IDX_0_VAL_irq 15
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_NAME_line_0_VAL_irq DT_N_S_soc_S_can_S_can_42001c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_NAME_line_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_NAME_line_0_VAL_priority DT_N_S_soc_S_can_S_can_42001c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_S_can_42001c00_IRQ_NAME_line_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_COMPAT_MATCHES_atmel_sam0_can 1
#define DT_N_S_soc_S_can_S_can_42001c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_can_S_can_42001c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_COMPAT_MODEL_IDX_0 "sam0-can"
#define DT_N_S_soc_S_can_S_can_42001c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_S_can_42001c00_PINCTRL_NUM 1
#define DT_N_S_soc_S_can_S_can_42001c00_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_can_S_can_42001c00_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_S_can_42001c00_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_can_S_can_42001c00_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_can0_default

/* Generic property macros: */
#define DT_N_S_soc_S_can_S_can_42001c00_P_reg {1107303424 /* 0x42001c00 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_can_S_can_42001c00_P_reg_IDX_0 1107303424
#define DT_N_S_soc_S_can_S_can_42001c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_reg_IDX_1 256
#define DT_N_S_soc_S_can_S_can_42001c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupts {15 /* 0xf */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupts_IDX_0 15
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_0_VAL_periph_ch 26
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_1_VAL_offset 16
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_1_VAL_bit 8
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_can_S_can_42001c00_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42001c00, clocks, 0) \
	fn(DT_N_S_soc_S_can_S_can_42001c00, clocks, 1)
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_S_can_42001c00, clocks, 1)
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_42001c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_S_can_42001c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_LEN 2
#define DT_N_S_soc_S_can_S_can_42001c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42001c00, clock_names, 0) \
	fn(DT_N_S_soc_S_can_S_can_42001c00, clock_names, 1)
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_S_can_42001c00, clock_names, 1)
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_42001c00, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_S_can_42001c00, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_LEN 2
#define DT_N_S_soc_S_can_S_can_42001c00_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_divider 12
#define DT_N_S_soc_S_can_S_can_42001c00_P_divider_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_bus_speed_data 1000000
#define DT_N_S_soc_S_can_S_can_42001c00_P_bus_speed_data_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_sjw_data 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_sjw_data_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_sample_point_data 875
#define DT_N_S_soc_S_can_S_can_42001c00_P_sample_point_data_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_tx_delay_comp_offset 0
#define DT_N_S_soc_S_can_S_can_42001c00_P_tx_delay_comp_offset_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_bus_speed 125000
#define DT_N_S_soc_S_can_S_can_42001c00_P_bus_speed_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_sjw 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_sjw_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_sample_point 875
#define DT_N_S_soc_S_can_S_can_42001c00_P_sample_point_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_status "okay"
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42001c00, status, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00, status, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_LEN 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_status_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible {"atmel,sam0-can"}
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_IDX_0 "atmel,sam0-can"
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-can
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_can
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_CAN
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42001c00, compatible, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00, compatible, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names {"LINE_0"}
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_IDX_0 "LINE_0"
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_IDX_0_STRING_UNQUOTED LINE_0
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_IDX_0_STRING_TOKEN LINE_0
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LINE_0
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42001c00, interrupt_names, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00, interrupt_names, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_wakeup_source 0
#define DT_N_S_soc_S_can_S_can_42001c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_S_can_42001c00_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_can0_default
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_can0_default
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42001c00, pinctrl_0, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00, pinctrl_0, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42001c00, pinctrl_names, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42001c00, pinctrl_names, 0)
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_can_S_can_42001c00_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/can/can@42001c00/can-transceiver
 *
 * Node identifier: DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_PATH "/soc/can/can@42001c00/can-transceiver"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FULL_NAME "can-transceiver"

/* Node parent (/soc/can/can@42001c00) identifier: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_PARENT DT_N_S_soc_S_can_S_can_42001c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_ORD 48

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_REQUIRES_ORDS \
	47, /* /soc/can/can@42001c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_REG_NUM 0
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_RANGES_NUM 0
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_IRQ_NUM 0
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_P_max_bitrate 5000000
#define DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver_P_max_bitrate_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/can1_default
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_can1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_PATH "/soc/pinctrl@41000000/can1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FULL_NAME "can1_default"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_ORD 49

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_SUPPORTS_ORDS \
	50, /* /soc/can/can@42002000 */ \
	60, /* /soc/pinctrl@41000000/can1_default/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_EXISTS 1
#define DT_N_NODELABEL_can1_default DT_N_S_soc_S_pinctrl_41000000_S_can1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/can/can@42002000
 *
 * Node identifier: DT_N_S_soc_S_can_S_can_42002000
 *
 * Binding (compatible = atmel,sam0-can):
 *   $ZEPHYR_BASE/dts/bindings/can/atmel,sam0-can.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_S_can_42002000_PATH "/soc/can/can@42002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_S_can_42002000_FULL_NAME "can@42002000"

/* Node parent (/soc/can) identifier: */
#define DT_N_S_soc_S_can_S_can_42002000_PARENT DT_N_S_soc_S_can

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_S_can_42002000_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_S_can_42002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver)
#define DT_N_S_soc_S_can_S_can_42002000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver)
#define DT_N_S_soc_S_can_S_can_42002000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver)
#define DT_N_S_soc_S_can_S_can_42002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver)
#define DT_N_S_soc_S_can_S_can_42002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_S_can_42002000_ORD 50

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_S_can_42002000_REQUIRES_ORDS \
	16, /* /soc/gclk@40001c00 */ \
	17, /* /soc/interrupt-controller@e000e100 */ \
	18, /* /soc/mclk@40000800 */ \
	45, /* /soc/can */ \
	49, /* /soc/pinctrl@41000000/can1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_S_can_42002000_SUPPORTS_ORDS \
	51, /* /soc/can/can@42002000/can-transceiver */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_S_can_42002000_EXISTS 1
#define DT_N_INST_1_atmel_sam0_can DT_N_S_soc_S_can_S_can_42002000
#define DT_N_NODELABEL_can1        DT_N_S_soc_S_can_S_can_42002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_S_can_42002000_REG_NUM 1
#define DT_N_S_soc_S_can_S_can_42002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_REG_IDX_0_VAL_ADDRESS 1107304448 /* 0x42002000 */
#define DT_N_S_soc_S_can_S_can_42002000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_can_S_can_42002000_RANGES_NUM 0
#define DT_N_S_soc_S_can_S_can_42002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_NUM 1
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_NAME_line_0_VAL_irq DT_N_S_soc_S_can_S_can_42002000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_NAME_line_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_NAME_line_0_VAL_priority DT_N_S_soc_S_can_S_can_42002000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_S_can_42002000_IRQ_NAME_line_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_COMPAT_MATCHES_atmel_sam0_can 1
#define DT_N_S_soc_S_can_S_can_42002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_can_S_can_42002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_COMPAT_MODEL_IDX_0 "sam0-can"
#define DT_N_S_soc_S_can_S_can_42002000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_S_can_42002000_PINCTRL_NUM 1
#define DT_N_S_soc_S_can_S_can_42002000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_can_S_can_42002000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_S_can_42002000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_can_S_can_42002000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_can1_default

/* Generic property macros: */
#define DT_N_S_soc_S_can_S_can_42002000_P_reg {1107304448 /* 0x42002000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_can_S_can_42002000_P_reg_IDX_0 1107304448
#define DT_N_S_soc_S_can_S_can_42002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_reg_IDX_1 256
#define DT_N_S_soc_S_can_S_can_42002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupts {16 /* 0x10 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_0_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_0_VAL_periph_ch 27
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_0_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_0_NAME "GCLK"
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_gclk_PH DT_N_S_soc_S_gclk_40001c00
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_gclk_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_gclk_VAL_periph_ch DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_0_VAL_periph_ch
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_gclk_VAL_periph_ch_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_1_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_1_VAL_offset 16
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_1_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_1_VAL_bit 9
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_1_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_1_NAME "MCLK"
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_mclk_PH DT_N_S_soc_S_mclk_40000800
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_mclk_VAL_offset DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_1_VAL_offset
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_mclk_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_mclk_VAL_bit DT_N_S_soc_S_can_S_can_42002000_P_clocks_IDX_1_VAL_bit
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_NAME_mclk_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42002000, clocks, 0) \
	fn(DT_N_S_soc_S_can_S_can_42002000, clocks, 1)
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42002000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_S_can_42002000, clocks, 1)
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42002000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_42002000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42002000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_S_can_42002000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_LEN 2
#define DT_N_S_soc_S_can_S_can_42002000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names {"GCLK", "MCLK"}
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_0 "GCLK"
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_0_STRING_UNQUOTED GCLK
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_0_STRING_TOKEN GCLK
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_0_STRING_UPPER_TOKEN GCLK
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_1 "MCLK"
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_1_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_1_STRING_TOKEN MCLK
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_1_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42002000, clock_names, 0) \
	fn(DT_N_S_soc_S_can_S_can_42002000, clock_names, 1)
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42002000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_S_can_42002000, clock_names, 1)
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42002000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_S_can_42002000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42002000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_S_can_42002000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_LEN 2
#define DT_N_S_soc_S_can_S_can_42002000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_divider 12
#define DT_N_S_soc_S_can_S_can_42002000_P_divider_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_bus_speed_data 1000000
#define DT_N_S_soc_S_can_S_can_42002000_P_bus_speed_data_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_sjw_data 1
#define DT_N_S_soc_S_can_S_can_42002000_P_sjw_data_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_sample_point_data 875
#define DT_N_S_soc_S_can_S_can_42002000_P_sample_point_data_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_tx_delay_comp_offset 0
#define DT_N_S_soc_S_can_S_can_42002000_P_tx_delay_comp_offset_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_bus_speed 125000
#define DT_N_S_soc_S_can_S_can_42002000_P_bus_speed_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_sjw 1
#define DT_N_S_soc_S_can_S_can_42002000_P_sjw_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_sample_point 875
#define DT_N_S_soc_S_can_S_can_42002000_P_sample_point_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_status "disabled"
#define DT_N_S_soc_S_can_S_can_42002000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_can_S_can_42002000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_can_S_can_42002000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_S_can_42002000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_can_S_can_42002000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_can_S_can_42002000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_can_S_can_42002000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_S_can_42002000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42002000, status, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42002000, status, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_status_LEN 1
#define DT_N_S_soc_S_can_S_can_42002000_P_status_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible {"atmel,sam0-can"}
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_IDX_0 "atmel,sam0-can"
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-can
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_can
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_CAN
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42002000, compatible, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42002000, compatible, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_LEN 1
#define DT_N_S_soc_S_can_S_can_42002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names {"LINE_0"}
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_IDX_0 "LINE_0"
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_IDX_0_STRING_UNQUOTED LINE_0
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_IDX_0_STRING_TOKEN LINE_0
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LINE_0
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42002000, interrupt_names, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42002000, interrupt_names, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42002000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42002000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_can_S_can_42002000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_wakeup_source 0
#define DT_N_S_soc_S_can_S_can_42002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_S_can_42002000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pinctrl_41000000_S_can1_default
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pinctrl_41000000_S_can1_default
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42002000, pinctrl_0, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42002000, pinctrl_0, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42002000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42002000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_S_can_42002000, pinctrl_names, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_S_can_42002000, pinctrl_names, 0)
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_S_can_42002000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_S_can_42002000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_can_S_can_42002000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/can/can@42002000/can-transceiver
 *
 * Node identifier: DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_PATH "/soc/can/can@42002000/can-transceiver"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FULL_NAME "can-transceiver"

/* Node parent (/soc/can/can@42002000) identifier: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_PARENT DT_N_S_soc_S_can_S_can_42002000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_ORD 51

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_REQUIRES_ORDS \
	50, /* /soc/can/can@42002000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_REG_NUM 0
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_RANGES_NUM 0
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_IRQ_NUM 0
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_P_max_bitrate 5000000
#define DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver_P_max_bitrate_EXISTS 1

/*
 * Devicetree node: /soc/nvmctrl@41004000
 *
 * Node identifier: DT_N_S_soc_S_nvmctrl_41004000
 *
 * Binding (compatible = atmel,sam0-nvmctrl):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/atmel,sam0-nvmctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_nvmctrl_41004000_PATH "/soc/nvmctrl@41004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_nvmctrl_41004000_FULL_NAME "nvmctrl@41004000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_nvmctrl_41004000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_nvmctrl_41004000_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_nvmctrl_41004000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0)
#define DT_N_S_soc_S_nvmctrl_41004000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0)
#define DT_N_S_soc_S_nvmctrl_41004000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0)
#define DT_N_S_soc_S_nvmctrl_41004000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0)
#define DT_N_S_soc_S_nvmctrl_41004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_nvmctrl_41004000_ORD 52

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_nvmctrl_41004000_REQUIRES_ORDS \
	6, /* /soc */ \
	17, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_nvmctrl_41004000_SUPPORTS_ORDS \
	53, /* /soc/nvmctrl@41004000/flash@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_nvmctrl_41004000_EXISTS 1
#define DT_N_INST_0_atmel_sam0_nvmctrl DT_N_S_soc_S_nvmctrl_41004000
#define DT_N_NODELABEL_nvmctrl         DT_N_S_soc_S_nvmctrl_41004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_nvmctrl_41004000_REG_NUM 1
#define DT_N_S_soc_S_nvmctrl_41004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_REG_IDX_0_VAL_ADDRESS 1090535424 /* 0x41004000 */
#define DT_N_S_soc_S_nvmctrl_41004000_REG_IDX_0_VAL_SIZE 34 /* 0x22 */
#define DT_N_S_soc_S_nvmctrl_41004000_RANGES_NUM 0
#define DT_N_S_soc_S_nvmctrl_41004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_nvmctrl_41004000_IRQ_NUM 1
#define DT_N_S_soc_S_nvmctrl_41004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_nvmctrl_41004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_nvmctrl_41004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_COMPAT_MATCHES_atmel_sam0_nvmctrl 1
#define DT_N_S_soc_S_nvmctrl_41004000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_nvmctrl_41004000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_COMPAT_MODEL_IDX_0 "sam0-nvmctrl"
#define DT_N_S_soc_S_nvmctrl_41004000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_nvmctrl_41004000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_nvmctrl_41004000_P_lock_regions 16
#define DT_N_S_soc_S_nvmctrl_41004000_P_lock_regions_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_reg {1090535424 /* 0x41004000 */, 34 /* 0x22 */}
#define DT_N_S_soc_S_nvmctrl_41004000_P_reg_IDX_0 1090535424
#define DT_N_S_soc_S_nvmctrl_41004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_reg_IDX_1 34
#define DT_N_S_soc_S_nvmctrl_41004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible {"atmel,sam0-nvmctrl"}
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_IDX_0 "atmel,sam0-nvmctrl"
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-nvmctrl
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_nvmctrl
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_NVMCTRL
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_nvmctrl_41004000, compatible, 0)
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_nvmctrl_41004000, compatible, 0)
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_nvmctrl_41004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_LEN 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_interrupts {6 /* 0x6 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_nvmctrl_41004000_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_nvmctrl_41004000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_nvmctrl_41004000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_wakeup_source 0
#define DT_N_S_soc_S_nvmctrl_41004000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_nvmctrl_41004000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/nvmctrl@41004000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_nvmctrl_41004000_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_PATH "/soc/nvmctrl@41004000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FULL_NAME "flash@0"

/* Node parent (/soc/nvmctrl@41004000) identifier: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_PARENT DT_N_S_soc_S_nvmctrl_41004000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_ORD 53

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_REQUIRES_ORDS \
	52, /* /soc/nvmctrl@41004000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_SUPPORTS_ORDS \
	54, /* /soc/nvmctrl@41004000/flash@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_nvmctrl_41004000_S_flash_0
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_nvmctrl_41004000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_write_block_size 4
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_reg {0 /* 0x0 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_reg_IDX_1 262144
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/nvmctrl@41004000/flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_PATH "/soc/nvmctrl@41004000/flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FULL_NAME "partitions"

/* Node parent (/soc/nvmctrl@41004000/flash@0) identifier: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_PARENT DT_N_S_soc_S_nvmctrl_41004000_S_flash_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_ORD 54

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_REQUIRES_ORDS \
	53, /* /soc/nvmctrl@41004000/flash@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_SUPPORTS_ORDS \
	55, /* /soc/nvmctrl@41004000/flash@0/partitions/partition@3c000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/nvmctrl@41004000/flash@0/partitions/partition@3c000
 *
 * Node identifier: DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_PATH "/soc/nvmctrl@41004000/flash@0/partitions/partition@3c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FULL_NAME "partition@3c000"

/* Node parent (/soc/nvmctrl@41004000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_PARENT DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_ORD 55

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_REQUIRES_ORDS \
	54, /* /soc/nvmctrl@41004000/flash@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_REG_NUM 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_REG_IDX_0_VAL_ADDRESS 245760 /* 0x3c000 */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_RANGES_NUM 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_IRQ_NUM 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label "storage"
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000, label, 0)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000, label, 0)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_LEN 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_label_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_read_only 0
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_reg {245760 /* 0x3c000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_reg_IDX_0 245760
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/gpio@41000000
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000
 *
 * Binding (compatible = atmel,sam0-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/atmel,sam0-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_PATH "/soc/pinctrl@41000000/gpio@41000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FULL_NAME "gpio@41000000"

/* Node parent (/soc/pinctrl@41000000) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_PARENT DT_N_S_soc_S_pinctrl_41000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_ORD 56

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_REQUIRES_ORDS \
	7, /* /soc/pinctrl@41000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_EXISTS 1
#define DT_N_ALIAS_port_a           DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000
#define DT_N_INST_0_atmel_sam0_gpio DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000
#define DT_N_NODELABEL_porta        DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_REG_NUM 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_REG_IDX_0_VAL_ADDRESS 1090519040 /* 0x41000000 */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_COMPAT_MATCHES_atmel_sam0_gpio 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_COMPAT_VENDOR_IDX_0 "Atmel Corporation"
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_COMPAT_MODEL_IDX_0 "sam0-gpio"
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_reg {1090519040 /* 0x41000000 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_reg_IDX_0 1090519040
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_reg_IDX_1 128
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_gpio_controller 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_ngpios 32
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible {"atmel,sam0-gpio"}
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_IDX_0 "atmel,sam0-gpio"
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_IDX_0_STRING_UNQUOTED atmel,sam0-gpio
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_IDX_0_STRING_TOKEN atmel_sam0_gpio
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ATMEL_SAM0_GPIO
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000, compatible, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000, compatible, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_LEN 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_wakeup_source 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/adc0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_PATH "/soc/pinctrl@41000000/adc0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/adc0_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_adc0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_ORD 57

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_REQUIRES_ORDS \
	22, /* /soc/pinctrl@41000000/adc0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_pinmux {4753 /* 0x1291 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_pinmux_IDX_0 4753
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1, pinmux, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1, pinmux, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1_P_output_enable_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/adc1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_PATH "/soc/pinctrl@41000000/adc1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/adc1_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_adc1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_ORD 58

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_REQUIRES_ORDS \
	24, /* /soc/pinctrl@41000000/adc1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_pinmux {4736 /* 0x1280 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_pinmux_IDX_0 4736
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1, pinmux, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1, pinmux, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1_P_output_enable_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/can0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_PATH "/soc/pinctrl@41000000/can0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/can0_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_can0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_ORD 59

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_REQUIRES_ORDS \
	46, /* /soc/pinctrl@41000000/can0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux {25488 /* 0x6390 */, 25472 /* 0x6380 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_IDX_0 25488
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_IDX_1 25472
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, pinmux, 0) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_LEN 2
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1_P_output_enable_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/can1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_PATH "/soc/pinctrl@41000000/can1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/can1_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_can1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_ORD 60

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_REQUIRES_ORDS \
	49, /* /soc/pinctrl@41000000/can1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux {25329 /* 0x62f1 */, 25313 /* 0x62e1 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_IDX_0 25329
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_IDX_1 25313
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, pinmux, 0) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_LEN 2
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1_P_output_enable_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/pwm_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_PATH "/soc/pinctrl@41000000/pwm_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/pwm_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_pwm_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_ORD 61

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_REQUIRES_ORDS \
	19, /* /soc/pinctrl@41000000/pwm_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_pinmux {21074 /* 0x5252 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_pinmux_IDX_0 21074
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1, pinmux, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1, pinmux, 0)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1_P_output_enable_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom0_uart_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_PATH "/soc/pinctrl@41000000/sercom0_uart_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/sercom0_uart_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_ORD 62

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_REQUIRES_ORDS \
	30, /* /soc/pinctrl@41000000/sercom0_uart_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux {9105 /* 0x2391 */, 9089 /* 0x2381 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_IDX_0 9105
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_IDX_1 9089
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, pinmux, 0) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_LEN 2
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1_P_output_enable_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom1_i2c_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_PATH "/soc/pinctrl@41000000/sercom1_i2c_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/sercom1_i2c_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_ORD 63

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_REQUIRES_ORDS \
	32, /* /soc/pinctrl@41000000/sercom1_i2c_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux {8960 /* 0x2300 */, 8976 /* 0x2310 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_IDX_0 8960
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_IDX_1 8976
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, pinmux, 0) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_LEN 2
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1_P_output_enable_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom1_uart_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_PATH "/soc/pinctrl@41000000/sercom1_uart_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/sercom1_uart_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_ORD 64

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_REQUIRES_ORDS \
	34, /* /soc/pinctrl@41000000/sercom1_uart_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux {8912 /* 0x22d0 */, 8896 /* 0x22c0 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_IDX_0 8912
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_IDX_1 8896
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, pinmux, 0) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_LEN 2
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1_P_output_enable_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom4_uart_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_PATH "/soc/pinctrl@41000000/sercom4_uart_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/sercom4_uart_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_ORD 65

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_REQUIRES_ORDS \
	37, /* /soc/pinctrl@41000000/sercom4_uart_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux {12977 /* 0x32b1 */, 12961 /* 0x32a1 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_IDX_0 12977
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_IDX_1 12961
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, pinmux, 0) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, pinmux, 1)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_LEN 2
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1_P_output_enable_EXISTS 1

/*
 * Devicetree node: /soc/pinctrl@41000000/sercom5_spi_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_PATH "/soc/pinctrl@41000000/sercom5_spi_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FULL_NAME "group1"

/* Node parent (/soc/pinctrl@41000000/sercom5_spi_default) identifier: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_PARENT DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_ORD 66

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_REQUIRES_ORDS \
	39, /* /soc/pinctrl@41000000/sercom5_spi_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux {12801 /* 0x3201 */, 12833 /* 0x3221 */, 12817 /* 0x3211 */}
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_IDX_0 12801
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_IDX_1 12833
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_IDX_2 12817
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 0) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 1) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 2)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 2)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 2, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1, pinmux, 2, __VA_ARGS__)
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_LEN 3
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_drive_strength 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_drive_strength_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_output_enable 0
#define DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1_P_output_enable_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_nvmctrl_41004000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_sercom_42001400
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_sercom_42001400
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_nvmctrl_41004000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_can_S_can_42001c00
#define DT_CHOSEN_zephyr_canbus_EXISTS           1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_nvmctrl_41004000) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000) fn(DT_N_S_soc_S_mclk_40000800) fn(DT_N_S_soc_S_gclk_40001c00) fn(DT_N_S_soc_S_eic_40002800) fn(DT_N_S_soc_S_pinmux_41000000) fn(DT_N_S_soc_S_watchdog_40002000) fn(DT_N_S_soc_S_dmac_41006000) fn(DT_N_S_soc_S_adc_42004400) fn(DT_N_S_soc_S_sercom_42000400) fn(DT_N_S_soc_S_sercom_42000800) fn(DT_N_S_soc_S_sercom_42000c00) fn(DT_N_S_soc_S_sercom_42001000) fn(DT_N_S_soc_S_tcc_42002400) fn(DT_N_S_soc_S_tcc_42002800) fn(DT_N_S_soc_S_tcc_42002c00) fn(DT_N_S_soc_S_pinctrl_41000000) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1) fn(DT_N_S_soc_S_rtc_40002400) fn(DT_N_S_soc_S_adc_42004800) fn(DT_N_S_soc_S_sercom_42001400) fn(DT_N_S_soc_S_sercom_42001800) fn(DT_N_S_soc_S_can) fn(DT_N_S_soc_S_can_S_can_42001c00) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver) fn(DT_N_S_soc_S_can_S_can_42002000) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_memory_20000000) fn(DT_N_S_device_id_80a00c) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_pwmleds) fn(DT_N_S_pwmleds_S_pwm_led_0) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_button_0)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_nvmctrl_41004000) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000) fn(DT_N_S_soc_S_mclk_40000800) fn(DT_N_S_soc_S_gclk_40001c00) fn(DT_N_S_soc_S_eic_40002800) fn(DT_N_S_soc_S_pinmux_41000000) fn(DT_N_S_soc_S_watchdog_40002000) fn(DT_N_S_soc_S_dmac_41006000) fn(DT_N_S_soc_S_adc_42004400) fn(DT_N_S_soc_S_sercom_42000400) fn(DT_N_S_soc_S_sercom_42000800) fn(DT_N_S_soc_S_sercom_42000c00) fn(DT_N_S_soc_S_tcc_42002400) fn(DT_N_S_soc_S_tcc_42002800) fn(DT_N_S_soc_S_tcc_42002c00) fn(DT_N_S_soc_S_pinctrl_41000000) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_pwm_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc0_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_adc1_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_can0_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_can1_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom0_uart_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_i2c_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom1_uart_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom4_uart_default_S_group1) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default) fn(DT_N_S_soc_S_pinctrl_41000000_S_sercom5_spi_default_S_group1) fn(DT_N_S_soc_S_sercom_42001400) fn(DT_N_S_soc_S_sercom_42001800) fn(DT_N_S_soc_S_can) fn(DT_N_S_soc_S_can_S_can_42001c00) fn(DT_N_S_soc_S_can_S_can_42001c00_S_can_transceiver) fn(DT_N_S_soc_S_can_S_can_42002000_S_can_transceiver) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_memory_20000000) fn(DT_N_S_device_id_80a00c) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_pwmleds) fn(DT_N_S_pwmleds_S_pwm_led_0) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_button_0)
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions_S_partition_3c000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_atsamc21n_xpro 1
#define DT_COMPAT_HAS_OKAY_atmel_samc21n18a 1
#define DT_COMPAT_HAS_OKAY_atmel_samc21 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v6m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv6m_systick 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_nvmctrl 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_atmel_samc2x_mclk 1
#define DT_COMPAT_HAS_OKAY_atmel_samc2x_gclk 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_eic 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_pinmux 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_watchdog 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_dmac 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_adc 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_uart 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_i2c 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_tcc 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_tcc_pwm 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_pinctrl 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_gpio 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_spi 1
#define DT_COMPAT_HAS_OKAY_bosch_m_can_base 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_can 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m0_ 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_atmel_sam0_id 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_pwm_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_atsamc21n_xpro_NUM_OKAY 1
#define DT_N_INST_atmel_samc21n18a_NUM_OKAY 1
#define DT_N_INST_atmel_samc21_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v6m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv6m_systick_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_nvmctrl_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_atmel_samc2x_mclk_NUM_OKAY 1
#define DT_N_INST_atmel_samc2x_gclk_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_eic_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_pinmux_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_watchdog_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_dmac_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_adc_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_uart_NUM_OKAY 3
#define DT_N_INST_atmel_sam0_i2c_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_tcc_NUM_OKAY 2
#define DT_N_INST_atmel_sam0_tcc_pwm_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_pinctrl_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_gpio_NUM_OKAY 3
#define DT_N_INST_atmel_sam0_spi_NUM_OKAY 1
#define DT_N_INST_bosch_m_can_base_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_can_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m0__NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_atmel_sam0_id_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_pwm_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_FOREACH_OKAY_atsamc21n_xpro(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_atsamc21n_xpro(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atsamc21n_xpro(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atsamc21n_xpro(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_samc21n18a(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_atmel_samc21n18a(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_samc21n18a(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_samc21n18a(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_samc21(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_atmel_samc21(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_samc21(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_samc21(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v6m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v6m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v6m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v6m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv6m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv6m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv6m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv6m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_nvmctrl(fn) fn(DT_N_S_soc_S_nvmctrl_41004000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_nvmctrl(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_nvmctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_nvmctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_nvmctrl_41004000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_samc2x_mclk(fn) fn(DT_N_S_soc_S_mclk_40000800)
#define DT_FOREACH_OKAY_VARGS_atmel_samc2x_mclk(fn, ...) fn(DT_N_S_soc_S_mclk_40000800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_samc2x_mclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_samc2x_mclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_samc2x_gclk(fn) fn(DT_N_S_soc_S_gclk_40001c00)
#define DT_FOREACH_OKAY_VARGS_atmel_samc2x_gclk(fn, ...) fn(DT_N_S_soc_S_gclk_40001c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_samc2x_gclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_samc2x_gclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_eic(fn) fn(DT_N_S_soc_S_eic_40002800)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_eic(fn, ...) fn(DT_N_S_soc_S_eic_40002800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_eic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_eic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_pinmux(fn) fn(DT_N_S_soc_S_pinmux_41000000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_pinmux(fn, ...) fn(DT_N_S_soc_S_pinmux_41000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_pinmux(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_pinmux(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_watchdog(fn) fn(DT_N_S_soc_S_watchdog_40002000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_watchdog(fn, ...) fn(DT_N_S_soc_S_watchdog_40002000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_watchdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_watchdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_dmac(fn) fn(DT_N_S_soc_S_dmac_41006000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_dmac(fn, ...) fn(DT_N_S_soc_S_dmac_41006000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_dmac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_dmac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_adc(fn) fn(DT_N_S_soc_S_adc_42004400)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_adc(fn, ...) fn(DT_N_S_soc_S_adc_42004400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_adc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_uart(fn) fn(DT_N_S_soc_S_sercom_42000400) fn(DT_N_S_soc_S_sercom_42000c00) fn(DT_N_S_soc_S_sercom_42001400)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_uart(fn, ...) fn(DT_N_S_soc_S_sercom_42000400, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42000c00, __VA_ARGS__) fn(DT_N_S_soc_S_sercom_42001400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_uart(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_uart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_i2c(fn) fn(DT_N_S_soc_S_sercom_42000800)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_i2c(fn, ...) fn(DT_N_S_soc_S_sercom_42000800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_i2c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_i2c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_tcc(fn) fn(DT_N_S_soc_S_tcc_42002400) fn(DT_N_S_soc_S_tcc_42002800)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_tcc(fn, ...) fn(DT_N_S_soc_S_tcc_42002400, __VA_ARGS__) fn(DT_N_S_soc_S_tcc_42002800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_tcc(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_tcc(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_tcc_pwm(fn) fn(DT_N_S_soc_S_tcc_42002c00)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_tcc_pwm(fn, ...) fn(DT_N_S_soc_S_tcc_42002c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_tcc_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_tcc_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_pinctrl(fn) fn(DT_N_S_soc_S_pinctrl_41000000)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_pinctrl(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_gpio(fn) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_gpio(fn, ...) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000000, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000080, __VA_ARGS__) fn(DT_N_S_soc_S_pinctrl_41000000_S_gpio_41000100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_gpio(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_spi(fn) fn(DT_N_S_soc_S_sercom_42001800)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_spi(fn, ...) fn(DT_N_S_soc_S_sercom_42001800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_bosch_m_can_base(fn) fn(DT_N_S_soc_S_can)
#define DT_FOREACH_OKAY_VARGS_bosch_m_can_base(fn, ...) fn(DT_N_S_soc_S_can, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_bosch_m_can_base(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_bosch_m_can_base(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_can(fn) fn(DT_N_S_soc_S_can_S_can_42001c00)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_can(fn, ...) fn(DT_N_S_soc_S_can_S_can_42001c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_can(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_can(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m0_(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m0_(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m0_(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m0_(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_atmel_sam0_id(fn) fn(DT_N_S_device_id_80a00c)
#define DT_FOREACH_OKAY_VARGS_atmel_sam0_id(fn, ...) fn(DT_N_S_device_id_80a00c, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_atmel_sam0_id(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_atmel_sam0_id(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_pwm_leds(fn) fn(DT_N_S_pwmleds)
#define DT_FOREACH_OKAY_VARGS_pwm_leds(fn, ...) fn(DT_N_S_pwmleds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_pwm_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_pwm_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_buttons)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_buttons, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
