Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\17.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off praca -c praca --vector_source="C:/intelFPGA_lite/praca/Waveform.vwf" --testbench_file="C:/intelFPGA_lite/praca/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Jan 24 01:31:34 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off praca -c praca --vector_source=C:/intelFPGA_lite/praca/Waveform.vwf --testbench_file=C:/intelFPGA_lite/praca/simulation/qsim/Waveform.vwf.vht
Warning (20013): Ignored 14 assignments for entity "altera_dual_boot" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "unsaved" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

_lite/praca/simulation/qsim/Waveform.vwf.vht for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 500 megabytes
    Info: Processing ended: Wed Jan 24 01:31:35 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/intelFPGA_lite/praca/simulation/qsim/" praca -c praca

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Jan 24 01:31:36 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/intelFPGA_lite/praca/simulation/qsim/ praca -c praca
Warning (20013): Ignored 14 assignments for entity "altera_dual_boot" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "unsaved" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file praca.vho in folder "C:/intelFPGA_lite/praca/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Wed Jan 24 01:31:38 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/intelFPGA_lite/praca/simulation/qsim/praca.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vsim -c -do praca.do

Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do praca.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:39 on Jan 24,2018
# vcom -work work praca.vho 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity PRACA
# -- Compiling architecture structure of PRACA

# End time: 01:31:40 on Jan 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:31:40 on Jan 24,2018
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PRACA_vhd_vec_tst
# -- Compiling architecture PRACA_arch of PRACA_vhd_vec_tst
# End time: 01:31:40 on Jan 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.praca_vhd_vec_tst 
# Start time: 01:31:40 on Jan 24,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.praca_vhd_vec_tst(praca_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.praca(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading fiftyfivenm.fiftyfivenm_pll(vital_pll)
# Loading fiftyfivenm.fiftyfivenm_mn_cntr(behave)
# Loading fiftyfivenm.fiftyfivenm_scale_cntr(behave)
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_ram_block(block_arch)
# Loading fiftyfivenm.fiftyfivenm_ram_register(reg_arch)
# Loading fiftyfivenm.fiftyfivenm_ram_pulse_generator(pgen_arch)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
# ** Warning: Design size of 93475 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#33

# ** Note: Fiftyfivenm PLL locked to incoming clock
#    Time: 180 ns  Iteration: 3  Instance: /praca_vhd_vec_tst/i1/\C|altpll_0|sd1|pll7\
# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 24660500 ps

# Simulation time: 24660500 ps

# Simulation time: 24660500 ps

# Simulation time: 24660500 ps

# Simulation time: 24660500 ps

# Simulation time: 24660500 ps

# Simulation time: 24660500 ps

# Simulation time: 24660500 ps

# Simulation time: 47866666 ps

# Simulation time: 47866666 ps

# Simulation time: 47866666 ps

# Simulation time: 47866666 ps

# Simulation time: 47866666 ps

# Simulation time: 47866666 ps

# Simulation time: 47866666 ps

# Simulation time: 47866666 ps

# Simulation time: 78420000 ps

# Simulation time: 78420000 ps

# Simulation time: 78420000 ps

# Simulation time: 78420000 ps

# Simulation time: 78420000 ps

# Simulation time: 78420000 ps

# ** Note: Fiftyfivenm PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 100060 ns  Iteration: 3  Instance: /praca_vhd_vec_tst/i1/\C|altpll_0|sd1|pll7\

# End time: 01:32:57 on Jan 24,2018, Elapsed time: 0:01:17
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/intelFPGA_lite/praca/Waveform.vwf...

Reading C:/intelFPGA_lite/praca/simulation/qsim/praca.msim.vcd...

Processing channel transitions... 

Warning: address2[15] - signal not found in VCD.

Warning: address2[14] - signal not found in VCD.

Writing the resulting VWF to C:/intelFPGA_lite/praca/simulation/qsim/praca_20180124013257.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.