# `design_mobile_npu_architecture_overview.md`

# ğŸ“˜ `design_mobile_npu_architecture_overview.md`ê°€ ì–´ë–¤ ë¬¸ì„œì¸ê°€?

ì´ ë¬¸ì„œëŠ” ë‹¤ìŒì„ ì„¤ëª…í•©ë‹ˆë‹¤:

### 1. **ëª¨ë°”ì¼ NPUê°€ ì„œë²„ìš© NPUì™€ ì–´ë–»ê²Œ ë‹¤ë¥¸ì§€**

- ë™ì  ìŠ¤ì¼€ì¤„ë§ ì—†ìŒ
- ì •ì  ìŠ¤ì¼€ì¤„ë§ ê¸°ë°˜
- ë©”ëª¨ë¦¬ ê³„ì¸µ(Shared SRAM, System DRAM, Weight Compression ë“±)
- NPUì˜ TE/VE êµ¬ì¡°
- ISP/ë””ìŠ¤í”Œë ˆì´/ì„¼ì„œ í—ˆë¸Œì™€ì˜ ì—°ë™
- ì „ë ¥/ë°œì—´ ê¸°ë°˜ ì œì•½

---

### 2. **ì‚¼ì„±/í€„ì»´/ì• í”Œ ëª¨ë°”ì¼ NPUì˜ ê³µí†µ ì•„í‚¤í…ì²˜ íŒ¨í„´**

ì˜ˆ:

- Apple ANE â†’ fully static graph execution + tile-based DMA
- Qualcomm Hexagon â†’ HVX/VTCM ê¸°ë°˜ ì •ì  TCM map + static tiling
- Samsung NPU â†’ fixed scheduling + static dual-engine TE/VE structure

ì´ë“¤ì˜ ê³µí†µì :

> â€œë³µì¡í•œ ë™ì  ìŠ¤ì¼€ì¤„ë§ì„ í•˜ë“œì›¨ì–´ì—ì„œ í•˜ì§€ ì•ŠëŠ”ë‹¤.
> 
> 
> ëª¨ë“  ìŠ¤ì¼€ì¤„ë§ì€ ì»´íŒŒì¼ëŸ¬ê°€ ì±…ì„ì§€ê³ ,
> 
> NPUëŠ” ì •ì ìœ¼ë¡œ ë§Œë“¤ì–´ì§„ command streamì„ ë°˜ë³µ ì‹¤í–‰í•˜ëŠ” ê¸°ê³„ì´ë‹¤.â€
> 

---

### 3. **ë‹¹ì‹ ì˜ ì‹œë®¬ë ˆì´í„°ê°€ ëª¨ì‚¬í•´ì•¼ í•˜ëŠ” ëª¨ë°”ì¼ NPU êµ¬ì¡°ì˜ í•µì‹¬**

- Static Graph Compiler
- Memory Planner
- Tile Scheduler
- NPU ISA(Command Stream)
- Prefill/Decode static separation
- Fixed DMA choreography
- TE/VE pipeline
- Clock/latency/power ëª¨ë¸
- Weight compression/quantization
- SRAM bank conflict ëª¨ë¸

---

### 4. **NPU ë‚´ë¶€ êµ¬ì¡° (Block Diagram)**

ë¬¸ì„œì—ì„œëŠ” ì•„ë˜ ê°™ì€ êµ¬ì¡°ë¥¼ ì •ë¦¬í•˜ê²Œ ë¨:

```
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚     RISC-V CPU        â”‚
          â”‚  (Command Dispatcher) â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                     â”‚
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚       NPU CORE       â”‚
          â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
          â”‚ â”‚   TE    â”‚   VE   â”‚ â”‚
          â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
          â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
          â”‚ â”‚      DMA         â”‚ â”‚
          â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
          â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
          â”‚ â”‚   SRAM BANKS     â”‚ â”‚
          â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                     â”‚
        System DRAM (Weights / KV Cache / Activations)

```

---

### 5. **ì •ì  ìŠ¤ì¼€ì¤„ë§ ê¸°ë°˜ ì „ì²´ ì‹¤í–‰ í”Œë¡œìš°**

ë¬¸ì„œì—ì„œ ì•„ë˜ì™€ ê°™ì´ êµ¬ì¡°í™”ë©ë‹ˆë‹¤:

1. Graph Lowering
2. Static Tiling
3. Static Memory Planning (SRAM allocation)
4. Static Scheduling
5. Command Stream Generation
6. Runtime Execution
7. Timing Model
8. Power Estimate

ì´ ë¶€ë¶„ì„ **ë‹¹ì‹ ì˜ ì „ì²´ ì‹œë®¬ë ˆì´í„° ë©”ì¸ í”Œë¡œìš°ì˜ ê¸°ì¤€**ìœ¼ë¡œ ì‚¼ìŠµë‹ˆë‹¤.

---

### 6. **Prefill/Decode ì •ì  ë¶„ë¦¬ì˜ ì•„í‚¤í…ì²˜ì  ìœ„ì¹˜**

ì´ ë¬¸ì„œëŠ” Prefill/Decode ìì²´ë¥¼ ì„¤ëª…í•˜ëŠ” ê²ƒì´ ì•„ë‹ˆë¼,

â€œPrefill Graphì™€ Decode Graphê°€ ì–´ë””ì—ì„œ Static Scheduling ë˜ëŠ”ì§€â€ë¥¼ ì„¤ëª…í•©ë‹ˆë‹¤.

ì¦‰:

```
Graph Compiler:
    Prefill Graph â†’ Static Schedule â†’ Prefill Cmd Stream
    Decode Graph â†’ Static Schedule â†’ Decode Cmd Stream

```

NPUëŠ” ë‹¨ìˆœíˆ:

```
Execute(PrefillCmd)
Execute(DecodeCmd Loop N times)

```

---

### 7. **ë©”ëª¨ë¦¬ ê³„ì¸µ**

ì´ ë¬¸ì„œì—ì„œëŠ” ë‹¤ìŒ êµ¬ì¡°ë¥¼ ì„¤ëª…í•©ë‹ˆë‹¤:

- on-chip SRAMì˜ í¬ê¸° / bank ìˆ˜
- system DRAM bandwidth
- weight compression
- KV Cache layout
- DMA íŒ¨í„´
- latency model

ì´ëŸ¬í•œ ìš”ì†ŒëŠ” ì‹œë®¬ë ˆì´í„°ê°€ ì •í™•í•œ timing/power estimationì„ í•˜ê¸° ìœ„í•´ í•„ìš”í•¨.

---

### 8. **ì •ì  NPU ISA(Command Stream) ê°œë…**

ë¬¸ì„œëŠ” ë‹¤ìŒì„ ì •ë¦¬í•©ë‹ˆë‹¤:

- TE/VE ëª…ë ¹
- DMA ëª…ë ¹
- LOOP ëª…ë ¹
- Prefill/Decode í˜ì´ì¦ˆ ì „í™˜ ëª…ë ¹
- Stall/Wait ê·œì¹™
- Event ì—†ìŒ (dynamic scheduling ì—†ìŒ)

ì´ëŠ” ì‹œë®¬ë ˆì´í„°ê°€ ì‹¤í–‰í•  **ê³ ì •ëœ ëª…ë ¹ ëª©ë¡**ì˜ ì‚¬ì–‘ì„ ì •ì˜í•¨.

---

### 9. **ëª¨ë°”ì¼ í™˜ê²½ì—ì„œì˜ ì œì•½**

ë¬¸ì„œì—ëŠ” ë‹¤ìŒ ì œì•½ë„ ì„œìˆ ë  ê²ƒ:

- ì „ë ¥ ì œí•œ (thermal envelope)
- ë©”ëª¨ë¦¬ ëŒ€ì—­í­ ì œí•œ
- í”„ë ˆì„ ì‹œê°„ ì œí•œ (ì˜ˆ: ì¹´ë©”ë¼ inference 16ms ì¡°ê±´)
- ëª¨ë°”ì¼ ë°°í„°ë¦¬ ê¸°ë°˜ ì„±ëŠ¥/ì „ë ¥ íŠ¸ë ˆì´ë“œì˜¤í”„

ë”°ë¼ì„œ GraphëŠ” staticí•˜ê²Œ ë§Œë“¤ì–´ì•¼ í•˜ê³ , runtime schedulingì€ ì›ì²œì ìœ¼ë¡œ ê¸ˆì§€ë¨.

---

# ğŸ“Œ ì •ë¦¬:

### `design_mobile_npu_architecture_overview.md`ëŠ”

ëª¨ë°”ì¼ NPU ì „ì²´ ì‹œìŠ¤í…œ êµ¬ì¡° + ì •ì  ìŠ¤ì¼€ì¤„ë§ ê¸°ë°˜ ì‹¤í–‰ ëª¨ë¸ì„ ì„¤ëª…í•˜ëŠ”

**ìµœìƒìœ„ ì•„í‚¤í…ì²˜ ê°œìš” ë¬¸ì„œ**ì…ë‹ˆë‹¤.

ì´ ë¬¸ì„œë¥¼ ê¸°ë°˜ìœ¼ë¡œ ë‹¤ìŒ ì„œë¸Œ ë¬¸ì„œë¥¼ ê°€ì§€ê²Œ ë˜ì£ :

- `design_static_memory_planner.md`
- `design_static_tile_scheduler.md`
- `design_npu_cmd_stream_format.md`
- `design_llm_prefill_decode_static.md`
- `design_mobile_power_model.md`

ì¦‰, ì „ì²´ ë¬¸ì„œ íŠ¸ë¦¬ì—ì„œ ìµœìƒë‹¨ ROOT ë¬¸ì„œ ì—­í• ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.