REGS,VAR_0
RREG32,FUNC_0
UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN_MASK,VAR_1
UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN_MASK,VAR_2
UVD_CGC_CTRL2__GATER_DIV_ID__SHIFT,VAR_3
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK,VAR_4
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT,VAR_5
UVD_CGC_CTRL__CLK_OFF_DELAY_MASK,VAR_6
UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT,VAR_7
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK,VAR_8
UVD_CGC_GATE,VAR_9
WREG32,FUNC_1
WREG32_FIELD,FUNC_2
WREG32_UVD_CTX,FUNC_3
ixUVD_CGC_CTRL2,VAR_10
mmUVD_CGC_CTRL,VAR_11
uvd_v4_2_set_dcm,FUNC_4
adev,VAR_12
sw_mode,VAR_13
tmp,VAR_14
tmp2,VAR_15
