[{"DBLP title": "Division Unit for Binary Integer Decimals.", "DBLP authors": ["Tom\u00e1s Lang", "Alberto Nannarelli"], "year": 2009, "MAG papers": [{"PaperId": 2098586289, "PaperTitle": "division unit for binary integer decimals", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california irvine": 1.0, "technical university of denmark": 1.0}}], "source": "ES"}, {"DBLP title": "A Combined Decimal and Binary Floating-Point Multiplier.", "DBLP authors": ["Charles Tsen", "Sonia Gonz\u00e1lez-Navarro", "Michael J. Schulte", "Brian J. Hickmann", "Katherine Compton"], "year": 2009, "MAG papers": [{"PaperId": 2166838600, "PaperTitle": "a combined decimal and binary floating point multiplier", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"intel": 1.0, "university of wisconsin madison": 3.0, "university of malaga": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel Prefix Ling Structures for Modulo 2^n-1 Addition.", "DBLP authors": ["Jun Chen", "James E. Stine"], "year": 2009, "MAG papers": [{"PaperId": 2146888183, "PaperTitle": "parallel prefix ling structures for modulo 2 n 1 addition", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"oklahoma state university stillwater": 2.0}}], "source": "ES"}, {"DBLP title": "A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification.", "DBLP authors": ["Weirong Jiang", "Viktor K. Prasanna"], "year": 2009, "MAG papers": [{"PaperId": 2103189753, "PaperTitle": "a fpga based parallel architecture for scalable high speed packet classification", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Implementing a Highly Parameterized Digital PIV System on Reconfigurable Hardware.", "DBLP authors": ["Abderrahmane Bennis", "Miriam Leeser", "Gilead Tadmor"], "year": 2009, "MAG papers": [{"PaperId": 2150315571, "PaperTitle": "implementing a highly parameterized digital piv system on reconfigurable hardware", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Improving VLIW Processor Performance Using Three-Dimensional (3D) DRAM Stacking.", "DBLP authors": ["Yangyang Pan", "Tong Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2131029245, "PaperTitle": "improving vliw processor performance using three dimensional 3d dram stacking", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"rensselaer polytechnic institute": 2.0}}], "source": "ES"}, {"DBLP title": "Specialization of the Cell SPE for Media Applications.", "DBLP authors": ["Cor Meenderinck", "Ben H. H. Juurlink"], "year": 2009, "MAG papers": [{"PaperId": 2141682130, "PaperTitle": "specialization of the cell spe for media applications", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Massively Parallel Coprocessor for Convolutional Neural Networks.", "DBLP authors": ["Murugan Sankaradass", "Venkata Jakkula", "Srihari Cadambi", "Srimat T. Chakradhar", "Igor Durdanovic", "Eric Cosatto", "Hans Peter Graf"], "year": 2009, "MAG papers": [{"PaperId": 2096645269, "PaperTitle": "a massively parallel coprocessor for convolutional neural networks", "Year": 2009, "CitationCount": 199, "EstimatedCitation": 243, "Affiliations": {"princeton university": 7.0}}], "source": "ES"}, {"DBLP title": "An FPGA-based Parallel Hardware Architecture for Real-Time Face Detection Using a Face Certainty Map.", "DBLP authors": ["Seunghun Jin", "Dongkyun Kim", "Thuy Tuong Nguyen", "Bongjin Jun", "Daijin Kim", "Jae Wook Jeon"], "year": 2009, "MAG papers": [{"PaperId": 2115898414, "PaperTitle": "an fpga based parallel hardware architecture for real time face detection using a face certainty map", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"sungkyunkwan university": 4.0, "pohang university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating a Virtual Ecology Model with FPGAs.", "DBLP authors": ["Julien Lamoureux", "Tony Field", "Wayne Luk"], "year": 2009, "MAG papers": [{"PaperId": 2112829914, "PaperTitle": "accelerating a virtual ecology model with fpgas", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Parallelized Architecture of Multiple Classifiers for Face Detection.", "DBLP authors": ["Junguk Cho", "Bridget Benson", "Shahnam Mirzaei", "Ryan Kastner"], "year": 2009, "MAG papers": [{"PaperId": 2113522228, "PaperTitle": "parallelized architecture of multiple classifiers for face detection", "Year": 2009, "CitationCount": 44, "EstimatedCitation": 75, "Affiliations": {"university of california san diego": 3.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of a Radix-4 Complex Division Unit with Prescaling.", "DBLP authors": ["Pouya Dormiani", "Milos D. Ercegovac", "Jean-Michel Muller"], "year": 2009, "MAG papers": [{"PaperId": 2148242961, "PaperTitle": "design and implementation of a radix 4 complex division unit with prescaling", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california los angeles": 2.0, "ecole normale superieure de lyon": 1.0}}], "source": "ES"}, {"DBLP title": "A Low Power High Performance Radix-4 Approximate Squaring Circuit.", "DBLP authors": ["Satyendra R. Datla", "Mitchell A. Thornton", "David W. Matula"], "year": 2009, "MAG papers": [{"PaperId": 2170150408, "PaperTitle": "a low power high performance radix 4 approximate squaring circuit", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"southern methodist university": 3.0}}], "source": "ES"}, {"DBLP title": "A Novel Processor Architecture for McEliece Cryptosystem and FPGA Platforms.", "DBLP authors": ["Abdulhadi Shoufan", "Thorsten Wink", "H. Gregor Molter", "Sorin A. Huss", "Falko Strenzke"], "year": 2009, "MAG papers": [{"PaperId": 2122597051, "PaperTitle": "a novel processor architecture for mceliece cryptosystem and fpga platforms", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"technische universitat darmstadt": 4.0}}], "source": "ES"}, {"DBLP title": "An Input Triggered Polymorphic ASIC for H.264 Decoding.", "DBLP authors": ["Adarsha Rao", "Mythri Alle", "Sainath V", "Reyaz Shaik", "Rajashekhar Chowhan", "Sreeramula Sankaraiah", "Sravanthi Mantha", "S. K. Nandy", "Ranjani Narayan"], "year": 2009, "MAG papers": [{"PaperId": 2157706033, "PaperTitle": "an input triggered polymorphic asic for h 264 decoding", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of science": 8.0}}], "source": "ES"}, {"DBLP title": "A Power-Scalable Switch-Based Multi-processor FFT.", "DBLP authors": ["Bassam Jamil Mohd", "Earl E. Swartzlander Jr."], "year": 2009, "MAG papers": [{"PaperId": 2168935473, "PaperTitle": "a power scalable switch based multi processor fft", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"qualcomm": 2.0}}], "source": "ES"}, {"DBLP title": "MSA-CUDA: Multiple Sequence Alignment on Graphics Processing Units with CUDA.", "DBLP authors": ["Yongchao Liu", "Bertil Schmidt", "Douglas L. Maskell"], "year": 2009, "MAG papers": [{"PaperId": 2170896626, "PaperTitle": "msa cuda multiple sequence alignment on graphics processing units with cuda", "Year": 2009, "CitationCount": 79, "EstimatedCitation": 115, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel Discrete Event Simulation of Molecular Dynamics Through Event-Based Decomposition.", "DBLP authors": ["Martin C. Herbordt", "Md. Ashfaquzzaman Khan", "Tony Dean"], "year": 2009, "MAG papers": [{"PaperId": 2133658299, "PaperTitle": "parallel discrete event simulation of molecular dynamics through event based decomposition", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"boston university": 3.0}}], "source": "ES"}, {"DBLP title": "NeMo: A Platform for Neural Modelling of Spiking Neurons Using GPUs.", "DBLP authors": ["Andreas Fidjeland", "Etienne B. Roesch", "Murray Shanahan", "Wayne Luk"], "year": 2009, "MAG papers": [{"PaperId": 2154439184, "PaperTitle": "nemo a platform for neural modelling of spiking neurons using gpus", "Year": 2009, "CitationCount": 80, "EstimatedCitation": 117, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system.", "DBLP authors": ["Kevin J. M. Martin", "Christophe Wolinski", "Krzysztof Kuchcinski", "Antoine Floch", "Fran\u00e7ois Charot"], "year": 2009, "MAG papers": [{"PaperId": 2127524685, "PaperTitle": "constraint driven instructions selection and application scheduling in the durase system", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of rennes": 4.0}}], "source": "ES"}, {"DBLP title": "A System Framework for the Design of Embedded Software Targeting Heterogeneous Multi-core SoCs.", "DBLP authors": ["Xavier Guerin", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2009, "MAG papers": [{"PaperId": 2114487351, "PaperTitle": "a system framework for the design of embedded software targeting heterogeneous multi core socs", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 54, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Impact of Loop Tiling on the Controller Logic of Acceleration Engines.", "DBLP authors": ["Hritam Dutta", "Jiali Zhai", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2009, "MAG papers": [{"PaperId": 2152089383, "PaperTitle": "impact of loop tiling on the controller logic of acceleration engines", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Evaluating Various Branch-Prediction Schemes for Biomedical-Implant Processors.", "DBLP authors": ["Christos Strydis", "Georgi Gaydadjiev"], "year": 2009, "MAG papers": [{"PaperId": 2117989203, "PaperTitle": "evaluating various branch prediction schemes for biomedical implant processors", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Power ASIP Architecture Exploration and Optimization for Reed-Solomon Processing.", "DBLP authors": ["Andreas Genser", "Christian Bachmann", "Christian Steger", "Jos Hulzink", "Mladen Berekovic"], "year": 2009, "MAG papers": [{"PaperId": 2097354922, "PaperTitle": "low power asip architecture exploration and optimization for reed solomon processing", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"graz university of technology": 3.0, "imec": 2.0}}], "source": "ES"}, {"DBLP title": "Scalar Processing Overhead on SIMD-Only Architectures.", "DBLP authors": ["Arnaldo P. Azevedo Filho", "Ben H. H. Juurlink"], "year": 2009, "MAG papers": [{"PaperId": 2131876725, "PaperTitle": "scalar processing overhead on simd only architectures", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Integral Parallel Architecture & Berkeley's Motifs.", "DBLP authors": ["Mihaela Malita", "Gheorghe Stefan"], "year": 2009, "MAG papers": [{"PaperId": 2097450435, "PaperTitle": "integral parallel architecture berkeley s motifs", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"saint anselm college": 2.0}}], "source": "ES"}, {"DBLP title": "Application Specific Transistor Sizing for Low Power Full Adders.", "DBLP authors": ["Fatemeh Eslami", "Amirali Baniasadi", "Mostafa Farahani"], "year": 2009, "MAG papers": [{"PaperId": 2140117581, "PaperTitle": "application specific transistor sizing for low power full adders", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shahid beheshti university": 1.0, "university of victoria": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable SWP Operator for Multimedia Processing.", "DBLP authors": ["Shafqat Khan", "Emmanuel Casseau", "Daniel M\u00e9nard"], "year": 2009, "MAG papers": [{"PaperId": 2097775702, "PaperTitle": "reconfigurable swp operator for multimedia processing", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"french institute for research in computer science and automation": 3.0}}], "source": "ES"}, {"DBLP title": "Filtering Global History: Power and Performance Efficient Branch Predictor.", "DBLP authors": ["Raid Ayoub", "Alex Orailoglu"], "year": 2009, "MAG papers": [{"PaperId": 2137927018, "PaperTitle": "filtering global history power and performance efficient branch predictor", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Implementation of Carry-Save Adders in FPGAs.", "DBLP authors": ["Javier Hormigo", "Manuel Ortiz", "Francisco J. Quiles", "Francisco J. Jaime", "Julio Villalba", "Emilio L. Zapata"], "year": 2009, "MAG papers": [{"PaperId": 2111010659, "PaperTitle": "efficient implementation of carry save adders in fpgas", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of cordoba": 2.0, "university of malaga": 4.0}}], "source": "ES"}, {"DBLP title": "Acceleration of Multiresolution Imaging Algorithms: A Comparative Study.", "DBLP authors": ["Richard Membarth", "Philipp Kutzer", "Hritam Dutta", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2009, "MAG papers": [{"PaperId": 2136472891, "PaperTitle": "acceleration of multiresolution imaging algorithms a comparative study", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of erlangen nuremberg": 5.0}}], "source": "ES"}, {"DBLP title": "A High-Performance Hardware Architecture for Spectral Hash Algorithm.", "DBLP authors": ["Ray C. C. Cheung", "\u00c7etin Kaya Ko\u00e7", "John D. Villasenor"], "year": 2009, "MAG papers": [{"PaperId": 2123748938, "PaperTitle": "a high performance hardware architecture for spectral hash algorithm", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 2.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "P3FSM: Portable Predictive Pattern Matching Finite State Machine.", "DBLP authors": ["Lucas Vespa", "Mini Mathew", "Ning Weng"], "year": 2009, "MAG papers": [{"PaperId": 2124827706, "PaperTitle": "p3fsm portable predictive pattern matching finite state machine", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"southern illinois university carbondale": 3.0}}], "source": "ES"}, {"DBLP title": "Run-Time Detection of Malwares via Dynamic Control-Flow Inspection.", "DBLP authors": ["Yong-Joon Park", "Zhao Zhang", "Songqing Chen"], "year": 2009, "MAG papers": [{"PaperId": 2163673813, "PaperTitle": "run time detection of malwares via dynamic control flow inspection", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"george mason university": 1.0, "iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "A 16-context Optically Reconfigurable Gate Array.", "DBLP authors": ["Mao Nakajima", "Minoru Watanabe"], "year": 2009, "MAG papers": [{"PaperId": 2129047123, "PaperTitle": "a 16 context optically reconfigurable gate array", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"shizuoka university": 2.0}}], "source": "ES"}, {"DBLP title": "Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Cao Liang", "Xinming Huang"], "year": 2009, "MAG papers": [{"PaperId": 2164825349, "PaperTitle": "mapping parallel fft algorithm onto smartcell coarse grained reconfigurable architecture", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"worcester polytechnic institute": 2.0}}], "source": "ES"}, {"DBLP title": "An Area-Efficient LDPC Decoder Architecture and Implementation for CMMB Systems.", "DBLP authors": ["Kai Zhang", "Xinming Huang", "Zhongfeng Wang"], "year": 2009, "MAG papers": [{"PaperId": 2154877533, "PaperTitle": "an area efficient ldpc decoder architecture and implementation for cmmb systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"broadcom": 1.0}}], "source": "ES"}]