# Verilog-codes
Verilog synthesis and simulation files
1. Gate level synthesis of 2:1 Mux; used to design and simulate a 16:1 Mux.
