// Seed: 2702753906
module module_0 (
    output wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  uwire id_3
);
  always @(posedge 1) begin : LABEL_0
    $clog2(41);
    ;
  end
  parameter id_5 = 1 == 1;
  initial
  fork : SymbolIdentifier
  join_any : SymbolIdentifier
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wor id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0
  );
  wire id_8, id_9;
endmodule
