Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep 26 19:23:44 2023
| Host         : LAPTOP-03UPN56G running 64-bit major release  (build 9200)
| Command      : report_methodology -file vag_colorbar_methodology_drc_routed.rpt -pb vag_colorbar_methodology_drc_routed.pb -rpx vag_colorbar_methodology_drc_routed.rpx
| Design       : vag_colorbar
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell vga_ctrl_inst/cnt_h[10]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) vga_pic_inst/pi_data_reg[0]/PRE, vga_pic_inst/pi_data_reg[11]/PRE, vga_pic_inst/pi_data_reg[3]/PRE, vga_pic_inst/pi_data_reg[4]/PRE, vga_pic_inst/pi_data_reg[5]/PRE, vga_pic_inst/pi_data_reg[6]/PRE, vga_pic_inst/pi_data_reg[9]/PRE, led_reg/CLR, vga_ctrl_inst/cnt_c_reg[0]/CLR, vga_ctrl_inst/cnt_c_reg[10]/CLR, vga_ctrl_inst/cnt_c_reg[1]/CLR, vga_ctrl_inst/cnt_c_reg[2]/CLR, vga_ctrl_inst/cnt_c_reg[3]/CLR, vga_ctrl_inst/cnt_c_reg[4]/CLR, vga_ctrl_inst/cnt_c_reg[5]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


