/dts-v1/;

#include <dt-bindings/interrupt-controller/irq.h>

/ {
	compatible = "Tsinghua,NaiveMIPS,DE2i";
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu@0 {
			device_type = "cpu";
			compatible = "mips,4Kc";
			clocks	= <&ext>;
			reg = <0>;
		};
	};

	ext: ext {
		compatible = "fixed-clock";
		#clock-cells = <0>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x8000000>;
	};

	cpuintc: interrupt-controller@0 {
		#address-cells = <0>;
		#interrupt-cells = <1>;
		interrupt-controller;
		compatible = "mti,cpu-interrupt-controller";
	};
	
	soc{
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		#interrupt-cells = <1>;
		ranges;
		
		serial0: serial@0xbfd003E0 {
			device_type = "serial";
			compatible = "altr,uart-1.0";
			reg = <0xbfd003E0 0x20>;
			current-speed = <115200>;
			clock-frequency = <30000000>;
			interrupt-parent = <&cpuintc>;
			interrupts = <4>;
		};

		led_pio: gpio@0xbfd00400 {
			compatible = "altr,pio-1.0";
			reg = <0xbfd00400 0x10>;
			altr,ngpio = <32>;
			resetvalue = <0xaa>;
			#gpio-cells = <2>;
			gpio-controller;
		};

		button_pio: gpio@0xbfd00410 {
			compatible = "altr,pio-1.0";
			reg = <0xbfd00410 0x10>;
			altr,ngpio = <32>;
			resetvalue = <0>;
			#gpio-cells = <2>;
			gpio-controller;
			interrupt-parent = <&cpuintc>;
			interrupts = <6>;
			altr,interrupt-type = <IRQ_TYPE_LEVEL_HIGH>;
			#interrupt-cells = <2>;
			interrupt-controller;
		};


		i2c0: ocores@0xbc010000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "opencores,i2c-ocores";
			reg = <0xbc010000 0x20>;
			interrupt-parent = <&cpuintc>;
			interrupts = <5>;
			clocks = <&ext>;
			clock-frequency = <100000>; /* i2c bus frequency 100 KHz */

			reg-shift = <2>;	/* 32 bit registers */
			reg-io-width = <1>;	/* 8 bit read/write */

			adxl345@53 {
				compatible = "adi,adxl345";
				reg = <0x53>;
				interrupt-parent = <&button_pio>;
				interrupts = <17 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		rgmii_0_eth_tse_0: ethernet@0xbc000000 {
			compatible = "altr,tse-msgdma-1.0";
			reg = <0xbc000000 0x00000400>,
				<0xbc001800 0x00000020>,
				<0xbc001900 0x00000020>,
				<0xbc001a00 0x00000008>,
				<0xbc001b00 0x00000020>,
				<0xbc001c00 0x00000020>;
			reg-names = "control_port", "rx_csr", "rx_desc", "rx_resp", "tx_csr", "tx_desc";
			interrupt-parent = <&cpuintc>;
			interrupts = <2>, <3>;
			interrupt-names = "rx_irq", "tx_irq";
			rx-fifo-depth = <8192>;
			tx-fifo-depth = <8192>;
			address-bits = <48>;
			max-frame-size = <1518>;
			local-mac-address = [00 00 00 00 00 00];
			altr,enable-sup-addr = <1>;
			altr,enable-hash = <1>;
			phy-mode = "rgmii-id";
			phy-handle = <&phy0>;
			rgmii_0_eth_tse_0_mdio: mdio {
				compatible = "altr,tse-mdio";
				#address-cells = <1>;
				#size-cells = <0>;
				phy0: ethernet-phy@0 {
					reg = <0>;
					device_type = "ethernet-phy";
				};
			};
		};
	};

	
};

&ext {
	clock-frequency = <30000000>;
};
