
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105844                       # Number of seconds simulated
sim_ticks                                105844171500                       # Number of ticks simulated
final_tick                               16550246084500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81413                       # Simulator instruction rate (inst/s)
host_op_rate                                   107042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               86170456                       # Simulator tick rate (ticks/s)
host_mem_usage                                2861096                       # Number of bytes of host memory used
host_seconds                                  1228.31                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     131480909                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         174459520                       # Number of bytes read from this memory
system.physmem.bytes_read::total            174460480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     84106112                       # Number of bytes written to this memory
system.physmem.bytes_written::total          84106112                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2725930                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2725945                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1314158                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1314158                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 9070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1648267614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1648276684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            9070                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               9070                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         794622045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              794622045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         794622045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                9070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1648267614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2442898729                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        3061140                       # number of replacements
system.l2.tagsinuse                       1023.541518                       # Cycle average of tags in use
system.l2.total_refs                          1324820                       # Total number of references to valid blocks.
system.l2.sampled_refs                        3062164                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.432642                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16444496381000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           101.204042                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.007039                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             922.330437                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.098832                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.900713                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999552                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               186605                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  186605                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1474631                       # number of Writeback hits
system.l2.Writeback_hits::total               1474631                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               4664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4664                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                191269                       # number of demand (read+write) hits
system.l2.demand_hits::total                   191269                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               191269                       # number of overall hits
system.l2.overall_hits::total                  191269                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2725734                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2725749                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 197                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2725931                       # number of demand (read+write) misses
system.l2.demand_misses::total                2725946                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 15                       # number of overall misses
system.l2.overall_misses::cpu.data            2725931                       # number of overall misses
system.l2.overall_misses::total               2725946                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       956500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 156814279000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    156815235500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     11181500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11181500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  156825460500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     156826417000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       956500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 156825460500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    156826417000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2912339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2912354                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1474631                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1474631                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4861                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2917200                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2917215                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2917200                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2917215                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.935926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.935926                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.040527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.040527                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.934434                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.934434                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.934434                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.934434                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 63766.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57531.027973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57531.062288                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 56758.883249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56758.883249                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 63766.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 57530.972171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57531.006484                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 63766.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 57530.972171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57531.006484                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1314158                       # number of writebacks
system.l2.writebacks::total                   1314158                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2725734                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2725749                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            197                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2725931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2725946                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2725931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2725946                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       776000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 123635661500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 123636437500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      8778000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8778000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 123644439500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 123645215500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 123644439500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 123645215500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.935926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.935926                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.040527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.040527                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.934434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.934434                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.934434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.934434                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 51733.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45358.667243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45358.702324                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 44558.375635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44558.375635                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 51733.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 45358.609407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45358.644485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 51733.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 45358.609407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45358.644485                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                10190859                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10190859                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            201537                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3515033                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3487541                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.217874                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        211688343                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11152039                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      112964693                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    10190859                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3487541                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23512519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2477443                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               78418240                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  11042373                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7792                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          115342533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.303777                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.696473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 91830175     79.62%     79.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   211874      0.18%     79.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   193006      0.17%     79.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30128      0.03%     79.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2878422      2.50%     82.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  7482878      6.49%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   481766      0.42%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      302      0.00%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12233982     10.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            115342533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048141                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.533637                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 15850009                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              73821154                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  19629984                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3781643                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2259735                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              149784310                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2259735                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21111537                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                46901256                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17904592                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              27165406                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              148966387                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                439590                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10729335                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              14706099                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           179442958                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             453021850                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        453021850                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21209890                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  60123170                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             27767495                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26715351                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               205                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  148447208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 138573459                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             36654                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16964913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     36575404                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     115342533                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.201408                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.593847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            58590886     50.80%     50.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17307903     15.01%     65.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16920746     14.67%     80.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12262570     10.63%     91.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5433026      4.71%     95.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2103373      1.82%     97.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              680818      0.59%     98.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2043211      1.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       115342533                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3728393     41.51%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2901380     32.30%     73.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2352272     26.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                76      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87978962     63.49%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25423889     18.35%     81.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25170532     18.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              138573459                       # Type of FU issued
system.cpu.iq.rate                           0.654611                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8982045                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.064818                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          401508150                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         165412157                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    138081879                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              147555428                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              459                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3669697                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2360044                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         18205                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2259735                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                33349296                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2455626                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           148447208                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6430                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              27767495                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             26715351                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1611057                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1647                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50902                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       169508                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               220410                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             138390188                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25321183                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            183271                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50484939                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8875448                       # Number of branches executed
system.cpu.iew.exec_stores                   25163756                       # Number of stores executed
system.cpu.iew.exec_rate                     0.653745                       # Inst execution rate
system.cpu.iew.wb_sent                      138085099                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     138081879                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 101112008                       # num instructions producing a value
system.cpu.iew.wb_consumers                 206804881                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.652289                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.488925                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16966344                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            201537                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    113082798                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.162696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.089272                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     64322977     56.88%     56.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26246294     23.21%     80.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3776607      3.34%     83.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8312596      7.35%     90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1086689      0.96%     91.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1223233      1.08%     92.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1273683      1.13%     93.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        87158      0.08%     94.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6753561      5.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    113082798                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              131480909                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453084                       # Number of memory references committed
system.cpu.commit.loads                      24097787                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480908                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6753561                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    254776490                       # The number of ROB reads
system.cpu.rob.rob_writes                   299154315                       # The number of ROB writes
system.cpu.timesIdled                         1954280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        96345810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     131480909                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               2.116883                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.116883                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.472393                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.472393                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                346163124                       # number of integer regfile reads
system.cpu.int_regfile_writes               165170867                       # number of integer regfile writes
system.cpu.misc_regfile_reads                69294120                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 14.999920                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11042346                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     15                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               736156.400000                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      14.999920                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.029297                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.029297                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     11042346                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11042346                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      11042346                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11042346                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     11042346                       # number of overall hits
system.cpu.icache.overall_hits::total        11042346                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            27                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      1419500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1419500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      1419500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1419500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      1419500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1419500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11042373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11042373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11042373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11042373                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11042373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11042373                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52574.074074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52574.074074                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52574.074074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52574.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52574.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52574.074074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       972000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       972000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        64800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        64800                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        64800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        64800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        64800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        64800                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2916687                       # number of replacements
system.cpu.dcache.tagsinuse                511.911984                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45557946                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2917199                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  15.617017                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444493722000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.911984                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999828                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999828                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21207520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21207520                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24350426                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24350426                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45557946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45557946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45557946                       # number of overall hits
system.cpu.dcache.overall_hits::total        45557946                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4093476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4093476                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4862                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4098338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4098338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4098338                       # number of overall misses
system.cpu.dcache.overall_misses::total       4098338                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 225407646500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 225407646500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     72733878                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72733878                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 225480380378                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 225480380378                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 225480380378                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 225480380378                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     25300996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25300996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49656284                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49656284                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49656284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49656284                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.161791                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.161791                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000200                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.082534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.082534                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082534                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55065.095410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55065.095410                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14959.662279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14959.662279                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55017.516949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55017.516949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55017.516949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55017.516949                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       840633                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             84681                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.927056                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1474631                       # number of writebacks
system.cpu.dcache.writebacks::total           1474631                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1181136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1181136                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1181137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1181137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1181137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1181137                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2912340                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2912340                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4861                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4861                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2917201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2917201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2917201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2917201                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 161830810000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 161830810000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     63000878                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     63000878                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 161893810878                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 161893810878                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 161893810878                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 161893810878                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.115108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.115108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.058748                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.058748                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058748                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55567.279233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55567.279233                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12960.476857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12960.476857                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55496.282525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55496.282525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55496.282525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55496.282525                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
