Model {
  Name			  "rgb2gray"
  Version		  7.7
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.53"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Mon Apr 19 11:43:40 2004"
  Creator		  "jou"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "douangp"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Dec 13 09:48:26 2011"
  RTWModifiedTimeStamp	  245670503
  ModelVersionFormat	  "1.%<AutoIncrement:53>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.11.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.11.0"
	  StartTime		  "0.0"
	  StopTime		  "20"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.11.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.11.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "None"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.11.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.11.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.11.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  Description		  "Generic Real-Time Target"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		11
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      FunctionExecutionProfile off
	      CodeExecutionProfiling  off
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      ExtraOptions	      "-aInitFltsAndDblsToZero=1 "
      CurrentDlgPage	      "Diagnostics"
      ConfigPrmDlgPosition     [ 360, 285, 1240, 915 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "rgb2gray"
    Location		    [462, 203, 1143, 671]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "22"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "19"
      Tag		      "genX"
      Ports		      []
      Position		      [26, 13, 76, 63]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      infoedit		      " System Generator"
      xilinxfamily	      "spartan6"
      part		      "xc6slx45t"
      speed		      "-3"
      package		      "csg324"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlist"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "10"
      dcm_input_clock_period  "10"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,241,464,470"
      block_type	      "sysgen"
      sg_icon_stat	      "50,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub"
      SID		      "2"
      Ports		      [2, 1]
      Position		      [205, 137, 235, 168]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Addition"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "1"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      on
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      use_rpm		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "addsub"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "30,31,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 31 31 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 31 31 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19"
      ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.4"
      "4 15.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\n"
      "patch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\n"
      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
      "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','te"
      "xmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','"
      "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "AddSub1"
      SID		      "3"
      Ports		      [2, 1]
      Position		      [260, 202, 290, 233]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/AddSub"
      SourceType	      "Xilinx Adder/Subtracter Block"
      mode		      "Addition"
      use_carryin	      off
      use_carryout	      off
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      on
      hw_selection	      "Fabric"
      pipelined		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      use_rpm		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "addsub"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "30,31,2,1,white,blue,0,e139daf6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 31 31 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 31 31 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19"
      ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.4"
      "4 15.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\n"
      "patch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\n"
      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
      "nput',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','te"
      "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "BConvert"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [85, 255, 110, 285]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do "
      "not."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "8"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "25,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 30 30 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.3"
      "3 18.33 21.33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18."
      "33 18.33 15.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],"
      "[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0."
      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('blac"
      "k');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "BMult"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [130, 242, 185, 298]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/CMult"
      SourceType	      "Xilinx Constant Multiplier Block"
      const		      "0.11"
      gui_display_data_type   "Fixed-point"
      const_n_bits	      "16"
      const_bin_pt	      "8"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      mem_type		      "Distributed RAM"
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      use_rpm		      "on"
      placement_style	      "Rectangular Shape"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cmult"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,56,1,1,white,blue,2,ee9a6a31,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 0 0 ],[0 28 56 0 ],[0.77 0.82 0."
      "91 ]);\nplot([0 55 0 0 ],[0 28 56 0 ]);\npatch([3.905 9.974 14.174 18.374 22.574 14.174 8.105 3.905 ],[32.662 32"
      ".662 36.862 32.662 36.862 36.862 36.862 32.662 ],[1 1 1 ]);\npatch([8.105 14.174 9.974 3.905 8.105 ],[28.462 28."
      "462 32.662 32.662 28.462 ],[0.931 0.946 0.973 ]);\npatch([3.905 9.974 14.174 8.105 3.905 ],[24.262 24.262 28.462"
      " 28.462 24.262 ],[1 1 1 ]);\npatch([8.105 22.574 18.374 14.174 9.974 3.905 8.105 ],[20.062 20.062 24.262 20.062 "
      "24.262 24.262 20.062 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
      "egin icon text');\n\n\ncolor('black');disp('\\bf{x 0.1094}','texmode','on');\nfprintf('','COMMENT: end icon text"
      "');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [315, 245, 335, 265]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "20,20,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 1"
      "2.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12."
      "22 10.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
      "patch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfpr"
      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outp"
      "ut',1,'1');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Copyright"
      SID		      "7"
      Ports		      []
      Position		      [17, 326, 216, 424]
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.2"
      FontName		      "Arial"
      FontSize		      12
      SourceBlock	      "xbsCopyrightNotice_r4/Copyright"
      SourceType	      "Xilinx Copyright Notice Block"
      copyrighttext	      "Copyright (c) 2011  by  Xilinx, Inc. All rights reserved.<br><br>This file contains proprie"
      "tary, confidential information of Xilinx, Inc., is distributed under license from Xilinx, Inc., and may be used,"
      " copied and/or disclosed only pursuant to the terms of a valid license agreement with Xilinx, Inc. Xilinx hereby"
      " grants you a license to use this file solely for design, simulation, implementation and creation of design file"
      "s limited to Xilinx devices or technologies. Use with non-Xilinx devices or technologies is expressly prohibited"
      " and immediately terminates your license unless covered by a separate agreement.<br><br>Xilinx is providing this"
      " design, code, or information \"as-is\" solely for use in developing programs and solutions for Xilinx devices, "
      "with no obligation on the part of Xilinx to provide support. By providing this design, code, or information as o"
      "ne possible implementation of this feature, application or standard, Xilinx is making no representation that thi"
      "s implementation is free from any claims of infringement. You are responsible for obtaining any rights you may r"
      "equire for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy "
      "of the implementation, including but not limited to any warranties or representations that this implementation i"
      "s free from claims of infringement, implied warranties of merchantability or fitness for a particular purpose.<b"
      "r><br>Xilinx products are not intended for use in life support appliances, devices, or systems. Use in such appl"
      "ications is expressly prohibited.<br><br>Any modifications that are made to the Source Code are done at the user"
      "'s sole risk and will be unsupported.<br><br>This copyright and support notice must be retained as part of this "
      "text at all times. (c) Copyright 1995-2011 Xilinx, Inc. All rights reserved."
      infoedit		      "	\nCopyright(C) 2007 by  Xilinx, Inc. All rights reserved.<br>	\n<br>	\nThis file contains prop"
      "rietary, confidential information of Xilinx, Inc., is distributed under license	\nfrom Xilinx, Inc., and may be "
      "used, copied and/or disclosed only pursuant to the terms of a valid license	\nagreement with Xilinx, Inc. Xilinx"
      " hereby grants you a license to use this file solely for design,	\nsimulation, implementation and creation of de"
      "sign files limited to Xilinx devices or technologies. Use 	\nwith non-Xilinx devices or technologies is expressl"
      "y prohibited and immediately terminates your license 	\nunless covered by a separate agreement.<br>	\n<br>	\nXil"
      "inx is providing this design, code, or information \"as-is\" solely for use in developing programs and 	\nsoluti"
      "ons for Xilinx devices, with no obligation on the part of Xilinx to provide support. By providing	\nthis design,"
      " code, or information as one possible implementation of this feature, application or standard,	\nXilinx is makin"
      "g no representation that this implementation is free from any claims of infringement. You	\nare responsible for "
      "obtaining any rights you may require for your implementation. Xilinx expressly disclaims	\nany warranty whatsoev"
      "er with respect to the adequacy of the implementation, including but not limited to any	\nwarranties or represen"
      "tations that this implementation is free from claims of infringement, implied warranties	\nof merchantability or"
      " fitness for a particular purpose.<br>	\n<br>	\nXilinx products are not intended for use in life support applian"
      "ces, devices, or systems. Use in such 	\napplications is expressly prohibited.<br>	\n<br>	\nAny modifications th"
      "at are made to the Source Code are done at the user's sole risk and will be unsupported.<br>	\n<br>	\nThis copyr"
      "ight and support notice must be retained as part of this text at all times. 	\n(c) Copyright 1995-2007 Xilinx, I"
      "nc. All rights reserved.	\n      "
      ShowPortLabels	      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "copyright"
      block_version	      "10.1.00"
      sg_icon_stat	      "199,98,-1,-1,beige,white,0,0,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 200 200 0 0 ],[0 0 100 100 0 ],[1 1"
      " 1 ]);\nplot([0 200 200 0 0 ],[0 0 100 100 0 ]);\npatch([68.85 89.08 103.08 117.08 131.08 103.08 82.85 68.85 ],["
      "65.54 65.54 79.54 65.54 79.54 79.54 79.54 65.54 ],[0.951 0.944 0.902 ]);\npatch([82.85 103.08 89.08 68.85 82.85 "
      "],[51.54 51.54 65.54 65.54 51.54 ],[0.93 0.92 0.86 ]);\npatch([68.85 89.08 103.08 82.85 68.85 ],[37.54 37.54 51."
      "54 51.54 37.54 ],[0.951 0.944 0.902 ]);\npatch([82.85 131.08 117.08 103.08 89.08 68.85 82.85 ],[23.54 23.54 37.5"
      "4 23.54 37.54 37.54 23.54 ],[0.93 0.92 0.86 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
      " begin icon text');\nfprintf('','COMMENT: end icon text');disp(['{\\fontsize{12pt}(c) Copyright 1995-' datestr(n"
      "ow, 'yyyy') ' Xilinx, Inc.}\\newline \\newline '],'texmode','on');\ndisp('{\\fontsize{12pt}#-- All rights reserv"
      "ed.}','texmode','on');\ndisp('\\newline \\newline \\newline \\newline{\\fontsize{12pt}Double Click for Copyright"
      " Notice}','texmode','on');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "EDK Processor"
      SID		      "22"
      Ports		      []
      Position		      [367, 90, 429, 154]
      LibraryVersion	      "1.2"
      CopyFcn		      "xlProcBlockCopyCallback(gcbh);xlBlockMoveCallback(gcbh);"
      DeleteFcn		      "xlDestroyGui(gcbh);"
      LoadFcn		      "xlBlockLoadCallback(gcbh);"
      ModelCloseFcn	      "xlDestroyGui(gcbh);"
      PreSaveFcn	      "xlBlockPreSaveCallback(gcbh);"
      PostSaveFcn	      "xlBlockPostSaveCallback(gcbh);"
      DestroyFcn	      "xlDestroyGui(gcbh);"
      OpenFcn		      "bh=gcbh;xlProcBlockCallbacks('populatesharedmemorylistbox',bh);xlOpenGui(bh, 'edkprocessor_gui.x"
      "ml', @xlProcBlockEnablement, @xlProcBlockAction);"
      CloseFcn		      "xlDestroyGui(gcbh);"
      MoveFcn		      "xlBlockMoveCallback(gcbh);"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Xilinx EDK Processor Block"
      MaskDescription	      "Xilinx EDK Processor"
      MaskHelp		      "eval('');xlDoc('-book','sysgen','-topic','EDK_Processor');"
      MaskPromptString	      "Configure Processor for|XPS Project| |Available Memories| | |Bus Type|Base Address| |Loc"
      "k| |Dual Clocks| |Register Read-Back|Constraint File| |Inherit Device Type|Initial Program| |Enable Co-Debug wit"
      "h Xilinx SDK (Beta)| | | | | | | | | | | | | | | | "
      MaskStyleString	      "popup(EDK pcore generation|HDL netlisting),edit,edit,edit,edit,edit,popup(AXI|PLB),edit,e"
      "dit,checkbox,edit,checkbox,edit,checkbox,edit,edit,checkbox,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edi"
      "t,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      MaskVariables	      "mode=&1;xmp=&2;MemVisToProc=&3;AvailableMemories=&4;portInterfaceTable=&5;bus_type_sgadvanc"
      "ed=&6;bus_type=&7;baseaddr=&8;baseaddr_lock_sgadvanced=&9;baseaddr_lock=@10;dual_clock_sgadvanced=&11;dual_clock"
      "=@12;reg_readback_sgadvanced=&13;reg_readback=@14;ucf_file=&15;inheritDeviceType_sgadvanced=&16;inheritDeviceTyp"
      "e=@17;elf_file=&18;codebug_sgadvanced=&19;codebug=@20;clock_name=&21;internalPortList=&22;resetPolarity=&23;memx"
      "table=&24;procinfo=&25;memmapdirty=&26;blockname=&27;xpsintstyle=&28;has_advanced_control=@29;sggui_pos=&30;bloc"
      "k_type=&31;block_version=&32;sg_icon_stat=&33;sg_mask_display=&34;sg_list_contents=&35;sg_blockgui_xml=&36;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
      "n,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,off,on,on,off,on,on,off,on,off,on,off,on,on,off,on,on,off,on,off,off,off,off,off,"
      "off,off,off,off,off,off,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on,on"
      MaskInitialization      "try\n  tmp_gcb = gcb;\n  tmp_gcbh = gcbh;\n  if (strcmp('SysGenIndex',get_param(bdroot("
      "tmp_gcbh),'tag')) && ~isempty(regexp(bdroot(tmp_gcb), '^xbs', 'once')))\n    return;\n  end;\n  xlMungeMaskParam"
      "s;\n\n  block_type='edkprocessor';\n\n  serialized_declarations = '{''block_type''=>''String''}';\n  xledkproces"
      "sor_init();\n  ptable_ = xlblockprep(get_param(tmp_gcb, 'MaskWSVariables'));\n  try\n    xlBlockMoveCallback(tmp"
      "_gcbh);\n  catch \n     clear global xl_updateicon_recursion_guard;\n  end;\ncatch\n  global dbgsysgen;\n  if(~i"
      "sempty(dbgsysgen) && dbgsysgen)\n    e = regexprep(lasterr, '\\n', '\\nError: ');\n    disp(['Error: While runni"
      "ng MaskInit code on block ' tmp_gcb ': ' e]);\n    error(e);\n  end\nend\n"
      MaskSelfModifiable      on
      MaskDisplay	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 62 62 0 0 ],[0 0 64 64 0 ],[0.77 0.82 0"
      ".91 ]);\nplot([0 62 62 0 0 ],[0 0 64 64 0 ]);\npatch([13.2 24.76 32.76 40.76 48.76 32.76 21.2 13.2 ],[40.88 40.8"
      "8 48.88 40.88 48.88 48.88 48.88 40.88 ],[1 1 1 ]);\npatch([21.2 32.76 24.76 13.2 21.2 ],[32.88 32.88 40.88 40.88"
      " 32.88 ],[0.931 0.946 0.973 ]);\npatch([13.2 24.76 32.76 21.2 13.2 ],[24.88 24.88 32.88 32.88 24.88 ],[1 1 1 ]);"
      "\npatch([21.2 48.76 40.76 32.76 24.76 13.2 21.2 ],[16.88 16.88 24.88 16.88 24.88 24.88 16.88 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ndisp('');\n\nfprintf("
      "'','COMMENT: end icon text');"
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "EDK pcore generation||<qt bgcolor=\"#FFFFFF\"><div><img src=\"C:/Xilinx/13.4/ISE_DS/ISE/s"
      "ysgen/data/images/registerminus.gif\"> &lt;&lt;blue&gt;&gt;<br> <img src=\"C:/Xilinx/13.4/ISE_DS/ISE/sysgen/data"
      "/images/parameters.gif\"> Type : Fix_8_0<br></div><div><img src=\"C:/Xilinx/13.4/ISE_DS/ISE/sysgen/data/images/r"
      "egisterminus.gif\"> &lt;&lt;green&gt;&gt;<br> <img src=\"C:/Xilinx/13.4/ISE_DS/ISE/sysgen/data/images/parameters"
      ".gif\"> Type : Fix_8_0<br></div><div><img src=\"C:/Xilinx/13.4/ISE_DS/ISE/sysgen/data/images/registerminus.gif\""
      "> &lt;&lt;red&gt;&gt;<br> <img src=\"C:/Xilinx/13.4/ISE_DS/ISE/sysgen/data/images/parameters.gif\"> Type : Fix_8"
      "_0<br></div><div><img src=\"C:/Xilinx/13.4/ISE_DS/ISE/sysgen/data/images/registerminus.gif\"> &lt;&lt;result&gt;"
      "&gt;<br> <img src=\"C:/Xilinx/13.4/ISE_DS/ISE/sysgen/data/images/parameters.gif\"> Type : Fix_32_0<br></div></qt"
      ">|<empty>|{'exposed'=>[],'portdir'=>[],'portname'=>[],'shortname'=>[]}||AXI|0x80000000||off||on||off|||off|||on|"
      "plb|{}|0|{'mladdr'=>[0.00000000000000000,1.00000000000000000,2.00000000000000000,0.00000000000000000],'mlist'=>["
      "'rgb2gray/From Register2','rgb2gray/From Register1','rgb2gray/From Register','rgb2gray/To Register'],'mlname'=>["
      "'\\\\'blue\\\\'','\\\\'green\\\\'','\\\\'red\\\\'','\\\\'result\\\\''],'mlstate'=>[1.00000000000000000,1.0000000"
      "0000000000,1.00000000000000000,1.00000000000000000]}|{}|off||default|0|361,76,379,436|edkprocessor|2.7|62,64,-1,"
      "-1,white,blue,0,07734,right,,[ ],[ ]|fprintf('','COMMENT: begin icon graphics');\npatch([0 62 62 0 0 ],[0 0 64 6"
      "4 0 ],[0.77 0.82 0.91 ]);\nplot([0 62 62 0 0 ],[0 0 64 64 0 ]);\npatch([13.2 24.76 32.76 40.76 48.76 32.76 21.2 "
      "13.2 ],[40.88 40.88 48.88 40.88 48.88 48.88 48.88 40.88 ],[1 1 1 ]);\npatch([21.2 32.76 24.76 13.2 21.2 ],[32.88"
      " 32.88 40.88 40.88 32.88 ],[0.931 0.946 0.973 ]);\npatch([13.2 24.76 32.76 21.2 13.2 ],[24.88 24.88 32.88 32.88 "
      "24.88 ],[1 1 1 ]);\npatch([21.2 48.76 40.76 32.76 24.76 13.2 21.2 ],[16.88 16.88 24.88 16.88 24.88 24.88 16.88 ]"
      ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nfpr"
      "intf('','COMMENT: end icon text');|{'table'=>{'AvailableMemories'=>'popup(<empty>)'}}|"
      System {
	Name			"EDK Processor"
	Location		[2, 74, 1661, 999]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"382"
	Block {
	  BlockType		  Reference
	  Name			  "AXI_ARESETN"
	  SID			  "22:312"
	  Ports			  [1, 1]
	  Position		  [145, 50, 210, 70]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "22:311"
	  Position		  [20, 50, 40, 70]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "22:313"
	  Position		  [20, 120, 40, 140]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant10"
	  SID			  "22:331"
	  Position		  [20, 730, 40, 750]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant11"
	  SID			  "22:333"
	  Position		  [20, 800, 40, 820]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant12"
	  SID			  "22:335"
	  Position		  [20, 865, 40, 885]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant13"
	  SID			  "22:337"
	  Position		  [20, 935, 40, 955]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant14"
	  SID			  "22:339"
	  Position		  [20, 1000, 40, 1020]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant15"
	  SID			  "22:341"
	  Position		  [20, 1070, 40, 1090]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant16"
	  SID			  "22:343"
	  Position		  [20, 1140, 40, 1160]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant17"
	  SID			  "22:345"
	  Position		  [20, 1205, 40, 1225]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant18"
	  SID			  "22:347"
	  Position		  [20, 1275, 40, 1295]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant19"
	  SID			  "22:349"
	  Position		  [20, 1340, 40, 1360]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "22:315"
	  Position		  [20, 185, 40, 205]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant20"
	  SID			  "22:351"
	  Position		  [20, 1410, 40, 1430]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant21"
	  SID			  "22:353"
	  Position		  [20, 1480, 40, 1500]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant22"
	  SID			  "22:355"
	  Position		  [20, 1545, 40, 1565]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant23"
	  SID			  "22:357"
	  Position		  [20, 1615, 40, 1635]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant24"
	  SID			  "22:359"
	  Position		  [20, 1680, 40, 1700]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "22:317"
	  Position		  [20, 255, 40, 275]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "22:319"
	  Position		  [20, 320, 40, 340]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "22:321"
	  Position		  [20, 390, 40, 410]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "22:323"
	  Position		  [20, 460, 40, 480]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "22:325"
	  Position		  [20, 525, 40, 545]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
	  SID			  "22:327"
	  Position		  [20, 595, 40, 615]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant9"
	  SID			  "22:329"
	  Position		  [20, 660, 40, 680]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register"
	  SID			  "22:307"
	  Ports			  [0, 1]
	  Position		  [145, 1752, 205, 1808]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'result'"
	  init			  "0"
	  period		  "xlGetNormalizedPeriod()"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARADDR"
	  SID			  "22:314"
	  Ports			  [1, 1]
	  Position		  [145, 120, 210, 140]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARBURST"
	  SID			  "22:316"
	  Ports			  [1, 1]
	  Position		  [145, 185, 210, 205]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARCACHE"
	  SID			  "22:318"
	  Ports			  [1, 1]
	  Position		  [145, 255, 210, 275]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARID"
	  SID			  "22:320"
	  Ports			  [1, 1]
	  Position		  [145, 320, 210, 340]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARLEN"
	  SID			  "22:322"
	  Ports			  [1, 1]
	  Position		  [145, 390, 210, 410]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARLOCK"
	  SID			  "22:324"
	  Ports			  [1, 1]
	  Position		  [145, 460, 210, 480]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARPROT"
	  SID			  "22:326"
	  Ports			  [1, 1]
	  Position		  [145, 525, 210, 545]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARREADY"
	  SID			  "22:362"
	  Ports			  [1, 1]
	  Position		  [660, 410, 720, 430]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARSIZE"
	  SID			  "22:328"
	  Ports			  [1, 1]
	  Position		  [145, 595, 210, 615]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARVALID"
	  SID			  "22:330"
	  Ports			  [1, 1]
	  Position		  [145, 660, 210, 680]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWADDR"
	  SID			  "22:332"
	  Ports			  [1, 1]
	  Position		  [145, 730, 210, 750]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWBURST"
	  SID			  "22:334"
	  Ports			  [1, 1]
	  Position		  [145, 800, 210, 820]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWCACHE"
	  SID			  "22:336"
	  Ports			  [1, 1]
	  Position		  [145, 865, 210, 885]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWID"
	  SID			  "22:338"
	  Ports			  [1, 1]
	  Position		  [145, 935, 210, 955]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWLEN"
	  SID			  "22:340"
	  Ports			  [1, 1]
	  Position		  [145, 1000, 210, 1020]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWLOCK"
	  SID			  "22:342"
	  Ports			  [1, 1]
	  Position		  [145, 1070, 210, 1090]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWPROT"
	  SID			  "22:344"
	  Ports			  [1, 1]
	  Position		  [145, 1140, 210, 1160]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWREADY"
	  SID			  "22:364"
	  Ports			  [1, 1]
	  Position		  [660, 475, 720, 495]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWSIZE"
	  SID			  "22:346"
	  Ports			  [1, 1]
	  Position		  [145, 1205, 210, 1225]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWVALID"
	  SID			  "22:348"
	  Ports			  [1, 1]
	  Position		  [145, 1275, 210, 1295]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_BID"
	  SID			  "22:366"
	  Ports			  [1, 1]
	  Position		  [660, 545, 720, 565]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_BREADY"
	  SID			  "22:350"
	  Ports			  [1, 1]
	  Position		  [145, 1340, 210, 1360]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_BRESP"
	  SID			  "22:368"
	  Ports			  [1, 1]
	  Position		  [660, 615, 720, 635]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_BVALID"
	  SID			  "22:370"
	  Ports			  [1, 1]
	  Position		  [660, 680, 720, 700]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RDATA"
	  SID			  "22:372"
	  Ports			  [1, 1]
	  Position		  [660, 750, 720, 770]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RID"
	  SID			  "22:374"
	  Ports			  [1, 1]
	  Position		  [660, 815, 720, 835]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RLAST"
	  SID			  "22:376"
	  Ports			  [1, 1]
	  Position		  [660, 885, 720, 905]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RREADY"
	  SID			  "22:352"
	  Ports			  [1, 1]
	  Position		  [145, 1410, 210, 1430]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RRESP"
	  SID			  "22:378"
	  Ports			  [1, 1]
	  Position		  [660, 955, 720, 975]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RVALID"
	  SID			  "22:380"
	  Ports			  [1, 1]
	  Position		  [660, 1020, 720, 1040]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WDATA"
	  SID			  "22:354"
	  Ports			  [1, 1]
	  Position		  [145, 1480, 210, 1500]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WLAST"
	  SID			  "22:356"
	  Ports			  [1, 1]
	  Position		  [145, 1545, 210, 1565]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WREADY"
	  SID			  "22:382"
	  Ports			  [1, 1]
	  Position		  [660, 1090, 720, 1110]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point or floating-point type inputs into ouputs of type Simu"
	  "link integer, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output port"
	  "s or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WSTRB"
	  SID			  "22:358"
	  Ports			  [1, 1]
	  Position		  [145, 1615, 210, 1635]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WVALID"
	  SID			  "22:360"
	  Ports			  [1, 1]
	  Position		  [145, 1680, 210, 1700]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "22:361"
	  Position		  [820, 410, 840, 430]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "22:363"
	  Position		  [820, 475, 840, 495]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  SID			  "22:381"
	  Position		  [820, 1090, 840, 1110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "22:365"
	  Position		  [820, 545, 840, 565]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "22:367"
	  Position		  [820, 615, 840, 635]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "22:369"
	  Position		  [820, 680, 840, 700]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "22:371"
	  Position		  [820, 750, 840, 770]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "22:373"
	  Position		  [820, 815, 840, 835]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "22:375"
	  Position		  [820, 885, 840, 905]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "22:377"
	  Position		  [820, 955, 840, 975]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "22:379"
	  Position		  [820, 1020, 840, 1040]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register"
	  SID			  "22:308"
	  Ports			  [2, 1]
	  Position		  [660, 1157, 720, 1213]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'blue'"
	  init			  "0"
	  ownership		  "Locally owned and initialized"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register1"
	  SID			  "22:309"
	  Ports			  [2, 1]
	  Position		  [660, 1262, 720, 1318]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'green'"
	  init			  "0"
	  ownership		  "Locally owned and initialized"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register2"
	  SID			  "22:310"
	  Ports			  [2, 1]
	  Position		  [660, 1367, 720, 1423]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'red'"
	  init			  "0"
	  ownership		  "Locally owned and initialized"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "memmap"
	  SID			  "22:306"
	  Ports			  [29, 17]
	  Position		  [310, 517, 560, 1393]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsEDKLib_r4/EDK Core"
	  SourceType		  "Xilinx EDK Core Block"
	  infoedit		  "For use with EDK Processor block."
	  sim_method		  "Inactive"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  xmp			  "xmp"
	  blockname		  "blockname"
	  dual_clock		  "dual_clock"
	  procinfo		  "procinfo"
	  bus_type		  "bus_type"
	  memxtable		  "memxtable"
	  memmap_hdlcontent	  "library IEEE;\nuse IEEE.std_logic_1164.all;\nuse IEEE.numeric_std.all;\n\nentity axi_sgiface i"
	  "s\n    generic (\n        -- AXI specific.\n        -- TODO: need to figure out a way to pass these generics from o"
	  "utside\n        C_S_AXI_SUPPORT_BURST   : integer := 0;\n        -- TODO: fix the internal ID width to 8\n        C"
	  "_S_AXI_ID_WIDTH        : integer := 8;\n        C_S_AXI_DATA_WIDTH      : integer := 32;\n        C_S_AXI_ADDR_WIDT"
	  "H      : integer := 32;\n        C_S_AXI_TOTAL_ADDR_LEN  : integer := 12;\n        C_S_AXI_LINEAR_ADDR_LEN : intege"
	  "r := 8;\n        C_S_AXI_BANK_ADDR_LEN   : integer := 2;\n        C_S_AXI_AWLEN_WIDTH     : integer := 8;\n        "
	  "C_S_AXI_ARLEN_WIDTH     : integer := 8\n    );\n    port (\n        -- General.\n        AXI_AClk      : in  std_lo"
	  "gic;\n        AXI_AResetN    : in  std_logic;\n        -- not used\n        AXI_Ce        : in  std_logic;\n  \n   "
	  "     -- AXI Port.\n        S_AXI_AWADDR  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);\n        S_AXI_AWID"
	  "    : in  std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);\n        S_AXI_AWLEN   : in  std_logic_vector(C_S_AXI_AWLE"
	  "N_WIDTH-1 downto 0);\n        S_AXI_AWSIZE  : in  std_logic_vector(2 downto 0);\n        S_AXI_AWBURST : in  std_lo"
	  "gic_vector(1 downto 0);\n        S_AXI_AWLOCK  : in  std_logic_vector(1 downto 0);\n        S_AXI_AWCACHE : in  std"
	  "_logic_vector(3 downto 0);\n        S_AXI_AWPROT  : in  std_logic_vector(2 downto 0);\n        S_AXI_AWVALID : in  "
	  "std_logic;\n        S_AXI_AWREADY : out std_logic;\n        \n        S_AXI_WLAST   : in  std_logic;\n        S_AXI"
	  "_WDATA   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n        S_AXI_WSTRB   : in  std_logic_vector((C_S_"
	  "AXI_DATA_WIDTH/8)-1 downto 0);\n        S_AXI_WVALID  : in  std_logic;\n        S_AXI_WREADY  : out std_logic;\n   "
	  "     \n        S_AXI_BRESP   : out std_logic_vector(1 downto 0);\n        S_AXI_BID     : out std_logic_vector(C_S_"
	  "AXI_ID_WIDTH-1 downto 0);\n        S_AXI_BVALID  : out std_logic;\n        S_AXI_BREADY  : in  std_logic;\n        "
	  "\n        S_AXI_ARADDR  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);\n        S_AXI_ARID    : in  std_log"
	  "ic_vector(C_S_AXI_ID_WIDTH-1 downto 0);\n        S_AXI_ARLEN   : in  std_logic_vector(C_S_AXI_ARLEN_WIDTH-1 downto "
	  "0);\n        S_AXI_ARSIZE  : in  std_logic_vector(2 downto 0);\n        S_AXI_ARBURST : in  std_logic_vector(1 down"
	  "to 0);\n        S_AXI_ARLOCK  : in  std_logic_vector(1 downto 0);\n        S_AXI_ARCACHE : in  std_logic_vector(3 d"
	  "ownto 0);\n        S_AXI_ARPROT  : in  std_logic_vector(2 downto 0);\n        S_AXI_ARVALID : in  std_logic;\n     "
	  "   S_AXI_ARREADY : out std_logic;\n        \n        -- 'From Register'\n        -- 'result'\n        sm_result_dou"
	  "t : in std_logic_vector(32-1 downto 0);\n        -- 'To Register'\n        -- 'blue'\n        sm_blue_dout : in std"
	  "_logic_vector(8-1 downto 0);\n        sm_blue_din  : out std_logic_vector(8-1 downto 0);\n        sm_blue_en   : ou"
	  "t std_logic;\n        -- 'green'\n        sm_green_dout : in std_logic_vector(8-1 downto 0);\n        sm_green_din "
	  " : out std_logic_vector(8-1 downto 0);\n        sm_green_en   : out std_logic;\n        -- 'red'\n        sm_red_do"
	  "ut : in std_logic_vector(8-1 downto 0);\n        sm_red_din  : out std_logic_vector(8-1 downto 0);\n        sm_red_"
	  "en   : out std_logic;\n        -- 'From FIFO'\n        -- 'To FIFO'\n        -- 'Shared Memory'\n\n        S_AXI_RL"
	  "AST   : out std_logic;\n        S_AXI_RID     : out std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);\n        S_AXI_R"
	  "DATA   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n        S_AXI_RRESP   : out std_logic_vector(1 downt"
	  "o 0);\n        S_AXI_RVALID  : out std_logic;\n        S_AXI_RREADY  : in  std_logic\n    );\nend entity axi_sgifac"
	  "e;\n\narchitecture IMP of axi_sgiface is\n\n-- Internal signals for write channel.\nsignal S_AXI_BVALID_i       : s"
	  "td_logic;\nsignal S_AXI_BID_i          : std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);\nsignal S_AXI_WREADY_i     "
	  "  : std_logic;\n  \n-- Internal signals for read channels.\nsignal S_AXI_ARLEN_i        : std_logic_vector(C_S_AXI_"
	  "ARLEN_WIDTH-1 downto 0);\nsignal S_AXI_RLAST_i        : std_logic;\nsignal S_AXI_RREADY_i       : std_logic;\nsigna"
	  "l S_AXI_RVALID_i       : std_logic;\nsignal S_AXI_RDATA_i        : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);"
	  "\nsignal S_AXI_RID_i          : std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);\n\n-- for read channel\nsignal read_"
	  "bank_addr_i     : std_logic_vector(C_S_AXI_BANK_ADDR_LEN-1 downto 0);\nsignal read_linear_addr_i   : std_logic_vect"
	  "or(C_S_AXI_LINEAR_ADDR_LEN-1 downto 0);\n-- for write channel\nsignal write_bank_addr_i    : std_logic_vector(C_S_A"
	  "XI_BANK_ADDR_LEN-1 downto 0);\nsignal write_linear_addr_i  : std_logic_vector(C_S_AXI_LINEAR_ADDR_LEN-1 downto 0);\n"
	  "\nsignal reg_bank_out_i       : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal fifo_bank_out_i      : std"
	  "_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal shmem_bank_out_i     : std_logic_vector(C_S_AXI_DATA_WIDTH-1 "
	  "downto 0);\n    \n-- 'From Register'\n-- 'result'\nsignal sm_result_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1"
	  " downto 0);\n-- 'To Register'\n-- 'blue'\nsignal sm_blue_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);"
	  "\nsignal sm_blue_en_i    : std_logic;\nsignal sm_blue_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-"
	  "- 'green'\nsignal sm_green_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_green_en_i    : st"
	  "d_logic;\nsignal sm_green_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'red'\nsignal sm_red_din_i"
	  "   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_red_en_i    : std_logic;\nsignal sm_red_dout_i  : "
	  "std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'From FIFO'\n-- 'To FIFO'\n-- 'Shared Memory'\n\ntype t_read_s"
	  "tate is (IDLE, READ_PREP, READ_DATA);\nsignal read_state : t_read_state;\n\ntype t_write_state is (IDLE, WRITE_DATA"
	  ", WRITE_RESPONSE);\nsignal write_state : t_write_state;\n\ntype t_memmap_state is (READ, WRITE);\nsignal memmap_sta"
	  "te : t_memmap_state;\n\nconstant C_READ_PREP_DELAY : std_logic_vector(1 downto 0) := \"11\";\n\nsignal read_prep_co"
	  "unter : std_logic_vector(1 downto 0);\nsignal read_addr_counter : std_logic_vector(C_S_AXI_ARLEN_WIDTH-1 downto 0);"
	  "\nsignal read_data_counter : std_logic_vector(C_S_AXI_ARLEN_WIDTH-1 downto 0);\n\n-- enable of shared BRAMs\nsignal"
	  " s_shram_en : std_logic;\n\nsignal write_addr_valid : std_logic;\nsignal write_ready : std_logic;\n\n-- 're' of Fro"
	  "m/To FIFOs\nsignal s_fifo_re : std_logic;\n-- 'we' of To FIFOs\nsignal s_fifo_we : std_logic;\n\nbegin\n\n-- enable"
	  " for 'Shared Memory' blocks\n\n-- conversion to match with the data bus width\n-- 'From Register'\n-- 'result'\ngen"
	  "_sm_result_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_result_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= ("
	  "others => '0');\nend generate gen_sm_result_dout_i;\nsm_result_dout_i(32-1 downto 0) <= sm_result_dout;\n-- 'To Reg"
	  "ister'\n-- 'blue'\nsm_blue_din     <= sm_blue_din_i(8-1 downto 0);\nsm_blue_en      <= sm_blue_en_i;\ngen_sm_blue_d"
	  "out_i: if (8 < C_S_AXI_DATA_WIDTH) generate\n    sm_blue_dout_i(C_S_AXI_DATA_WIDTH-1 downto 8) <= (others => '0');\n"
	  "end generate gen_sm_blue_dout_i;\nsm_blue_dout_i(8-1 downto 0) <= sm_blue_dout;\n-- 'green'\nsm_green_din     <= sm"
	  "_green_din_i(8-1 downto 0);\nsm_green_en      <= sm_green_en_i;\ngen_sm_green_dout_i: if (8 < C_S_AXI_DATA_WIDTH) g"
	  "enerate\n    sm_green_dout_i(C_S_AXI_DATA_WIDTH-1 downto 8) <= (others => '0');\nend generate gen_sm_green_dout_i;\n"
	  "sm_green_dout_i(8-1 downto 0) <= sm_green_dout;\n-- 'red'\nsm_red_din     <= sm_red_din_i(8-1 downto 0);\nsm_red_en"
	  "      <= sm_red_en_i;\ngen_sm_red_dout_i: if (8 < C_S_AXI_DATA_WIDTH) generate\n    sm_red_dout_i(C_S_AXI_DATA_WIDT"
	  "H-1 downto 8) <= (others => '0');\nend generate gen_sm_red_dout_i;\nsm_red_dout_i(8-1 downto 0) <= sm_red_dout;\n--"
	  " 'From FIFO'\n-- 'To FIFO'\n-- 'Shared Memory'\n\nReadWriteSelect: process(memmap_state) is begin\n    if (memmap_s"
	  "tate = READ) then\n    else\n    end if;\nend process ReadWriteSelect;\n\n-----------------------------------------"
	  "------------------------------------\n-- address for 'Shared Memory'\n---------------------------------------------"
	  "--------------------------------\nSharedMemory_Addr_ResetN : process(AXI_AClk) is begin\n    if (AXI_AClk'event and"
	  " AXI_AClk = '1') then\n        if (AXI_AResetN = '0') then\n            memmap_state <= READ;\n        else\n      "
	  "      if (S_AXI_AWVALID = '1') then\n                -- write operation\n                memmap_state <= WRITE;\n  "
	  "          elsif (S_AXI_ARVALID = '1') then\n                -- read operation\n                memmap_state <= READ"
	  ";\n            end if;\n        end if;\n    end if;\nend process SharedMemory_Addr_ResetN;\n\n--------------------"
	  "---------------------------------------------------------\n-- WRITE Command Control\n------------------------------"
	  "-----------------------------------------------\nS_AXI_BID     <= S_AXI_BID_i;\nS_AXI_BVALID  <= S_AXI_BVALID_i;\nS"
	  "_AXI_WREADY  <= S_AXI_WREADY_i;\n-- No error checking\nS_AXI_BRESP  <= (others=>'0');\n\nPROC_AWREADY_ACK: process("
	  "read_state, write_state, S_AXI_ARVALID, S_AXI_AWVALID) is begin\n    if (write_state = IDLE and S_AXI_AWVALID = '1'"
	  " and read_state = IDLE) then\n        S_AXI_AWREADY <= S_AXI_AWVALID;\n    else\n        S_AXI_AWREADY <= '0';\n   "
	  " end if;\nend process PROC_AWREADY_ACK;\n\nCmd_Decode_Write: process(AXI_AClk) is begin\n    if (AXI_AClk'event and"
	  " AXI_AClk = '1') then\n        if (AXI_AResetN = '0') then\n            write_addr_valid    <= '0';\n            wr"
	  "ite_ready         <= '0';\n            s_fifo_we           <= '0';\n            S_AXI_BVALID_i      <= '0';\n      "
	  "      S_AXI_BID_i         <= (others => '0');\n            write_bank_addr_i   <= (others => '0');\n            wri"
	  "te_linear_addr_i <= (others => '0');\n        else\n            if (write_state = IDLE) then\n                if (S"
	  "_AXI_AWVALID = '1' and read_state = IDLE) then\n                    -- reflect awid\n                    S_AXI_BID_"
	  "i <= S_AXI_AWID;\n\n                    -- latch bank and linear addresses\n                    write_bank_addr_i  "
	  " <= S_AXI_AWADDR(C_S_AXI_TOTAL_ADDR_LEN-1 downto C_S_AXI_LINEAR_ADDR_LEN+2);\n                    write_linear_addr"
	  "_i <= S_AXI_AWADDR(C_S_AXI_LINEAR_ADDR_LEN+1 downto 2);\n                    write_addr_valid <= '1';\n            "
	  "        s_fifo_we <= '1';\n\n                    -- write state transition\n                    write_state <= WRIT"
	  "E_DATA;\n                end if;\n            elsif (write_state = WRITE_DATA) then\n                write_ready <="
	  " '1';\n                s_fifo_we <= '0';\n                write_addr_valid <= S_AXI_WVALID;\n                \n    "
	  "            if (S_AXI_WVALID = '1' and write_ready = '1') then\n                    write_linear_addr_i <= Std_Logi"
	  "c_Vector(unsigned(write_linear_addr_i) + 1);\n                end if;\n\n                if (S_AXI_WLAST = '1' and "
	  "write_ready = '1') then\n                    -- start responding through B channel upon the last write data sample\n"
	  "                    S_AXI_BVALID_i <= '1';\n                    -- write data is over\n                    write_ad"
	  "dr_valid <= '0';\n                    write_ready <= '0';\n                    -- write state transition\n         "
	  "           write_state <= WRITE_RESPONSE;\n                end if;\n            elsif (write_state = WRITE_RESPONSE"
	  ") then\n\n                if (S_AXI_BREADY = '1') then\n                    -- write respond is over\n             "
	  "       S_AXI_BVALID_i <= '0';\n                    S_AXI_BID_i <= (others => '0');\n\n                    -- write "
	  "state transition\n                    write_state <= IDLE;\n                end if;\n            end if;\n        e"
	  "nd if;\n    end if;\nend process Cmd_Decode_Write;\n\nWrite_Linear_Addr_Decode : process(AXI_AClk) is \n\nbegin\n  "
	  "  if (AXI_AClk'event and AXI_AClk = '1') then\n        if (AXI_AResetN = '0') then\n            -- 'To Register'\n "
	  "           -- blue din/en\n            sm_blue_din_i <= (others => '0');\n            sm_blue_en_i <= '0';\n       "
	  "     -- green din/en\n            sm_green_din_i <= (others => '0');\n            sm_green_en_i <= '0';\n          "
	  "  -- red din/en\n            sm_red_din_i <= (others => '0');\n            sm_red_en_i <= '0';\n            -- 'To "
	  "FIFO'\n            -- 'Shared Memory'\n        else\n            -- default assignments\n\n            -- 'To Regis"
	  "ter'\n            if (unsigned(write_bank_addr_i) = 2) then\n                if (unsigned(write_linear_addr_i) = 0)"
	  " then\n                    -- blue din/en\n                    sm_blue_din_i <= S_AXI_WDATA;\n                    s"
	  "m_blue_en_i  <= write_addr_valid;\n                elsif (unsigned(write_linear_addr_i) = 1) then\n                "
	  "    -- green din/en\n                    sm_green_din_i <= S_AXI_WDATA;\n                    sm_green_en_i  <= writ"
	  "e_addr_valid;\n                elsif (unsigned(write_linear_addr_i) = 2) then\n                    -- red din/en\n "
	  "                   sm_red_din_i <= S_AXI_WDATA;\n                    sm_red_en_i  <= write_addr_valid;\n           "
	  "     end if;\n            end if;        \n        \n        \n        end if;\n    end if;\nend process Write_Line"
	  "ar_Addr_Decode;\n \n-----------------------------------------------------------------------------\n-- READ Control\n"
	  "-----------------------------------------------------------------------------\n\nS_AXI_RDATA  <= S_AXI_RDATA_i;\nS_"
	  "AXI_RVALID  <= S_AXI_RVALID_i;\nS_AXI_RLAST   <= S_AXI_RLAST_i;\nS_AXI_RID     <= S_AXI_RID_i;\n-- TODO: no error c"
	  "hecking\nS_AXI_RRESP <= (others=>'0');\n\nPROC_ARREADY_ACK: process(read_state, S_AXI_ARVALID, write_state, S_AXI_A"
	  "WVALID) is begin\n    -- Note: WRITE has higher priority than READ\n    if (read_state = IDLE and S_AXI_ARVALID = '"
	  "1' and write_state = IDLE and S_AXI_AWVALID /= '1') then\n        S_AXI_ARREADY <= S_AXI_ARVALID;\n    else\n      "
	  "  S_AXI_ARREADY <= '0';\n    end if;\nend process PROC_ARREADY_ACK;\n\nS_AXI_WREADY_i <= write_ready;\n\nProcess_Si"
	  "deband: process(write_state, read_state) is begin\n    if (read_state = READ_PREP) then\n        s_shram_en <= '1';"
	  "\n    elsif (read_state = READ_DATA) then\n        s_shram_en <= S_AXI_RREADY;\n    elsif (write_state = WRITE_DATA"
	  ") then\n        s_shram_en <= S_AXI_WVALID;\n    else\n        s_shram_en <= '0';\n    end if;\nend process Process"
	  "_Sideband;\n\nCmd_Decode_Read: process(AXI_AClk) is begin\n    if (AXI_AClk'event and AXI_AClk = '1') then\n       "
	  " if (AXI_AResetN = '0') then\n            S_AXI_RVALID_i <= '0';\n            read_bank_addr_i    <= (others => '0'"
	  ");\n            read_linear_addr_i  <= (others => '0');\n            S_AXI_ARLEN_i       <= (others => '0');\n     "
	  "       S_AXI_RLAST_i       <= '0';\n            S_AXI_RID_i         <= (others => '0');\n            read_state    "
	  "      <= IDLE;\n            read_prep_counter   <= (others => '0');\n            read_addr_counter   <= (others => "
	  "'0');\n            read_data_counter   <= (others => '0');\n        else\n            -- default assignments\n     "
	  "       s_fifo_re <= '0';\n\n            if (read_state = IDLE) then\n                -- Note WRITE has higher prior"
	  "ity than READ\n                if (S_AXI_ARVALID = '1' and write_state = IDLE and S_AXI_AWVALID /= '1') then\n     "
	  "               -- extract bank and linear addresses\n                    read_bank_addr_i    <= S_AXI_ARADDR(C_S_AX"
	  "I_TOTAL_ADDR_LEN-1 downto C_S_AXI_LINEAR_ADDR_LEN+2);\n                    read_linear_addr_i  <= S_AXI_ARADDR(C_S_"
	  "AXI_LINEAR_ADDR_LEN+1 downto 2);\n                    s_fifo_re <= '1';\n\n                    -- reflect arid\n   "
	  "                 S_AXI_RID_i <= S_AXI_ARID;\n\n                    -- load read liner address and data counter\n   "
	  "                 read_addr_counter <= S_AXI_ARLEN;\n                    read_data_counter <= S_AXI_ARLEN;\n\n      "
	  "              -- load read preparation counter\n                    read_prep_counter <= C_READ_PREP_DELAY;\n      "
	  "              -- read state transition\n                    read_state <= READ_PREP;\n                end if;\n    "
	  "        elsif (read_state = READ_PREP) then\n                if (unsigned(read_prep_counter) = 0) then\n           "
	  "         if (unsigned(read_data_counter) = 0) then\n                        -- tag the last data generated by the s"
	  "lave\n                        S_AXI_RLAST_i <= '1';\n                    end if;\n                    -- valid data"
	  " appears\n                    S_AXI_RVALID_i <= '1';\n                    -- read state transition\n               "
	  "     read_state <= READ_DATA;\n                else\n                    -- decrease read preparation counter\n    "
	  "                read_prep_counter <= Std_Logic_Vector(unsigned(read_prep_counter) - 1);\n                end if;\n\n"
	  "                if (unsigned(read_prep_counter) /= 3 and unsigned(read_addr_counter) /= 0) then\n                  "
	  "  -- decrease address counter\n                    read_addr_counter <= Std_Logic_Vector(unsigned(read_addr_counter"
	  ") - 1);\n                    -- increase linear address (no band crossing)\n                    read_linear_addr_i "
	  "<= Std_Logic_Vector(unsigned(read_linear_addr_i) + 1);\n                end if;\n            elsif (read_state = RE"
	  "AD_DATA) then\n                if (S_AXI_RREADY = '1') then\n                    if (unsigned(read_data_counter) = "
	  "1) then\n                        -- tag the last data generated by the slave\n                        S_AXI_RLAST_i"
	  " <= '1';\n                    end if;\n\n                    if (unsigned(read_data_counter) = 0) then\n           "
	  "             -- arid\n                        S_AXI_RID_i <= (others => '0');\n                        -- rlast\n  "
	  "                      S_AXI_RLAST_i <= '0';\n                        -- no more valid data\n                       "
	  " S_AXI_RVALID_i <= '0';\n                        -- read state transition\n                        read_state <= ID"
	  "LE;\n                    else\n                        -- decrease read preparation counter\n                      "
	  "  read_data_counter <= Std_Logic_Vector(unsigned(read_data_counter) - 1);\n\n                        if (unsigned(r"
	  "ead_addr_counter) /= 0) then\n                            -- decrease address counter\n                            "
	  "read_addr_counter <= Std_Logic_Vector(unsigned(read_addr_counter) - 1);\n                            -- increase li"
	  "near address (no band crossing)\n                            read_linear_addr_i <= Std_Logic_Vector(unsigned(read_l"
	  "inear_addr_i) + 1);\n                        end if;\n                    end if;\n                end if;\n       "
	  "     end if;\n\n        end if;\n    end if;\nend process Cmd_Decode_Read;\n\nRead_Linear_Addr_Decode : process(AXI"
	  "_AClk) is begin\n    if (AXI_AClk'event and AXI_AClk = '1') then\n        if (AXI_AResetN = '0') then\n            "
	  "reg_bank_out_i   <= (others => '0');\n            fifo_bank_out_i  <= (others => '0');\n            shmem_bank_out_"
	  "i <= (others => '0');\n            S_AXI_RDATA_i    <= (others => '0');\n        else\n            if (unsigned(rea"
	  "d_bank_addr_i) = 2) then\n                -- 'From Register'\n                if (unsigned(read_linear_addr_i) = 0)"
	  " then\n                    -- 'result' dout\n                    reg_bank_out_i <= sm_result_dout_i;\n             "
	  "   end if;\n\n                S_AXI_RDATA_i <= reg_bank_out_i;\n            elsif (unsigned(read_bank_addr_i) = 1) "
	  "then\n                -- 'From FIFO'\n                -- 'To FIFO'\n\n                S_AXI_RDATA_i <= fifo_bank_ou"
	  "t_i;\n            elsif (unsigned(read_bank_addr_i) = 0 and s_shram_en = '1') then\n                -- 'Shared Memo"
	  "ry'\n\n                S_AXI_RDATA_i <= shmem_bank_out_i;\n            end if;\n        end if;\n    end if;\nend p"
	  "rocess Read_Linear_Addr_Decode;\n\nend architecture IMP;\n"
	  config		  "{'inports'=>[{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'AXI_ARESETN','wid"
	  "th'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARADDR','width'=>32},{'arit"
	  "h_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARBURST','width'=>2},{'arith_type'=>2.000"
	  "00000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARCACHE','width'=>4},{'arith_type'=>2.00000000000000000"
	  ",'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARID','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.0000"
	  "0000000000000,'name'=>'S_AXI_ARLEN','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'n"
	  "ame'=>'S_AXI_ARLOCK','width'=>2},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AR"
	  "PROT','width'=>3},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARSIZE','width'=>"
	  "3},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARVALID','width'=>0},{'arith_typ"
	  "e'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWADDR','width'=>32},{'arith_type'=>2.00000000"
	  "000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWBURST','width'=>2},{'arith_type'=>2.00000000000000000,'bin"
	  "_pt'=>0.00000000000000000,'name'=>'S_AXI_AWCACHE','width'=>4},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.000000"
	  "00000000000,'name'=>'S_AXI_AWID','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name"
	  "'=>'S_AXI_AWLEN','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWLOCK"
	  "','width'=>2},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWPROT','width'=>3},{"
	  "'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWSIZE','width'=>3},{'arith_type'=>2"
	  ".00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWVALID','width'=>0},{'arith_type'=>2.0000000000000"
	  "0000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_BREADY','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>"
	  "0.00000000000000000,'name'=>'S_AXI_RREADY','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.0000000000000"
	  "0000,'name'=>'S_AXI_WDATA','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S"
	  "_AXI_WLAST','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_WSTRB','wid"
	  "th'=>4},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_WVALID','width'=>0},{'arith"
	  "_type'=>2,'bin_pt'=>0,'name'=>'sm_result_dout','width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_blue_dout','wi"
	  "dth'=>8},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_green_dout','width'=>8},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_"
	  "red_dout','width'=>8}],'outports'=>[{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI"
	  "_ARREADY','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWREADY','wid"
	  "th'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_BID','width'=>8},{'arith_ty"
	  "pe'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_BRESP','width'=>2},{'arith_type'=>2.000000000"
	  "00000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_BVALID','width'=>0},{'arith_type'=>2.00000000000000000,'bin_p"
	  "t'=>0.00000000000000000,'name'=>'S_AXI_RDATA','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.000000000"
	  "00000000,'name'=>'S_AXI_RID','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'"
	  "S_AXI_RLAST','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_RRESP','wi"
	  "dth'=>2},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_RVALID','width'=>0},{'arit"
	  "h_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_WREADY','width'=>0},{'arith_type'=>2,'bin"
	  "_pt'=>0,'name'=>'sm_blue_din','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>"
	  "'sm_blue_en','width'=>0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_green_din','width'=>8},{'arith_"
	  "type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_green_en','width'=>0.00000000000000000},{'arit"
	  "h_type'=>2,'bin_pt'=>0,'name'=>'sm_red_din','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.000000000000"
	  "00000,'name'=>'sm_red_en','width'=>0.00000000000000000}]}"
	  inheritDeviceType	  "inheritDeviceType"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "edkcore"
	  sg_icon_stat		  "250,876,29,17,white,blue,0,a29795dd,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 250 250 0 0 ],[0 0 876 876 0 ],[0.77 0.82 "
	  "0.91 ]);\nplot([0 250 250 0 0 ],[0 0 876 876 0 ]);\npatch([47.125 97.7 132.7 167.7 202.7 132.7 82.125 47.125 ],[476"
	  ".85 476.85 511.85 476.85 511.85 511.85 511.85 476.85 ],[1 1 1 ]);\npatch([82.125 132.7 97.7 47.125 82.125 ],[441.85"
	  " 441.85 476.85 476.85 441.85 ],[0.931 0.946 0.973 ]);\npatch([47.125 97.7 132.7 82.125 47.125 ],[406.85 406.85 441."
	  "85 441.85 406.85 ],[1 1 1 ]);\npatch([82.125 202.7 167.7 132.7 97.7 47.125 82.125 ],[371.85 371.85 406.85 371.85 40"
	  "6.85 406.85 371.85 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
	  "icon text');\ncolor('black');port_label('input',1,'AXI_ARESETN');\ncolor('black');port_label('input',2,'S_AXI_ARADD"
	  "R');\ncolor('black');port_label('input',3,'S_AXI_ARBURST');\ncolor('black');port_label('input',4,'S_AXI_ARCACHE');\n"
	  "color('black');port_label('input',5,'S_AXI_ARID');\ncolor('black');port_label('input',6,'S_AXI_ARLEN');\ncolor('bla"
	  "ck');port_label('input',7,'S_AXI_ARLOCK');\ncolor('black');port_label('input',8,'S_AXI_ARPROT');\ncolor('black');po"
	  "rt_label('input',9,'S_AXI_ARSIZE');\ncolor('black');port_label('input',10,'S_AXI_ARVALID');\ncolor('black');port_la"
	  "bel('input',11,'S_AXI_AWADDR');\ncolor('black');port_label('input',12,'S_AXI_AWBURST');\ncolor('black');port_label("
	  "'input',13,'S_AXI_AWCACHE');\ncolor('black');port_label('input',14,'S_AXI_AWID');\ncolor('black');port_label('input"
	  "',15,'S_AXI_AWLEN');\ncolor('black');port_label('input',16,'S_AXI_AWLOCK');\ncolor('black');port_label('input',17,'"
	  "S_AXI_AWPROT');\ncolor('black');port_label('input',18,'S_AXI_AWSIZE');\ncolor('black');port_label('input',19,'S_AXI"
	  "_AWVALID');\ncolor('black');port_label('input',20,'S_AXI_BREADY');\ncolor('black');port_label('input',21,'S_AXI_RRE"
	  "ADY');\ncolor('black');port_label('input',22,'S_AXI_WDATA');\ncolor('black');port_label('input',23,'S_AXI_WLAST');\n"
	  "color('black');port_label('input',24,'S_AXI_WSTRB');\ncolor('black');port_label('input',25,'S_AXI_WVALID');\ncolor("
	  "'black');port_label('input',26,'sm_result_dout');\ncolor('black');port_label('input',27,'sm_blue_dout');\ncolor('bl"
	  "ack');port_label('input',28,'sm_green_dout');\ncolor('black');port_label('input',29,'sm_red_dout');\ncolor('black')"
	  ";port_label('output',1,'S_AXI_ARREADY');\ncolor('black');port_label('output',2,'S_AXI_AWREADY');\ncolor('black');po"
	  "rt_label('output',3,'S_AXI_BID');\ncolor('black');port_label('output',4,'S_AXI_BRESP');\ncolor('black');port_label("
	  "'output',5,'S_AXI_BVALID');\ncolor('black');port_label('output',6,'S_AXI_RDATA');\ncolor('black');port_label('outpu"
	  "t',7,'S_AXI_RID');\ncolor('black');port_label('output',8,'S_AXI_RLAST');\ncolor('black');port_label('output',9,'S_A"
	  "XI_RRESP');\ncolor('black');port_label('output',10,'S_AXI_RVALID');\ncolor('black');port_label('output',11,'S_AXI_W"
	  "READY');\ncolor('black');port_label('output',12,'sm_blue_din');\ncolor('black');port_label('output',13,'sm_blue_en'"
	  ");\ncolor('black');port_label('output',14,'sm_green_din');\ncolor('black');port_label('output',15,'sm_green_en');\n"
	  "color('black');port_label('output',16,'sm_red_din');\ncolor('black');port_label('output',17,'sm_red_en');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  17
	  DstBlock		  "To Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  16
	  DstBlock		  "To Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  15
	  DstBlock		  "To Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  14
	  DstBlock		  "To Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  13
	  DstBlock		  "To Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  12
	  DstBlock		  "To Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  11
	  DstBlock		  "S_AXI_WREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  10
	  DstBlock		  "S_AXI_RVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  9
	  DstBlock		  "S_AXI_RRESP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  8
	  DstBlock		  "S_AXI_RLAST"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  7
	  DstBlock		  "S_AXI_RID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  6
	  DstBlock		  "S_AXI_RDATA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  5
	  DstBlock		  "S_AXI_BVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  4
	  DstBlock		  "S_AXI_BRESP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  3
	  DstBlock		  "S_AXI_BID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  2
	  DstBlock		  "S_AXI_AWREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_WVALID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  25
	}
	Line {
	  SrcBlock		  "S_AXI_WSTRB"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  24
	}
	Line {
	  SrcBlock		  "S_AXI_WLAST"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  23
	}
	Line {
	  SrcBlock		  "S_AXI_WDATA"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  22
	}
	Line {
	  SrcBlock		  "S_AXI_RREADY"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  21
	}
	Line {
	  SrcBlock		  "S_AXI_BREADY"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  20
	}
	Line {
	  SrcBlock		  "S_AXI_AWVALID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  19
	}
	Line {
	  SrcBlock		  "S_AXI_AWSIZE"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  18
	}
	Line {
	  SrcBlock		  "S_AXI_AWPROT"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  17
	}
	Line {
	  SrcBlock		  "S_AXI_AWLOCK"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "S_AXI_AWLEN"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "S_AXI_AWID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "S_AXI_AWCACHE"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "S_AXI_AWBURST"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "S_AXI_AWADDR"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "S_AXI_ARVALID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "S_AXI_ARSIZE"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "S_AXI_ARPROT"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "S_AXI_ARLOCK"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "S_AXI_ARLEN"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "S_AXI_ARID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "S_AXI_ARCACHE"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "S_AXI_ARBURST"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "S_AXI_ARADDR"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AXI_ARESETN"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  26
	}
	Line {
	  SrcBlock		  "To Register2"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  29
	}
	Line {
	  SrcBlock		  "To Register1"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  28
	}
	Line {
	  SrcBlock		  "To Register"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  27
	}
	Line {
	  SrcBlock		  "S_AXI_WREADY"
	  SrcPort		  1
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RVALID"
	  SrcPort		  1
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RRESP"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RLAST"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RID"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RDATA"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_BVALID"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_BRESP"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_BID"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_AWREADY"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_ARREADY"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant24"
	  SrcPort		  1
	  DstBlock		  "S_AXI_WVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant23"
	  SrcPort		  1
	  DstBlock		  "S_AXI_WSTRB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant22"
	  SrcPort		  1
	  DstBlock		  "S_AXI_WLAST"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant21"
	  SrcPort		  1
	  DstBlock		  "S_AXI_WDATA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant20"
	  SrcPort		  1
	  DstBlock		  "S_AXI_RREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant19"
	  SrcPort		  1
	  DstBlock		  "S_AXI_BREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant18"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant17"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWSIZE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant16"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWPROT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant15"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWLOCK"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant14"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWLEN"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant12"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWCACHE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant11"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWBURST"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWADDR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARSIZE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARPROT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARLOCK"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARLEN"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARCACHE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARBURST"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARADDR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "AXI_ARESETN"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "From Register"
      SID		      "8"
      Ports		      [0, 1]
      Position		      [25, 98, 55, 132]
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'red'"
      init		      "0"
      period		      "1"
      ownership		      "Owned and initialized elsewhere"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,383,234"
      block_type	      "fromreg"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "30,34,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21"
      ".44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.4"
      "4 17.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\n"
      "patch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\n"
      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('o"
      "utput',1,'dout');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register1"
      SID		      "9"
      Ports		      [0, 1]
      Position		      [25, 178, 55, 212]
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'green'"
      init		      "0"
      period		      "1"
      ownership		      "Owned and initialized elsewhere"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,383,234"
      block_type	      "fromreg"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "30,34,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21"
      ".44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.4"
      "4 17.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\n"
      "patch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\n"
      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('o"
      "utput',1,'dout');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register2"
      SID		      "10"
      Ports		      [0, 1]
      Position		      [25, 253, 55, 287]
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'blue'"
      init		      "0"
      period		      "1"
      ownership		      "Owned and initialized elsewhere"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,383,234"
      block_type	      "fromreg"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "30,34,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 34 34 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 34 34 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[21.44 21"
      ".44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 21.4"
      "4 17.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\n"
      "patch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\n"
      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('o"
      "utput',1,'dout');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "GConvert"
      SID		      "11"
      Ports		      [1, 1]
      Position		      [85, 180, 110, 210]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do "
      "not."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "8"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "25,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 30 30 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.3"
      "3 18.33 21.33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18."
      "33 18.33 15.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],"
      "[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0."
      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('blac"
      "k');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "GMult"
      SID		      "12"
      Ports		      [1, 1]
      Position		      [130, 167, 185, 223]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/CMult"
      SourceType	      "Xilinx Constant Multiplier Block"
      const		      "0.59"
      gui_display_data_type   "Fixed-point"
      const_n_bits	      "16"
      const_bin_pt	      "8"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      mem_type		      "Distributed RAM"
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      use_rpm		      "on"
      placement_style	      "Rectangular Shape"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cmult"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,56,1,1,white,blue,2,2a25c31b,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 0 0 ],[0 28 56 0 ],[0.77 0.82 0."
      "91 ]);\nplot([0 55 0 0 ],[0 28 56 0 ]);\npatch([3.905 9.974 14.174 18.374 22.574 14.174 8.105 3.905 ],[32.662 32"
      ".662 36.862 32.662 36.862 36.862 36.862 32.662 ],[1 1 1 ]);\npatch([8.105 14.174 9.974 3.905 8.105 ],[28.462 28."
      "462 32.662 32.662 28.462 ],[0.931 0.946 0.973 ]);\npatch([3.905 9.974 14.174 8.105 3.905 ],[24.262 24.262 28.462"
      " 28.462 24.262 ],[1 1 1 ]);\npatch([8.105 22.574 18.374 14.174 9.974 3.905 8.105 ],[20.062 20.062 24.262 20.062 "
      "24.262 24.262 20.062 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
      "egin icon text');\n\n\ncolor('black');disp('\\bf{x 0.5898}','texmode','on');\nfprintf('','COMMENT: end icon text"
      "');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "RConvert"
      SID		      "13"
      Ports		      [1, 1]
      Position		      [85, 100, 110, 130]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do "
      "not."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "8"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,357"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "25,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 30 30 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[18.3"
      "3 18.33 21.33 18.33 21.33 21.33 21.33 18.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[15.33 15.33 18."
      "33 18.33 15.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[12.33 12.33 15.33 15.33 12.33 ],"
      "[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[9.33 9.33 12.33 9.33 12.33 12.33 9.33 ],[0.931 0."
      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('blac"
      "k');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "RConvert1"
      SID		      "14"
      Ports		      [1, 1]
      Position		      [315, 205, 345, 235]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do "
      "not."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "32"
      bin_pt		      "0"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,381,357"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "30,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 30 30 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[19.44 19"
      ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[15.44 15.44 19.44 19.4"
      "4 15.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\n"
      "patch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\n"
      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label("
      "'output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "RMult"
      SID		      "15"
      Ports		      [1, 1]
      Position		      [130, 87, 185, 143]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/CMult"
      SourceType	      "Xilinx Constant Multiplier Block"
      const		      "0.3"
      gui_display_data_type   "Fixed-point"
      const_n_bits	      "16"
      const_bin_pt	      "8"
      float_type	      "Single"
      exp_bits		      "8"
      fraction_bits	      "24"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Wrap"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      mem_type		      "Distributed RAM"
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      use_rpm		      "on"
      placement_style	      "Rectangular Shape"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cmult"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,56,1,1,white,blue,2,b7063f52,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 0 0 ],[0 28 56 0 ],[0.77 0.82 0."
      "91 ]);\nplot([0 55 0 0 ],[0 28 56 0 ]);\npatch([3.905 9.974 14.174 18.374 22.574 14.174 8.105 3.905 ],[32.662 32"
      ".662 36.862 32.662 36.862 36.862 36.862 32.662 ],[1 1 1 ]);\npatch([8.105 14.174 9.974 3.905 8.105 ],[28.462 28."
      "462 32.662 32.662 28.462 ],[0.931 0.946 0.973 ]);\npatch([3.905 9.974 14.174 8.105 3.905 ],[24.262 24.262 28.462"
      " 28.462 24.262 ],[1 1 1 ]);\npatch([8.105 22.574 18.374 14.174 9.974 3.905 8.105 ],[20.062 20.062 24.262 20.062 "
      "24.262 24.262 20.062 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
      "egin icon text');\n\n\ncolor('black');disp('\\bf{x 0.3008}','texmode','on');\nfprintf('','COMMENT: end icon text"
      "');\n"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "16"
      Position		      [525, 233, 540, 247]
      ShowName		      off
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
    }
    Block {
      BlockType		      Reference
      Name		      "To Register"
      SID		      "17"
      Ports		      [2, 1]
      Position		      [420, 204, 455, 271]
      AttributesFormatString  "<< %<shared_memory_name> >>"
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/To Register"
      SourceType	      "Xilinx Shared Memory Based To Register Block"
      infoedit		      "Register block that writes data to a shared memory register.  Delay of one sample period."
      shared_memory_name      "'result'"
      init		      "0"
      ownership		      "Owned and initialized elsewhere"
      explicit_data_type      on
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "32"
      bin_pt		      "0"
      preci_type	      "Single"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,383,260"
      block_type	      "toreg"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "35,67,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 67 67 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 67 67 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[38.55 3"
      "8.55 43.55 38.55 43.55 43.55 43.55 38.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[33.55 33.55 38.55"
      " 38.55 33.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[28.55 28.55 33.55 33.55 28.55 ],[1"
      " 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[23.55 23.55 28.55 23.55 28.55 28.55 23.55 ],[0.931 0"
      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
      "');port_label('input',1,'din');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',"
      "1,'dout');\nfprintf('','COMMENT: end icon text');\n"
    }
    Line {
      SrcBlock		      "AddSub"
      SrcPort		      1
      Points		      [5, 0]
      DstBlock		      "AddSub1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "GMult"
      SrcPort		      1
      DstBlock		      "AddSub"
      DstPort		      2
    }
    Line {
      SrcBlock		      "RMult"
      SrcPort		      1
      DstBlock		      "AddSub"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BConvert"
      SrcPort		      1
      DstBlock		      "BMult"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register2"
      SrcPort		      1
      DstBlock		      "BConvert"
      DstPort		      1
    }
    Line {
      SrcBlock		      "GConvert"
      SrcPort		      1
      DstBlock		      "GMult"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register1"
      SrcPort		      1
      DstBlock		      "GConvert"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register"
      SrcPort		      1
      DstBlock		      "RConvert"
      DstPort		      1
    }
    Line {
      SrcBlock		      "RConvert"
      SrcPort		      1
      DstBlock		      "RMult"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BMult"
      SrcPort		      1
      Points		      [55, 0]
      DstBlock		      "AddSub1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "AddSub1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "RConvert1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "RConvert1"
      SrcPort		      1
      DstBlock		      "To Register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "To Register"
      DstPort		      2
    }
    Line {
      SrcBlock		      "To Register"
      SrcPort		      1
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Annotation {
      Name		      "Grayscale conversion using the following weights\nGrayscale = 0.3*R + 0.59*G + 0.11*B"
      Position		      [232, 35]
      DropShadow	      on
    }
    Annotation {
      Name		      "Add in an EDK Processor here.\n\n\n\n\n\n\n\n"
      Position		      [399, 124]
      BackgroundColor	      "[0.760784, 0.905882, 0.996078]"
    }
    Annotation {
      Name		      "This model is not a fully functional model. An EDK Processor block must \nbe added to the  Processo"
      "r Subsystem.\n\nPlease refer to the System Generator User's Guide for a step by step\ntutorial on how to complet"
      "e this model. The tutorial can be found\nin the document \"Designing and Simulating MicroBlaze Processor Periphe"
      "rals\""
      Position		      [435, 366]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    ^%L   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   #0+0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    8 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#( #@   , !   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    P     8    (     0         %    \"     $    \"     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    2     8   "
    " (    !          %    \"     $    8     0         0    &    $5X<&]R=\"!A<R!A('!C;W)E('1O($5$2PX   \"H    !@    @  "
    "  !          4    (     0    (    !          X    X    !@    @    $          4    (     0    <    !         !     "
    "'    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #"
    "     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92"
    "!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0F"
    "QO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $   "
    "       4    (     0    <    !         !     '    1&5F875L=  .    $\"D   8    (     @         %    \"     $    !   "
    "  0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   \"X$   !@    @    \"          4    (     0    $    !  "
    "        4 !  >     0   '0$  !I;F9O961I=                             !X:6QI;GAF86UI;'D                       !P87)T"
    "                                  !S<&5E9                                 !P86-K86=E                              "
    "!S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960 "
    "      !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD                           !P<F]J7W1Y<&5?<V=A9'9A;F-E9 "
    "            !P<F]J7W1Y<&4                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@         "
    "                  !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W"
    "1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E"
    ";F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6"
    "Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                        "
    "  !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                  "
    "        !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D     "
    "              !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,       "
    "                    !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT      !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(     "
    "                          !P<F5S97)V95]H:65R87)C:'D                     #@   $@    &    \"     0         !0    @  "
    "  !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $   "
    " '     0         0    !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $         $     H   "
    "!X8S9V<W@S,35T        #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TS   .    .     8  "
    "  (    !          %    \"     $    &     0         0    !@   &9F,3$U-@  #@   #     &    \"     0         !0    @  "
    "             $         $          .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X   "
    " P    !@    @    $          4    (               !         !          #@   $     &    \"     0         !0    @    "
    "!    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   $     &    \"     0         !0    @    !    \"0    $    "
    "     $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @               $         $          ."
    "    2     8    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X    P "
    "   !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !  "
    "   P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P  "
    "  !@    @    $          4    (     0    (    !         !   @ Q,   #@   #     &    \"     0         !0    @        "
    "       $         $          .    ,     8    (    !          %    \"                0         0          X    P    "
    "!@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @          "
    "     $         $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R"
    "!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (               !         !          #@   #     &    \" "
    "    0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"                0 "
    "        0          X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"   "
    "  0         !0    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0   "
    "      0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0    !"
    "@   '-Y<V=E;@  #@   #     &    \"     0         !0    @               $         $          .    8     8    (    ! "
    "         %    \"     $    N     0         0    +@   #4P+#4P+\"TQ+\"TQ+'1O:V5N+'=H:71E+# L,#<W,S0L<FEG:'0L+%L@72Q;("
    "%T   X    ( P  !@    @    $          4    (     0   -<\"   !         !    #7 @  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6"
    "X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,\" U,\" P(# @72Q;,\" P(#4P(#4P(# @72Q;,2 Q(#$@72D[\"G!A=&-H*%LQ+C8S-S4@,3"
    "8N.#$@,C<N,S$@,S<N.#$@-#@N,S$@,C<N,S$@,3(N,3,W-2 Q+C8S-S4@72Q;,S8N-C4U(#,V+C8U-2 T-RXQ-34@,S8N-C4U(#0W+C$U-2 T-RXQ"
    "-34@-#<N,34U(#,V+C8U-2!=+%LP+CDS,S,S,R P+C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S-S4@,C<N,S$@,38N.#$@,2XV,S<U(#"
    "$R+C$S-S4@72Q;,C8N,34U(#(V+C$U-2 S-BXV-34@,S8N-C4U(#(V+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"G!A=&"
    "-H*%LQ+C8S-S4@,38N.#$@,C<N,S$@,3(N,3,W-2 Q+C8S-S4@72Q;,34N-C4U(#$U+C8U-2 R-BXQ-34@,C8N,34U(#$U+C8U-2!=+%LP+CDS,S,S"
    ",R P+C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S-S4@-#@N,S$@,S<N.#$@,C<N,S$@,38N.#$@,2XV,S<U(#$R+C$S-S4@72Q;-2XQ-3"
    "4@-2XQ-34@,34N-C4U(#4N,34U(#$U+C8U-2 Q-2XV-34@-2XQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIF<')I;G1F*\""
    "<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)"
    "RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.P .    ,     8    (    !          %    \"                0         0         "
    " X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    "
    "@               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    &    \"     8         !0    @ "
    "   !     0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !          D  "
    "  (               .     !@   8    (     @         %    \"     $    !     0         %  0 '@    $   !&!0  :6YF;V5D:7"
    "0                             >&EL:6YX9F%M:6QY                        <&%R=                                   <W!E"
    "960                                 <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9     "
    "  <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@              "
    "        9&ER96-T;W)Y                            <')O:E]T>7!E7W-G861V86YC960             <')O:E]T>7!E              "
    "              =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9   "
    "                    9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U"
    "]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G"
    "96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&"
    "5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP         "
    "    <V=G=6E?<&]S                            8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@            "
    "          <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P  "
    "                <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C                            8W)E871E7VEN=&5R9F"
    "%C95]D;V-U;65N=       <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                                <')E<V5R=F5?"
    ":&EE<F%R8VAY                =F5R<VEO;@                              <V5T=&EN9W-?9F-N                        <')E8V"
    "]M<&EL95]F8VX                     =7!D871E7V9C;@                          >&QE9&MS971T:6YG<V1A=&$                 "
    "<WEN=&A?9FEL90                          :6UP;%]F:6QE                               .    2     8    (    !         "
    " %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4   "
    " (     0    @    !         !     (    <W!A<G1A;C8.    0     8    (    !          %    \"     $    )     0         "
    "0    \"0   'AC-G-L>#0U=          .    ,     8    (    !          %    \"     $    \"     0         0  ( +3,   X   "
    " X    !@    @    $          4    (     0    8    !         !     &    8W-G,S(T   .    ,     8    (    !          %"
    "    \"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!84"
    "U0 #@   #     &    \"     0         !0    @               $         $          .    0     8    (    !          %  "
    "  \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    0     8    (    !          %    \"     $    )  "
    "   0         0    \"0   \"XO;F5T;&ES=          .    ,     8    (    !          %    \"                0         0 "
    "         X   !(    !@    @    $          4    (     0   !$    !         !     1    4')O:F5C=\"!.879I9V%T;W(       "
    "  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %   "
    " \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !         !   @ Q,   "
    "#@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8    (    !          %    "
    "\"                0         0          X    P    !@    @    $          4    (               !         !          #"
    "@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \""
    "                0         0          X   !(    !@    @    $          4    (     0   !@    !         !     8    06-"
    "C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $          .    ,   "
    "  8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (         "
    "      !         !          #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    ,     "
    "8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $          4    (     0    L"
    "    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    !         !   "
    "  &    <WES9V5N   .    ,     8    (    !          %    \"                0         0          X   !@    !@    @   "
    " $          4    (     0   \"X    !         !     N    -3 L-3 L+3$L+3$L=&]K96XL=VAI=&4L,\"PP-S<S-\"QR:6=H=\"PL6R!="
    "+%L@70  #@    @#   &    \"     0         !0    @    !    UP(   $         $    -<\"  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B"
    "!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4P(#4P(# @,\"!=+%LP(# @-3 @-3 @,\"!=+%LQ(#$@,2!=*3L*<&%T8V@H6S$N-C,W-"
    "2 Q-BXX,2 R-RXS,2 S-RXX,2 T.\"XS,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LS-BXV-34@,S8N-C4U(#0W+C$U-2 S-BXV-34@-#<N,34U(#"
    "0W+C$U-2 T-RXQ-34@,S8N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 R-RXS,2 Q-BXX,2 Q+C8"
    "S-S4@,3(N,3,W-2!=+%LR-BXQ-34@,C8N,34U(#,V+C8U-2 S-BXV-34@,C8N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*"
    "<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 Q,BXQ,S<U(#$N-C,W-2!=+%LQ-2XV-34@,34N-C4U(#(V+C$U-2 R-BXQ-34@,34N-C4U(%TL6S N.3"
    ",S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 T.\"XS,2 S-RXX,2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%"
    "LU+C$U-2 U+C$U-2 Q-2XV-34@-2XQ-34@,34N-C4U(#$U+C8U-2 U+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"F9P<F"
    "EN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;"
    "G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[  X    P    !@    @    $          4    (               !         !   "
    "       #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !         "
    " %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!"
    "O9F8 #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !@         %"
    "    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $    "
    "     \"0    @               X    X    !@    @    $          4    (     0    8    !         !     &    .2XR+C Q   ."
    "    0     8    (    !          %    \"     $    -     0         0    #0   'AL961K<V5T=&EN9W,    .    0     8    ( "
    "   !          %    \"     $    /     0         0    #P   'AL961K<')E8V]M<&EL90 .    0     8    (    !          %  "
    "  \"     $    -     0         0    #0   'AL961K=7!D871E9FX    .    R 0   8    (     @         %    \"     $    !  "
    "   0         %  0 &     $    X 0  97AP;W)T                        97AP;W)T9&ER                    <V5L96-T:6]N=&%G"
    "                97AP;W)T9&ER<&%T:               ;6%J;W(                         ;6EN;W(                         :'"
    "=?8V]M<&%T:6)I;&ET>0          ;6%J7W-L:61E<@                  ;6EN;W)?<VQI9&5R                :'=?8V]M<&%T:6)I;&ET"
    ">5]S;&ED97( :7-$979E;&]P;65N=               =7-E0W5S=&]M0G5S26YT97)F86-E    8W5S=&]M0G5S26YT97)F86-E5F%L=64 #@   #"
    "@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !0    !@    @    $          "
    "4    (     0   !X    !         !     >    0SI<97AP;W)T7W!C;W)E7&5D:UQS>7-T96TN>&UP   .    .     8    (    !       "
    "   %    \"     $    &     0         0    !@   &5X<&]R=   #@   $@    &    \"     0         !0    @    !    $P    $ "
    "        $    !,   !#.EQE>'!O<G1?<&-O<F5<961K       .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X "
    "   P    !@    @    $          4    (     0    $    !         !   0!A    #@   #@    &    \"     8         !0    @  "
    "  !     0    $         \"0    @           #P/PX    X    !@    @    &          4    (     0    $    !          D   "
    " (               .    .     8    (    !@         %    \"     $    !     0         )    \"           0%A #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4   "
    " (     0    $    !          D    (               .    ,     8    (    !@         %    \"                0         "
    ")          X   !     !@    @    $          4    (     0    T    !         !     -    6%-4($1E9F%U;'1S*@    X   !  "
    "   !@    @    $          4    (     0    T    !         !     -    25-%($1E9F%U;'1S*@    X   #0+0  !@    @    \"  "
    "        4    (     0    $    !          4 !  ,     0   !@   !S:&%R960       !C;VUP:6QA=&EO;@ .    8 0   8    (    "
    " @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&EL871I;VX          &-O;7!I;&%T:6]N7VQU=   "
    "  !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',           !D8FQ?;W9R9               9&5P<F5C87"
    "1E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          %    \"     $    '     0         0    !P "
    "  '1A<F=E=#( #@   , !   &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   &ME>7,   !V86QU"
    "97,    .    P     8    (     0         %    \"     $    \"     0         .    0     8    (    !          %    \"  "
    "   $    +     0         0    \"P   $A$3\"!.971L:7-T       .    2     8    (    !          %    \"     $    8     0"
    "         0    &    $5X<&]R=\"!A<R!A('!C;W)E('1O($5$2PX   \"H    !@    @    !          4    (     0    (    !      "
    "    X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (    !   "
    "       %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @    !     0  "
    "  $         $  ! #$    .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@   "
    " @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"     "
    "0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
    "    %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !         !  "
    "   '    1&5F875L=  .    $\"D   8    (     @         %    \"     $    !     0         %  0 \"     $    0    =&%R9V5"
    "T,0!T87)G970R  X   \"X$   !@    @    \"          4    (     0    $    !          4 !  >     0   '0$  !I;F9O961I=  "
    "                           !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9"
    "                                 !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !"
    "S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R                 "
    "     !D:7)E8W1O<GD                           !P<F]J7W1Y<&5?<V=A9'9A;F-E9             !P<F]J7W1Y<&4                "
    "           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D     "
    "                 !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-"
    "G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;"
    "F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!"
    "R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;            "
    " !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N               "
    "       !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S     "
    "             !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                           !C<F5A=&5?:6YT97)F86-"
    "E7V1O8W5M96YT      !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]H:"
    "65R87)C:'D                     #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&"
    "5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0         0    !P   '9I<G1E>#8 #@ "
    "  $     &    \"     0         !0    @    !    \"@    $         $     H   !X8S9V<W@S,35T        #@   #     &    \" "
    "    0         !0    @    !     @    $         $  \" \"TS   .    .     8    (    !          %    \"     $    &     "
    "0         0    !@   &9F,3$U-@  #@   #     &    \"     0         !0    @               $         $          .    , "
    "    8    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (       "
    "        !         !          #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%"
    ";F%B;&5S    #@   $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&QI<W0         #@  "
    " #     &    \"     0         !0    @               $         $          .    2     8    (    !          %    \"   "
    "  $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X    P    !@    @    $          4    (          "
    "     !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8"
    "    (    !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $          4    (     0    ("
    "    !         !   @ Q,   #@   #     &    \"     0         !0    @               $         $          .    ,     8 "
    "   (    !          %    \"                0         0          X    P    !@    @    $          4    (             "
    "  !         !          #@   #     &    \"     0         !0    @               $         $          .    2     8   "
    " (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @   "
    " $          4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $    "
    "     $  # &]F9@ .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $"
    "          4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $      "
    "   $  ! #     .    0     8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ     "
    "  .    .     8    (    !          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #     &    \"     0  "
    "       !0    @               $         $          .    8     8    (    !          %    \"     $    N     0        "
    " 0    +@   #4P+#4P+\"TQ+\"TQ+'1O:V5N+'=H:71E+# L,#<W,S0L<FEG:'0L+%L@72Q;(%T   X    ( P  !@    @    $          4   "
    " (     0   -<\"   !         !    #7 @  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,"
    "\" U,\" P(# @72Q;,\" P(#4P(#4P(# @72Q;,2 Q(#$@72D[\"G!A=&-H*%LQ+C8S-S4@,38N.#$@,C<N,S$@,S<N.#$@-#@N,S$@,C<N,S$@,3("
    "N,3,W-2 Q+C8S-S4@72Q;,S8N-C4U(#,V+C8U-2 T-RXQ-34@,S8N-C4U(#0W+C$U-2 T-RXQ-34@-#<N,34U(#,V+C8U-2!=+%LP+CDS,S,S,R P+"
    "C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S-S4@,C<N,S$@,38N.#$@,2XV,S<U(#$R+C$S-S4@72Q;,C8N,34U(#(V+C$U-2 S-BXV-34"
    "@,S8N-C4U(#(V+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"G!A=&-H*%LQ+C8S-S4@,38N.#$@,C<N,S$@,3(N,3,W-2 "
    "Q+C8S-S4@72Q;,34N-C4U(#$U+C8U-2 R-BXQ-34@,C8N,34U(#$U+C8U-2!=+%LP+CDS,S,S,R P+C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6"
    "S$R+C$S-S4@-#@N,S$@,S<N.#$@,C<N,S$@,38N.#$@,2XV,S<U(#$R+C$S-S4@72Q;-2XQ-34@-2XQ-34@,34N-C4U(#4N,34U(#$U+C8U-2 Q-2X"
    "V-34@-2XQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<"
    "R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.P ."
    "    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    ( "
    "              !         !          #@   #     &    \"     0         !0    @               $         $          .  "
    "  ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (   "
    "  0    0    !         !  ! !62$1,#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "       X    X    !@    @    &          4    (     0    $    !          D    (               .     !@   8    (     "
    "@         %    \"     $    !     0         %  0 '@    $   !&!0  :6YF;V5D:70                             >&EL:6YX9F"
    "%M:6QY                        <&%R=                                   <W!E960                                 <&%C"
    ":V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                   "
    "  8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96-T;W)Y                    "
    "        <')O:E]T>7!E7W-G861V86YC960             <')O:E]T>7!E                            =&5S=&)E;F-H7W-G861V86YC96"
    "0             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K"
    "7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V"
    "=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O"
    "<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 97"
    "9A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                        "
    "    8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T              "
    "          <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL    "
    "                8VQO8VM?;&]C                            8W)E871E7VEN=&5R9F%C95]D;V-U;65N=       <WEN=&AE<VES7VQA;F"
    "=U86=E                8V5?8VQR                                <')E<V5R=F5?:&EE<F%R8VAY                =F5R<VEO;@  "
    "                            <V5T=&EN9W-?9F-N                        <')E8V]M<&EL95]F8VX                     =7!D87"
    "1E7V9C;@                          >&QE9&MS971T:6YG<V1A=&$                 <WEN=&A?9FEL90                          "
    ":6UP;%]F:6QE                               .    2     8    (    !          %    \"     $    1     0         0    $"
    "0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (     0    @    !         !     (    <W"
    "!A<G1A;C8.    0     8    (    !          %    \"     $    )     0         0    \"0   'AC-G-L>#0U=          .    , "
    "    8    (    !          %    \"     $    \"     0         0  ( +3,   X    X    !@    @    $          4    (     0"
    "    8    !         !     &    8W-G,S(T   .    ,     8    (    !          %    \"                0         0       "
    "   X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   #     &    \"     0         !0  "
    "  @               $         $          .    0     8    (    !          %    \"     $    -     0         0    #0   "
    "$-L;V-K($5N86)L97,    .    0     8    (    !          %    \"     $    )     0         0    \"0   \"XO;F5T;&ES=   "
    "       .    ,     8    (    !          %    \"                0         0          X   !(    !@    @    $         "
    " 4    (     0   !$    !         !     1    4')O:F5C=\"!.879I9V%T;W(         #@   #     &    \"     0         !0   "
    " @               $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  "
    "X    P    !@    @    $          4    (     0    (    !         !   @ Q,   #@   #     &    \"     0         !0    @"
    "    !     @    $         $  \" #$P   .    ,     8    (    !          %    \"                0         0          X"
    "    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @ "
    "              $         $          .    ,     8    (    !          %    \"                0         0          X  "
    " !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     "
    "&    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    "
    "#     0         0  , ;V9F  X    P    !@    @    $          4    (               !         !          #@   #     & "
    "   \"     0         !0    @    !     0    $         $  ! #     .    ,     8    (    !          %    \"     $    ! "
    "    0         0  $ ,     X   !     !@    @    $          4    (     0    L    !         !     +    +3$L+3$L+3$L+3$"
    "       X    X    !@    @    $          4    (     0    8    !         !     &    <WES9V5N   .    ,     8    (    !"
    "          %    \"                0         0          X   !@    !@    @    $          4    (     0   \"X    !     "
    "    !     N    -3 L-3 L+3$L+3$L=&]K96XL=VAI=&4L,\"PP-S<S-\"QR:6=H=\"PL6R!=+%L@70  #@    @#   &    \"     0        "
    " !0    @    !    UP(   $         $    -<\"  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*"
    "%LP(#4P(#4P(# @,\"!=+%LP(# @-3 @-3 @,\"!=+%LQ(#$@,2!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 S-RXX,2 T.\"XS,2 R-RXS"
    ",2 Q,BXQ,S<U(#$N-C,W-2!=+%LS-BXV-34@,S8N-C4U(#0W+C$U-2 S-BXV-34@-#<N,34U(#0W+C$U-2 T-RXQ-34@,S8N-C4U(%TL6S N.3,S,S"
    ",S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP871C:\"A;,3(N,3,W-2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LR-BXQ-34@,C8N,34U(#,"
    "V+C8U-2 S-BXV-34@,C8N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*<&%T8V@H6S$N-C,W-2 Q-BXX,2 R-RXS,2 Q,BXQ"
    ",S<U(#$N-C,W-2!=+%LQ-2XV-34@,34N-C4U(#(V+C$U-2 R-BXQ-34@,34N-C4U(%TL6S N.3,S,S,S(# N,C S.3(R(# N,30Q,3<V(%TI.PIP87"
    "1C:\"A;,3(N,3,W-2 T.\"XS,2 S-RXX,2 R-RXS,2 Q-BXX,2 Q+C8S-S4@,3(N,3,W-2!=+%LU+C$U-2 U+C$U-2 Q-2XV-34@-2XQ-34@,34N-C"
    "4U(#$U+C8U-2 U+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R8"
    "7!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97A"
    "T)RD[  X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         "
    "!0    @               $         $          .    ,     8    (    !          %    \"                0         0     "
    "     X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0"
    "    @    !    !     $         $  $ %9(1$P.    .     8    (    !@         %    \"     $    !     0         )    \" "
    "              #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@"
    "    @    $          4    (     0    8    !         !     &    .2XR+C Q   .    0     8    (    !          %    \"  "
    "   $    -     0         0    #0   'AL961K<V5T=&EN9W,    .    0     8    (    !          %    \"     $    /     0  "
    "       0    #P   'AL961K<')E8V]M<&EL90 .    0     8    (    !          %    \"     $    -     0         0    #0   "
    "'AL961K=7!D871E9FX    .    R 0   8    (     @         %    \"     $    !     0         %  0 &     $    X 0  97AP;W"
    ")T                        97AP;W)T9&ER                    <V5L96-T:6]N=&%G                97AP;W)T9&ER<&%T:       "
    "        ;6%J;W(                         ;6EN;W(                         :'=?8V]M<&%T:6)I;&ET>0          ;6%J7W-L:6"
    "1E<@                  ;6EN;W)?<VQI9&5R                :'=?8V]M<&%T:6)I;&ET>5]S;&ED97( :7-$979E;&]P;65N=           "
    "    =7-E0W5S=&]M0G5S26YT97)F86-E    8W5S=&]M0G5S26YT97)F86-E5F%L=64 #@   #@    &    \"     8         !0    @    ! "
    "    0    $         \"0    @           #P/PX   !0    !@    @    $          4    (     0   !X    !         !     >  "
    "  0SI<97AP;W)T7W!C;W)E7&5D:UQS>7-T96TN>&UP   .    .     8    (    !          %    \"     $    &     0         0   "
    " !@   &5X<&]R=   #@   $@    &    \"     0         !0    @    !    $P    $         $    !,   !#.EQE>'!O<G1?<&-O<F5<"
    "961K       .    .     8    (    !@         %    \"     $    !     0         )    \"            / _#@   #@    &    "
    "\"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4    (    "
    " 0    $    !         !   0!A    #@   #@    &    \"     8         !0    @    !     0    $         \"0    @         "
    "  #P/PX    X    !@    @    &          4    (     0    $    !          D    (               .    .     8    (    !@"
    "         %    \"     $    !     0         )    \"           0%A #@   #@    &    \"     8         !0    @    !     "
    "0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !          D    (      "
    "         .    ,     8    (    !@         %    \"                0         )          X   !     !@    @    $       "
    "   4    (     0    T    !         !     -    6%-4($1E9F%U;'1S*@    X   !     !@    @    $          4    (     0   "
    " T    !         !     -    25-%($1E9F%U;'1S*@    "
  }
}
