Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: adi_spi_driver_7_8bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "adi_spi_driver_7_8bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "adi_spi_driver_7_8bit"
Output Format                      : NGC
Target Device                      : xc5vsx95t-2-ff1136

---- Source Options
Top Module Name                    : adi_spi_driver_7_8bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../AXI4_ADI_SPI_7_8BIT_1.0/src/adi_spi_driver_7_8bit.v" in library work
Module <adi_spi_driver_7_8bit> compiled
No errors in compilation
Analysis of file <"adi_spi_driver_7_8bit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <adi_spi_driver_7_8bit> in library <work> with parameters.
	CLK_FRE = "00000101111101011110000100000000"
	SCLK_FRE = "00000000000011110100001001000000"
	SCLK_FRE_PARAM = "00000000000000000000000001100100"
	T_1MS = "00000000000000011000011010100000"
	T_1US = "00000000000000000000000001100100"
	T_200US = "00000000000000000100111000100000"
	T_800US = "00000000000000010011100010000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <adi_spi_driver_7_8bit>.
	CLK_FRE = 32'sb00000101111101011110000100000000
	SCLK_FRE = 32'sb00000000000011110100001001000000
	SCLK_FRE_PARAM = 32'sb00000000000000000000000001100100
	T_1MS = 32'sb00000000000000011000011010100000
	T_1US = 32'sb00000000000000000000000001100100
	T_200US = 32'sb00000000000000000100111000100000
	T_800US = 32'sb00000000000000010011100010000000
Module <adi_spi_driver_7_8bit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <adi_spi_driver_7_8bit>.
    Related source file is "../AXI4_ADI_SPI_7_8BIT_1.0/src/adi_spi_driver_7_8bit.v".
    Found 1-bit register for signal <rst_spi_pin>.
    Found 1-bit register for signal <scb>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit tristate buffer for signal <sdio>.
    Found 8-bit register for signal <user_rd_data>.
    Found 1-bit register for signal <user_rd_vild>.
    Found 1-bit register for signal <user_wr_vild>.
    Found 16-bit up counter for signal <baud_cnt>.
    Found 3-bit up counter for signal <bit_cnt>.
    Found 2-bit up counter for signal <byte_cnt>.
    Found 1-bit register for signal <flag_add>.
    Found 1-bit register for signal <flag_sel>.
    Found 20-bit up counter for signal <pulse_cnt>.
    Found 7-bit register for signal <rd_addr_s>.
    Found 8-bit register for signal <rd_data_s>.
    Found 20-bit comparator greater for signal <rst_spi_pin$cmp_gt0000> created at line 355.
    Found 20-bit comparator less for signal <rst_spi_pin$cmp_lt0000> created at line 352.
    Found 20-bit comparator less for signal <rst_spi_pin$cmp_lt0001> created at line 355.
    Found 1-bit register for signal <sdio_in_q1>.
    Found 1-bit register for signal <sdio_in_q2>.
    Found 1-bit register for signal <sdio_out>.
    Found 7-bit register for signal <wr_addr_s>.
    Found 8-bit register for signal <wr_data_s>.
    Summary:
	inferred   4 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <adi_spi_driver_7_8bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 22
 1-bit register                                        : 18
 7-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 3
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 2
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Comparators                                          : 3
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 2
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <adi_spi_driver_7_8bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block adi_spi_driver_7_8bit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : adi_spi_driver_7_8bit.ngr
Top Level Output File Name         : adi_spi_driver_7_8bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 42

Cell Usage :
# BELS                             : 211
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 34
#      LUT2                        : 26
#      LUT3                        : 18
#      LUT4                        : 16
#      LUT5                        : 6
#      LUT6                        : 32
#      MUXCY                       : 34
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 89
#      FDC                         : 27
#      FDCE                        : 61
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 25
#      IOBUF                       : 1
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:              89  out of  58880     0%  
 Number of Slice LUTs:                  137  out of  58880     0%  
    Number used as Logic:               137  out of  58880     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    160
   Number with an unused Flip Flop:      71  out of    160    44%  
   Number with an unused LUT:            23  out of    160    14%  
   Number of fully used LUT-FF pairs:    66  out of    160    41%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    640     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_n_inv(rst_n_inv261_INV_0:O)    | NONE(baud_cnt_0)       | 89    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.702ns (Maximum Frequency: 370.089MHz)
   Minimum input arrival time before clock: 1.974ns
   Maximum output required time after clock: 3.681ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.702ns (frequency: 370.089MHz)
  Total number of paths / destination ports: 1767 / 105
-------------------------------------------------------------------------
Delay:               2.702ns (Levels of Logic = 4)
  Source:            wr_addr_s_1 (FF)
  Destination:       sdio_out (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: wr_addr_s_1 to sdio_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.823  wr_addr_s_1 (wr_addr_s_1)
     LUT5:I0->O            1   0.086   0.600  Mmux__COND_3_3_SW2 (N84)
     LUT5:I2->O            1   0.086   0.000  Mmux__COND_3_3 (Mmux__COND_3_3)
     MUXF7:I1->O           1   0.214   0.412  Mmux__COND_3_2_f7 (_COND_3)
     LUT6:I5->O            1   0.086   0.000  sdio_out_mux0000 (sdio_out_mux0000)
     FDC:D                    -0.022          sdio_out
    ----------------------------------------
    Total                      2.702ns (0.868ns logic, 1.834ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 47
-------------------------------------------------------------------------
Offset:              1.974ns (Levels of Logic = 3)
  Source:            user_wr_en (PAD)
  Destination:       flag_add (FF)
  Destination Clock: clk rising

  Data Path: user_wr_en to flag_add
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.694   0.980  user_wr_en_IBUF (user_wr_en_IBUF)
     LUT6:I0->O            1   0.086   0.000  flag_add_rstpot_G (N98)
     MUXF7:I1->O           1   0.214   0.000  flag_add_rstpot (flag_add_rstpot)
     FDC:D                    -0.022          flag_add
    ----------------------------------------
    Total                      1.974ns (0.994ns logic, 0.980ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 23 / 16
-------------------------------------------------------------------------
Offset:              3.681ns (Levels of Logic = 2)
  Source:            flag_add (FF)
  Destination:       sdio (PAD)
  Source Clock:      clk rising

  Data Path: flag_add to sdio
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.396   0.769  flag_add (flag_add)
     LUT4:I0->O            1   0.086   0.286  sdio_or0000_inv1 (sdio_or0000_inv)
     IOBUF:T->IO               2.144          sdio_IOBUF (sdio)
    ----------------------------------------
    Total                      3.681ns (2.626ns logic, 1.055ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.16 secs
 
--> 

Total memory usage is 400988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

