# Configurable-Logic-Block-CLB-Design-for-FPGA-Implementation
 a high-performance Configurable Logic Block (CLB) for FPGA using 45nm CMOS technology, designed in Cadence Virtuoso
