Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 15 17:25:52 2019
| Host         : LAPTOP-683OQKA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_div/clk_div_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div/clk_div_reg[20]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.387        0.000                      0                  405        0.141        0.000                      0                  405        4.500        0.000                       0                   409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.387        0.000                      0                  405        0.141        0.000                      0                  405        4.500        0.000                       0                   409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 paper_db/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paper_db/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 2.767ns (59.853%)  route 1.856ns (40.147%))
  Logic Levels:           13  (CARRY4=11 LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.632     5.153    paper_db/CLK
    SLICE_X60Y13         FDRE                                         r  paper_db/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  paper_db/temp_reg[0]/Q
                         net (fo=3, routed)           1.257     6.929    paper_db/temp_reg_n_0_[0]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.053 r  paper_db/next_state0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.053    paper_db/next_state0_carry_i_4__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.585 r  paper_db/next_state0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.585    paper_db/next_state0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.699 r  paper_db/next_state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.699    paper_db/next_state0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.813 r  paper_db/next_state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.813    paper_db/next_state0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  paper_db/next_state0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.927    paper_db/next_state0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  paper_db/next_state0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.041    paper_db/next_state0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.155 r  paper_db/next_state0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.155    paper_db/next_state0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.269 r  paper_db/next_state0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.269    paper_db/next_state0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  paper_db/next_state0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.392    paper_db/next_state0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  paper_db/next_state0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.506    paper_db/next_state0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.620 r  paper_db/next_state0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.620    paper_db/next_state0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.848 r  paper_db/next_state0_carry__9/CO[2]
                         net (fo=1, routed)           0.590     9.437    paper_db/next_state0_carry__9_n_1
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.339     9.776 r  paper_db/state_i_1__0/O
                         net (fo=1, routed)           0.000     9.776    paper_db/next_state
    SLICE_X64Y27         FDRE                                         r  paper_db/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.505    14.846    paper_db/CLK
    SLICE_X64Y27         FDRE                                         r  paper_db/state_reg/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.092    15.163    paper_db/state_reg
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 rock_db/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rock_db/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 2.830ns (62.021%)  route 1.733ns (37.979%))
  Logic Levels:           13  (CARRY4=11 LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.566     5.087    rock_db/CLK
    SLICE_X50Y14         FDRE                                         r  rock_db/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  rock_db/temp_reg[0]/Q
                         net (fo=3, routed)           1.308     6.913    rock_db/temp[1]
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.124     7.037 r  rock_db/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.037    rock_db/next_state1_carry_i_4_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.550 r  rock_db/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.550    rock_db/next_state1_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.667 r  rock_db/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.667    rock_db/next_state1_carry__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.784 r  rock_db/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.784    rock_db/next_state1_carry__1_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.901 r  rock_db/next_state1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.901    rock_db/next_state1_carry__2_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.018 r  rock_db/next_state1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.018    rock_db/next_state1_carry__3_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.135 r  rock_db/next_state1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.135    rock_db/next_state1_carry__4_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.252 r  rock_db/next_state1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.252    rock_db/next_state1_carry__5_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.369 r  rock_db/next_state1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.369    rock_db/next_state1_carry__6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.486 r  rock_db/next_state1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.486    rock_db/next_state1_carry__7_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  rock_db/next_state1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.603    rock_db/next_state1_carry__8_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.918 r  rock_db/next_state1_carry__9/O[3]
                         net (fo=1, routed)           0.425     9.343    rock_db/next_state1_carry__9_n_4
    SLICE_X56Y22         LUT3 (Prop_lut3_I0_O)        0.307     9.650 r  rock_db/state_i_1/O
                         net (fo=1, routed)           0.000     9.650    rock_db/next_state
    SLICE_X56Y22         FDRE                                         r  rock_db/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.439    14.780    rock_db/CLK
    SLICE_X56Y22         FDRE                                         r  rock_db/state_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y22         FDRE (Setup_fdre_C_D)        0.077    15.082    rock_db/state_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 scissors_db/temp_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scissors_db/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 2.632ns (60.606%)  route 1.711ns (39.394%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.628     5.149    scissors_db/CLK
    SLICE_X60Y17         FDRE                                         r  scissors_db/temp_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.478     5.627 f  scissors_db/temp_reg[39]/Q
                         net (fo=3, routed)           1.296     6.923    scissors_db/temp_reg_n_0_[39]
    SLICE_X58Y17         LUT3 (Prop_lut3_I2_O)        0.301     7.224 r  scissors_db/next_state1_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000     7.224    scissors_db/next_state1_carry__2_i_3__1_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  scissors_db/next_state1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.774    scissors_db/next_state1_carry__2_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  scissors_db/next_state1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.888    scissors_db/next_state1_carry__3_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.002 r  scissors_db/next_state1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.002    scissors_db/next_state1_carry__4_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.116 r  scissors_db/next_state1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.116    scissors_db/next_state1_carry__5_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.230 r  scissors_db/next_state1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.230    scissors_db/next_state1_carry__6_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  scissors_db/next_state1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.344    scissors_db/next_state1_carry__7_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  scissors_db/next_state1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.458    scissors_db/next_state1_carry__8_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.771 r  scissors_db/next_state1_carry__9/O[3]
                         net (fo=1, routed)           0.415     9.186    scissors_db/next_state1_carry__9_n_4
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.306     9.492 r  scissors_db/state_i_1__1/O
                         net (fo=1, routed)           0.000     9.492    scissors_db/next_state
    SLICE_X60Y24         FDRE                                         r  scissors_db/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.501    14.842    scissors_db/CLK
    SLICE_X60Y24         FDRE                                         r  scissors_db/state_reg/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.077    15.158    scissors_db/state_reg
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 clk_div/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_div_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 1.862ns (70.931%)  route 0.763ns (29.069%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.625     5.146    clk_div/CLK
    SLICE_X64Y20         FDRE                                         r  clk_div/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_div/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.754     6.418    clk_div/clk_div_reg_n_0_[1]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.075 r  clk_div/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    clk_div/clk_div_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  clk_div/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    clk_div/clk_div_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  clk_div/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.309    clk_div/clk_div_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.426 r  clk_div/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    clk_div/clk_div_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.543 r  clk_div/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.552    clk_div/clk_div_reg[16]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.771 r  clk_div/clk_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.771    clk_div/clk_div_reg[20]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  clk_div/clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.502    14.843    clk_div/CLK
    SLICE_X64Y25         FDRE                                         r  clk_div/clk_div_reg[20]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    clk_div/clk_div_reg[20]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 clk_div/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.849ns (71.032%)  route 0.754ns (28.968%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.625     5.146    clk_div/CLK
    SLICE_X64Y20         FDRE                                         r  clk_div/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_div/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.754     6.418    clk_div/clk_div_reg_n_0_[1]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.075 r  clk_div/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    clk_div/clk_div_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  clk_div/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    clk_div/clk_div_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  clk_div/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.309    clk_div/clk_div_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.426 r  clk_div/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    clk_div/clk_div_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.749 r  clk_div/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.749    clk_div/clk_div_reg[16]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  clk_div/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.502    14.843    clk_div/CLK
    SLICE_X64Y24         FDRE                                         r  clk_div/clk_div_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    clk_div/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 clk_div/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_div_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.841ns (70.942%)  route 0.754ns (29.058%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.625     5.146    clk_div/CLK
    SLICE_X64Y20         FDRE                                         r  clk_div/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_div/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.754     6.418    clk_div/clk_div_reg_n_0_[1]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.075 r  clk_div/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    clk_div/clk_div_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  clk_div/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    clk_div/clk_div_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  clk_div/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.309    clk_div/clk_div_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.426 r  clk_div/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    clk_div/clk_div_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.741 r  clk_div/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.741    clk_div/clk_div_reg[16]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  clk_div/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.502    14.843    clk_div/CLK
    SLICE_X64Y24         FDRE                                         r  clk_div/clk_div_reg[19]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    clk_div/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 clk_div/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.765ns (70.066%)  route 0.754ns (29.934%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.625     5.146    clk_div/CLK
    SLICE_X64Y20         FDRE                                         r  clk_div/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_div/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.754     6.418    clk_div/clk_div_reg_n_0_[1]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.075 r  clk_div/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    clk_div/clk_div_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  clk_div/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    clk_div/clk_div_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  clk_div/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.309    clk_div/clk_div_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.426 r  clk_div/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    clk_div/clk_div_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.665 r  clk_div/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.665    clk_div/clk_div_reg[16]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  clk_div/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.502    14.843    clk_div/CLK
    SLICE_X64Y24         FDRE                                         r  clk_div/clk_div_reg[18]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    clk_div/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 clk_div/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.745ns (69.826%)  route 0.754ns (30.174%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.625     5.146    clk_div/CLK
    SLICE_X64Y20         FDRE                                         r  clk_div/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_div/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.754     6.418    clk_div/clk_div_reg_n_0_[1]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.075 r  clk_div/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    clk_div/clk_div_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  clk_div/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    clk_div/clk_div_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  clk_div/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.309    clk_div/clk_div_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.426 r  clk_div/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    clk_div/clk_div_reg[12]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.645 r  clk_div/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.645    clk_div/clk_div_reg[16]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  clk_div/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.502    14.843    clk_div/CLK
    SLICE_X64Y24         FDRE                                         r  clk_div/clk_div_reg[16]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_D)        0.109    15.191    clk_div/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 clk_div/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 1.732ns (69.668%)  route 0.754ns (30.332%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.625     5.146    clk_div/CLK
    SLICE_X64Y20         FDRE                                         r  clk_div/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_div/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.754     6.418    clk_div/clk_div_reg_n_0_[1]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.075 r  clk_div/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    clk_div/clk_div_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  clk_div/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    clk_div/clk_div_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  clk_div/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.309    clk_div/clk_div_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 r  clk_div/clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.632    clk_div/clk_div_reg[12]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  clk_div/clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.504    14.845    clk_div/CLK
    SLICE_X64Y23         FDRE                                         r  clk_div/clk_div_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    clk_div/clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 clk_div/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.724ns (69.570%)  route 0.754ns (30.430%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.625     5.146    clk_div/CLK
    SLICE_X64Y20         FDRE                                         r  clk_div/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  clk_div/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.754     6.418    clk_div/clk_div_reg_n_0_[1]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.075 r  clk_div/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    clk_div/clk_div_reg[0]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  clk_div/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.192    clk_div/clk_div_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  clk_div/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.309    clk_div/clk_div_reg[8]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.624 r  clk_div/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.624    clk_div/clk_div_reg[12]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  clk_div/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.504    14.845    clk_div/CLK
    SLICE_X64Y23         FDRE                                         r  clk_div/clk_div_reg[15]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    clk_div/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  7.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rock_db/temp_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rock_db/temp_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.562     1.445    rock_db/CLK
    SLICE_X55Y15         FDRE                                         r  rock_db/temp_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  rock_db/temp_reg[37]/Q
                         net (fo=3, routed)           0.098     1.684    rock_db/temp[38]
    SLICE_X54Y15         FDRE                                         r  rock_db/temp_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.831     1.958    rock_db/CLK
    SLICE_X54Y15         FDRE                                         r  rock_db/temp_reg[38]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X54Y15         FDRE (Hold_fdre_C_D)         0.085     1.543    rock_db/temp_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rock_db/temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rock_db/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.950%)  route 0.102ns (42.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.563     1.446    rock_db/CLK
    SLICE_X55Y12         FDRE                                         r  rock_db/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  rock_db/temp_reg[7]/Q
                         net (fo=3, routed)           0.102     1.689    rock_db/temp[8]
    SLICE_X54Y12         FDRE                                         r  rock_db/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.833     1.960    rock_db/CLK
    SLICE_X54Y12         FDRE                                         r  rock_db/temp_reg[8]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X54Y12         FDRE (Hold_fdre_C_D)         0.083     1.542    rock_db/temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 scissors_db/temp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scissors_db/temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.214%)  route 0.114ns (44.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.588     1.471    scissors_db/CLK
    SLICE_X59Y17         FDRE                                         r  scissors_db/temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  scissors_db/temp_reg[30]/Q
                         net (fo=3, routed)           0.114     1.726    scissors_db/temp_reg_n_0_[30]
    SLICE_X60Y17         FDRE                                         r  scissors_db/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.856     1.983    scissors_db/CLK
    SLICE_X60Y17         FDRE                                         r  scissors_db/temp_reg[31]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.075     1.560    scissors_db/temp_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 paper_db/temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paper_db/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.485%)  route 0.096ns (40.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.588     1.471    paper_db/CLK
    SLICE_X62Y18         FDRE                                         r  paper_db/temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  paper_db/temp_reg[22]/Q
                         net (fo=3, routed)           0.096     1.708    paper_db/temp_reg_n_0_[22]
    SLICE_X63Y18         FDRE                                         r  paper_db/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.857     1.984    paper_db/CLK
    SLICE_X63Y18         FDRE                                         r  paper_db/temp_reg[23]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.055     1.539    paper_db/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 paper_db/temp_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paper_db/temp_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.652%)  route 0.108ns (43.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.585     1.468    paper_db/CLK
    SLICE_X62Y21         FDRE                                         r  paper_db/temp_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  paper_db/temp_reg[51]/Q
                         net (fo=3, routed)           0.108     1.717    paper_db/temp_reg_n_0_[51]
    SLICE_X63Y21         FDRE                                         r  paper_db/temp_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.854     1.981    paper_db/CLK
    SLICE_X63Y21         FDRE                                         r  paper_db/temp_reg[52]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.057     1.538    paper_db/temp_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 paper_db/temp_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            paper_db/temp_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.056%)  route 0.106ns (42.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.585     1.468    paper_db/CLK
    SLICE_X63Y22         FDRE                                         r  paper_db/temp_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  paper_db/temp_reg[70]/Q
                         net (fo=3, routed)           0.106     1.715    paper_db/temp_reg_n_0_[70]
    SLICE_X62Y22         FDRE                                         r  paper_db/temp_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.853     1.980    paper_db/CLK
    SLICE_X62Y22         FDRE                                         r  paper_db/temp_reg[71]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.055     1.536    paper_db/temp_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rock_db/temp_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rock_db/temp_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.557     1.440    rock_db/CLK
    SLICE_X54Y20         FDRE                                         r  rock_db/temp_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  rock_db/temp_reg[95]/Q
                         net (fo=3, routed)           0.094     1.698    rock_db/temp[96]
    SLICE_X55Y20         FDRE                                         r  rock_db/temp_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.826     1.953    rock_db/CLK
    SLICE_X55Y20         FDRE                                         r  rock_db/temp_reg[96]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.055     1.508    rock_db/temp_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 scissors_db/temp_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scissors_db/temp_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.366%)  route 0.123ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.584     1.467    scissors_db/CLK
    SLICE_X59Y21         FDRE                                         r  scissors_db/temp_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  scissors_db/temp_reg[91]/Q
                         net (fo=3, routed)           0.123     1.731    scissors_db/temp_reg_n_0_[91]
    SLICE_X60Y21         FDRE                                         r  scissors_db/temp_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.852     1.979    scissors_db/CLK
    SLICE_X60Y21         FDRE                                         r  scissors_db/temp_reg[92]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.059     1.540    scissors_db/temp_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 scissors_db/temp_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scissors_db/temp_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.366%)  route 0.123ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.587     1.470    scissors_db/CLK
    SLICE_X59Y18         FDRE                                         r  scissors_db/temp_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  scissors_db/temp_reg[56]/Q
                         net (fo=3, routed)           0.123     1.734    scissors_db/temp_reg_n_0_[56]
    SLICE_X60Y18         FDRE                                         r  scissors_db/temp_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.855     1.982    scissors_db/CLK
    SLICE_X60Y18         FDRE                                         r  scissors_db/temp_reg[57]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.059     1.543    scissors_db/temp_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rock_db/temp_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rock_db/temp_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.556     1.439    rock_db/CLK
    SLICE_X55Y22         FDRE                                         r  rock_db/temp_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rock_db/temp_reg[121]/Q
                         net (fo=3, routed)           0.132     1.712    rock_db/temp[122]
    SLICE_X55Y23         FDRE                                         r  rock_db/temp_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.822     1.949    rock_db/CLK
    SLICE_X55Y23         FDRE                                         r  rock_db/temp_reg[122]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.070     1.520    rock_db/temp_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   clk_div/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   clk_div/clk_div_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   paper_db/state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   paper_db/temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   paper_db/temp_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   paper_db/temp_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   paper_db/temp_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   paper_db/temp_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   paper_db/temp_reg[104]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   rock_db/temp_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   rock_db/temp_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   rock_db/temp_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   rock_db/temp_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   rock_db/temp_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   rock_db/temp_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   scissors_db/temp_reg[78]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   scissors_db/temp_reg[79]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   scissors_db/temp_reg[80]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   scissors_db/temp_reg[81]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   clk_div/clk_div_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   paper_db/state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   paper_db/temp_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   paper_db/temp_reg[101]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   paper_db/temp_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   paper_db/temp_reg[103]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   paper_db/temp_reg[104]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   paper_db/temp_reg[105]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   paper_db/temp_reg[106]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   paper_db/temp_reg[107]/C



