#ifndef __TXLX_GATE_DTBINDING_H
#define __TXLX_GATE_DTBINDING_H
/*0x50*/
#define GCLK_IDX_DDR         0
#define GCLK_IDX_DOS         1
#define GCLK_IDX_ALOCKER     2
#define GCLK_IDX_RESERVED0   3
#define GCLK_IDX_RESERVED1   4
#define GCLK_IDX_ISA         5
#define GCLK_IDX_PL310_CBUS  6
#define GCLK_IDX_PERIPHS_TOP 7
#define GCLK_IDX_SPICC_0     8
#define GCLK_IDX_I2C         9
#define GCLK_IDX_SANA        10
#define GCLK_IDX_SMART_CARD  11
#define GCLK_IDX_RANDOM64    12
#define GCLK_IDX_UART0       13
#define GCLK_IDX_SPICC_1     14
#define GCLK_IDX_STREAM      15
#define GCLK_IDX_ASYNC_FIFO  16
#define GCLK_IDX_RESERVED2   17
#define GCLK_IDX_RESERVED3   18
#define GCLK_IDX_HIU_REG     19
#define GCLK_IDX_RESERVED4    20
#define GCLK_IDX_HDMIRX_TOP   21
#define GCLK_IDX_RESERVED5    22
#define GCLK_IDX_ASSIST_MISC  23
#define GCLK_IDX_RESERVED6    24
#define GCLK_IDX_EMMCB        25
#define GCLK_IDX_EMMCC        26
#define GCLK_IDX_DMA          27
#define GCLK_IDX_ACODEC       28
#define GCLK_IDX_ATV_DEMOD_TOP 29
#define GCLK_IDX_SPI          30
#define GCLK_IDX_ADEC         31
/*0x51*/
#define GCLK_IDX_TVFE_TOP     32
#define GCLK_IDX_RESERVED7    33
#define GCLK_IDX_AUD_IN       34
#define GCLK_IDX_ETHERNET     35
#define GCLK_IDX_DEMUX        36
#define GCLK_IDX_RESERVED8    37
#define GCLK_IDX_AIU_AI_TOP_GLUE 38
#define GCLK_IDX_AIU_IEC958   39
#define GCLK_IDX_AIU_I2S_OUT  40
#define GCLK_IDX_AIU_AMCLK_MEASURE 41
#define GCLK_IDX_AIU_AIFIFO2	42
#define GCLK_IDX_AIU_AUD_MIXER 43
#define GCLK_IDX_AIU_MIXER_REG 44
#define GCLK_IDX_AIU_ADC           45
#define GCLK_IDX_RESERVED9     46
#define GCLK_IDX_AIU_TOP_LEVEL 47
#define GCLK_IDX_UART1         48
#define GCLK_IDX_RESERVED10    49
#define GCLK_IDX_RESERVED11    50
#define GCLK_IDX_RESERVED12    51
#define GCLK_IDX_GE2D          52
#define GCLK_IDX_RESERVED13    53
#define GCLK_IDX_RESERVED14    54
#define GCLK_IDX_RESET         55
#define GCLK_IDX_RESERVED15    56
#define GCLK_IDX_U_PARSER_TOP  57
#define GCLK_IDX_USB_GENERAL   58
#define GCLK_IDX_RESERVED16    59
#define GCLK_IDX_RESERVED17    60
#define GCLK_IDX_AHB_ARB0      61
#define GCLK_IDX_EFUSE         62
#define GCLK_IDX_ROM_CLK       63

/*******0x52********/
#define GCLK_IDX_RESERVED18    64
#define GCLK_IDX_AHB_DATA_BUS  65
#define GCLK_IDX_AHB_CONTROL_BUS 66
#define GCLK_IDX_HDMITX_HDCP22_PCLK 67
#define GCLK_IDX_HDMITX_PCLK     68
#define GCLK_IDX_RESERVED19    69
#define GCLK_IDX_RESERVED20    70
#define GCLK_IDX_RESERVED21    71
#define GCLK_IDX_MISC_USB1_TO_DDR 72
#define GCLK_IDX_RESERVED22    73
#define GCLK_IDX_RESERVED23    74
#define GCLK_IDX_MMC_PCLK      75
#define GCLK_IDX_RESERVED24    76
#define GCLK_IDX_HDMIRX_TOP2   77
#define GCLK_IDX_RESERVED25    78
#define GCLK_IDX_UART2         79
#define GCLK_IDX_RESERVED26    80
#define GCLK_IDX_RESERVED27    81
#define GCLK_IDX_RESERVED28    82
#define GCLK_IDX_RESERVED29    83
#define GCLK_IDX_RESERVED30    84
#define GCLK_IDX_RESERVED31    85
#define GCLK_IDX_RESERVED32    86
#define GCLK_IDX_RESERVED33    87
#define GCLK_IDX_RESERVED34    88
#define GCLK_IDX_VPU_INTR      89
#define GCLK_IDX_SECURE_AHP_APB3 90
#define GCLK_IDX_RESERVED35    91
#define GCLK_IDX_DEMOD_COMB_TVFE 92
#define GCLK_IDX_RESERVED36    93
#define GCLK_IDX_GIC           94
#define GCLK_IDX_RESERVED37    95
/*0x1053 all reserved*/
/*****54***********/
#define GCLK_IDX_RESERVED38     (96+32)
#define GCLK_IDX_VCLK2_VENCI    (97+32)
#define GCLK_IDX_VCLK2_VENCI1   (98+32)
#define GCLK_IDX_VCLK2_VENCP    (99+32)
#define GCLK_IDX_VCLK2_VENCP1   (100+32)
#define GCLK_IDX_VCLK2_VENCT    (101+32)
#define GCLK_IDX_VCLK2_VENCT1   (102+32)
#define GCLK_IDX_VCLK2_OTHER    (103+32)
#define GCLK_IDX_VCLK2_ENCI     (104+32)
#define GCLK_IDX_VCLK2_ENCP     (105+32)
#define GCLK_IDX_DAC_CLK        (106+32)
#define GCLK_IDX_RESERVED39     (107+32)
#define GCLK_IDX_RESERVED40     (108+32)
#define GCLK_IDX_RESERVED41     (109+32)
#define GCLK_IDX_AIU_AOCLK      (110+32)
#define GCLK_IDX_RESERVED42     (111+32)
#define GCLK_IDX_AIU_ICE958_AMCLK (112+32)
#define GCLK_IDX_RESERVED43     (113+32)
#define GCLK_IDX_RESERVED44     (114+32)
#define GCLK_IDX_RESERVED45     (115+32)
#define GCLK_IDX_ENC480P        (116+32)
#define GCLK_IDX_RANDOM_NUM_GEN1 (117+32)
#define GCLK_IDX_VCLK2_ENCT     (118+32)
#define GCLK_IDX_VCLK2_ENCL     (119+32)
#define GCLK_IDX_MMC_CLK        (120+32)
#define GCLK_IDX_VCLK2_VENCL    (121+32)
#define GCLK_IDX_VCLK2_OTHER1   (122+32)
#define GCLK_IDX_RESERVED46     (123+32)
#define GCLK_IDX_RESERVED47     (124+32)
#define GCLK_IDX_RESERVED48     (125+32)
#define GCLK_IDX_RESERVED49     (126+32)
#define GCLK_IDX_RESERVED50     (127+32)

/*************0x1055***************/
#define GCLK_IDX_AO_CPU         (128+32)
#define GCLK_IDX_AHB_SRAM       (129+32)
#define GCLK_IDX_AHB_BUS        (130+32)
#define GCLK_IDX_AO_REGS        (131+32)
#define GCLK_IDX_AO_I2C         (132+32)

#endif
