`timescale 1ns / 1ps


module rom # (parameter romAddWidth = 4, romDataWidth = 8)
(
    input clk,
    input [romAddWidth - 1 : 0] addr,
    output reg [romDataWidth - 1 : 0] data
);
    
    
    
    
    
    
endmodule
