// Seed: 1816558736
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_8[1] = 1;
  uwire id_8;
  type_11(
      1, id_9
  );
  assign id_5['b0] = 1'b0;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  output id_5;
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  assign id_8 = 1;
  logic id_8;
  logic id_9;
  logic id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_2[1==1] = id_10;
endmodule
