# VerilogRISCV_Pipeline

Working RISCV CPU on System Verilog, enjoy!

### 3rdParty 
 - Git submodules (ELFIO && CLI11)
### Docs
  - Scheme of the RISC-V CPU
### Examples
  - Examples that can be executed
### testbenches
  - Testbenches for isolated modules
### src
  - System Verilog source files
