//
// Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
//
// On Thu Jul 12 20:26:30 IST 2018
//
//
// Ports:
// Name                         I/O  size props
// RDY__start                     O     1 reg
// get_result                     O    69
// RDY_get_result                 O     1
// RDY_flush                      O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// _start__operand1               I    64
// _start__operand2               I    64
// _start__operand3               I    64 reg
// _start_rounding_mode           I     3 reg
// _start_operation               I     1 reg
// _start__negate                 I     1 reg
// _start_mul                     I     1 reg
// _start_muladd                  I     1 reg
// _start_flags                   I    15
// EN__start                      I     1
// EN_flush                       I     1
//
// Combinational paths from inputs to outputs:
//   EN_flush -> get_result
//   EN_flush -> RDY_get_result
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkfpu_fm_add_sub64(CLK,
			  RST_N,

			  _start__operand1,
			  _start__operand2,
			  _start__operand3,
			  _start_rounding_mode,
			  _start_operation,
			  _start__negate,
			  _start_mul,
			  _start_muladd,
			  _start_flags,
			  EN__start,
			  RDY__start,

			  get_result,
			  RDY_get_result,

			  EN_flush,
			  RDY_flush);
  input  CLK;
  input  RST_N;

  // action method _start
  input  [63 : 0] _start__operand1;
  input  [63 : 0] _start__operand2;
  input  [63 : 0] _start__operand3;
  input  [2 : 0] _start_rounding_mode;
  input  _start_operation;
  input  _start__negate;
  input  _start_mul;
  input  _start_muladd;
  input  [14 : 0] _start_flags;
  input  EN__start;
  output RDY__start;

  // value method get_result
  output [68 : 0] get_result;
  output RDY_get_result;

  // action method flush
  input  EN_flush;
  output RDY_flush;

  // signals for module outputs
  wire [68 : 0] get_result;
  wire RDY__start, RDY_flush, RDY_get_result;

  // register uut_rg_state_handler
  reg [2 : 0] uut_rg_state_handler;
  reg [2 : 0] uut_rg_state_handler$D_IN;
  wire uut_rg_state_handler$EN;

  // ports of submodule uut_ff_input_fifo
  wire [200 : 0] uut_ff_input_fifo$D_IN, uut_ff_input_fifo$D_OUT;
  wire uut_ff_input_fifo$CLR,
       uut_ff_input_fifo$DEQ,
       uut_ff_input_fifo$EMPTY_N,
       uut_ff_input_fifo$ENQ,
       uut_ff_input_fifo$FULL_N;

  // ports of submodule uut_ff_stage2_fifo
  wire [203 : 0] uut_ff_stage2_fifo$D_IN, uut_ff_stage2_fifo$D_OUT;
  wire uut_ff_stage2_fifo$CLR,
       uut_ff_stage2_fifo$DEQ,
       uut_ff_stage2_fifo$EMPTY_N,
       uut_ff_stage2_fifo$ENQ,
       uut_ff_stage2_fifo$FULL_N;

  // ports of submodule uut_ff_stage4_fifo
  wire [348 : 0] uut_ff_stage4_fifo$D_IN, uut_ff_stage4_fifo$D_OUT;
  wire uut_ff_stage4_fifo$CLR,
       uut_ff_stage4_fifo$DEQ,
       uut_ff_stage4_fifo$EMPTY_N,
       uut_ff_stage4_fifo$ENQ,
       uut_ff_stage4_fifo$FULL_N;

  // ports of submodule uut_ff_stage5_fifo
  wire [196 : 0] uut_ff_stage5_fifo$D_IN, uut_ff_stage5_fifo$D_OUT;
  wire uut_ff_stage5_fifo$CLR,
       uut_ff_stage5_fifo$DEQ,
       uut_ff_stage5_fifo$EMPTY_N,
       uut_ff_stage5_fifo$ENQ,
       uut_ff_stage5_fifo$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_uut_rl_flush,
       CAN_FIRE_RL_uut_rl_stage1_after_input_stage,
       CAN_FIRE_RL_uut_rl_stage4,
       CAN_FIRE_RL_uut_rl_stage_3,
       CAN_FIRE_RL_uut_rl_stage_5_final_stage,
       CAN_FIRE__start,
       CAN_FIRE_flush,
       WILL_FIRE_RL_uut_rl_flush,
       WILL_FIRE_RL_uut_rl_stage1_after_input_stage,
       WILL_FIRE_RL_uut_rl_stage4,
       WILL_FIRE_RL_uut_rl_stage_3,
       WILL_FIRE_RL_uut_rl_stage_5_final_stage,
       WILL_FIRE__start,
       WILL_FIRE_flush;

  // remaining internal signals
  reg _theResult_____7__h93271;
  wire [211 : 0] _0_CONCAT_INV_start_flags_BIT_14_516_OR_start_f_ETC___d1532;
  wire [159 : 0] IF_IF_uut_ff_stage2_fifo_first__38_BIT_5_42_TH_ETC___d574,
		 IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365,
		 _theResult____h23867,
		 _theResult____h70186,
		 add_mantissa__h70182,
		 mantissa2__h23854,
		 mantissa2__h23876,
		 mantissa2__h23897,
		 mantissa3___1__h43532,
		 mantissa3__h23898,
		 mantissa_to_shift___1__h23895,
		 mantissa_to_shift__h23890,
		 resultant_mantissa___1__h93093,
		 resultant_mantissa_norm_zerosMSB__h92811,
		 sub_mantissa1__h70183,
		 sub_mantissa2__h70184,
		 sub_mantissa__h70185,
		 y_avValue_snd_fst__h93312,
		 y_avValue_snd_fst__h93380,
		 y_avValue_snd_fst__h93387;
  wire [106 : 0] IF_uut_ff_input_fifo_first__4_BIT_200_0_THEN_0_ETC___d42,
		 _theResult_____1_snd__h23639,
		 _theResult_____1_snd__h23642,
		 ff_stage2_lv_product_mantissa__h23626,
		 lv_product_mantissa___1__h16137,
		 lv_product_mantissa___1__h16156,
		 lv_product_mantissa__h16104,
		 lv_product_mantissa__h703,
		 lv_product_mantissa_shiftL_expo__h16112,
		 lv_product_mantissa_shiftL_zerosMSB__h16114,
		 y_avValue_snd_fst__h23674;
  wire [63 : 0] _theResult_____3_snd_snd__h93960,
		_theResult_____3_snd_snd__h93962,
		_theResult_____3_snd_snd__h93964,
		_theResult_____3_snd_snd_snd__h93958,
		lv_final_output__h93661,
		lv_final_output__h93777,
		lv_final_output__h94022,
		lv_final_output__h94043;
  wire [62 : 0] IF_NOT_IF_uut_ff_stage5_fifo_first__327_BIT_18_ETC___d1446;
  wire [53 : 0] IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1443,
		_theResult_____5__h93619,
		lv_rounded_mantissa___1__h93639,
		lv_rounded_mantissa__h93890;
  wire [52 : 0] x__h94855, x__h94872;
  wire [12 : 0] IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1416,
		IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1346,
		_0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1334,
		_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d32,
		_theResult_____1_fst__h23638,
		_theResult_____1_fst__h23641,
		_theResult_____4_snd_fst__h24045,
		exp1_temp__h94651,
		exp2_temp__h94652,
		exponent2__h23877,
		exponent3__h23856,
		exponent3__h23868,
		exponent_difference__h23891,
		ff_stage2_lv_product_exponent__h23625,
		lv_minuend__h23887,
		lv_product_exponent___1__h16138,
		lv_product_exponent__h16102,
		lv_product_exponent_inc_shift__h16110,
		lv_product_exponent_sub_shift__h16113,
		lv_product_exponent_sub_zerosMSB__h16115,
		lv_summed_exponent__h94653,
		resultant_exponent___1__h93889,
		resultant_exponent__h93072,
		resultant_exponent_inc__h92809,
		resultant_exponent_sub__h92807,
		resultant_exponent_sub_zerosMSB__h92812,
		shift_neg__h16111,
		uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d16,
		x__h23670,
		x__h94689,
		x__h94691,
		x__h94693,
		y__h23669,
		y__h94690,
		y__h94692,
		y_avValue_fst__h23597,
		y_avValue_fst__h93050,
		y_avValue_fst__h93064;
  wire [7 : 0] lv_zeros_on_left__h70188, x__h58908, x__h93415;
  wire [6 : 0] lsb_zeros__h16108,
	       msb_zeros___1__h16140,
	       msb_zeros__h16106,
	       msb_zeros__h722,
	       x__h23644;
  wire [4 : 0] fflags__h93668;
  wire [1 : 0] IF_uut_ff_stage2_fifo_first__38_BITS_9_TO_7_17_ETC___d954,
	       _theResult_____6_snd_snd__h69900,
	       _theResult_____6_snd_snd_snd__h69947,
	       lv_result_is_infinity___1__h69901,
	       lv_result_is_infinity___1__h69963,
	       lv_result_is_zero___1__h69996,
	       lv_result_is_zero___1__h70000,
	       x__h69943,
	       x__h69984,
	       x__h70266;
  wire IF_IF_uut_ff_stage5_fifo_first__327_BIT_183_32_ETC___d1461,
       IF_uut_ff_stage2_fifo_first__38_BIT_5_42_THEN__ETC___d550,
       IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1348,
       INV_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT__ETC___d485,
       _0_CONCAT_IF_IF_IF_uut_ff_stage2_fifo_first__38_ETC___d902,
       _0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1337,
       _1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d33,
       _theResult_____1__h69763,
       _theResult_____1_fst__h93696,
       _theResult_____3_fst__h93773,
       _theResult_____3_fst__h93945,
       _theResult_____3_snd_fst__h93775,
       _theResult_____3_snd_fst__h93963,
       _theResult_____3_snd_snd_fst__h93957,
       _theResult_____6__h93272,
       _theResult_____6_fst__h69897,
       _theResult___fst__h94521,
       _theResult___fst__h94529,
       ex_overflow__h93666,
       expo3_zero__h23865,
       lv_inexact__h93270,
       lv_inexact__h93667,
       lv_op1_subnormal__h94286,
       lv_op2_subnormal__h94287,
       lv_round_up___1__h93505,
       lv_round_up___1__h93542,
       lv_sticky___1__h16157,
       lv_sticky__h93268,
       op_xor_sign3__h23866,
       sign2__h23853,
       sign3__h23855,
       start_flags_BIT_10_479_OR_start_flags_BIT_12_480___d1481,
       start_flags_BIT_12_480_AND_INV_start_flags_BIT_ETC___d1541,
       start_flags_BIT_5_482_OR_start_flags_BIT_7_483___d1484,
       uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d18,
       uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d28,
       uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d35,
       uut_ff_stage2_fifo_first__38_BIT_15_57_OR_uut__ETC___d559,
       uut_ff_stage5_fifo_first__327_BIT_15_401_OR_uu_ETC___d1467,
       v__h93168,
       x__h15910,
       x__h23734,
       x__h23740,
       x__h69803,
       x__h69815,
       x__h69820,
       x__h69827,
       x__h69935,
       x__h69975,
       x__h69977,
       x__h69979,
       x__h69980,
       x__h70008,
       x__h70020,
       x__h70050,
       x__h93518,
       x__h93554,
       x__h94880,
       x__h94902,
       x__h94903,
       x__h94904,
       x__h94911,
       x__h94924,
       x__h95010,
       y__h69816,
       y__h69976,
       y__h69978,
       y__h70021,
       y__h93517,
       y__h93568,
       y__h94925,
       y__h94927,
       y__h94969;

  // action method _start
  assign RDY__start = uut_ff_input_fifo$FULL_N ;
  assign CAN_FIRE__start = uut_ff_input_fifo$FULL_N ;
  assign WILL_FIRE__start = EN__start ;

  // value method get_result
  assign get_result = { lv_final_output__h93661, fflags__h93668 } ;
  assign RDY_get_result =
	     uut_ff_stage5_fifo$EMPTY_N && uut_rg_state_handler == 3'd4 &&
	     !EN_flush ;

  // action method flush
  assign RDY_flush = 1'd1 ;
  assign CAN_FIRE_flush = 1'd1 ;
  assign WILL_FIRE_flush = EN_flush ;

  // submodule uut_ff_input_fifo
  FIFO2 #(.width(32'd201), .guarded(32'd1)) uut_ff_input_fifo(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(uut_ff_input_fifo$D_IN),
							      .ENQ(uut_ff_input_fifo$ENQ),
							      .DEQ(uut_ff_input_fifo$DEQ),
							      .CLR(uut_ff_input_fifo$CLR),
							      .D_OUT(uut_ff_input_fifo$D_OUT),
							      .FULL_N(uut_ff_input_fifo$FULL_N),
							      .EMPTY_N(uut_ff_input_fifo$EMPTY_N));

  // submodule uut_ff_stage2_fifo
  FIFO2 #(.width(32'd204), .guarded(32'd1)) uut_ff_stage2_fifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(uut_ff_stage2_fifo$D_IN),
							       .ENQ(uut_ff_stage2_fifo$ENQ),
							       .DEQ(uut_ff_stage2_fifo$DEQ),
							       .CLR(uut_ff_stage2_fifo$CLR),
							       .D_OUT(uut_ff_stage2_fifo$D_OUT),
							       .FULL_N(uut_ff_stage2_fifo$FULL_N),
							       .EMPTY_N(uut_ff_stage2_fifo$EMPTY_N));

  // submodule uut_ff_stage4_fifo
  FIFO2 #(.width(32'd349), .guarded(32'd1)) uut_ff_stage4_fifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(uut_ff_stage4_fifo$D_IN),
							       .ENQ(uut_ff_stage4_fifo$ENQ),
							       .DEQ(uut_ff_stage4_fifo$DEQ),
							       .CLR(uut_ff_stage4_fifo$CLR),
							       .D_OUT(uut_ff_stage4_fifo$D_OUT),
							       .FULL_N(uut_ff_stage4_fifo$FULL_N),
							       .EMPTY_N(uut_ff_stage4_fifo$EMPTY_N));

  // submodule uut_ff_stage5_fifo
  FIFO2 #(.width(32'd197), .guarded(32'd1)) uut_ff_stage5_fifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(uut_ff_stage5_fifo$D_IN),
							       .ENQ(uut_ff_stage5_fifo$ENQ),
							       .DEQ(uut_ff_stage5_fifo$DEQ),
							       .CLR(uut_ff_stage5_fifo$CLR),
							       .D_OUT(uut_ff_stage5_fifo$D_OUT),
							       .FULL_N(uut_ff_stage5_fifo$FULL_N),
							       .EMPTY_N(uut_ff_stage5_fifo$EMPTY_N));

  // rule RL_uut_rl_flush
  assign CAN_FIRE_RL_uut_rl_flush = EN_flush ;
  assign WILL_FIRE_RL_uut_rl_flush = EN_flush ;

  // rule RL_uut_rl_stage1_after_input_stage
  assign CAN_FIRE_RL_uut_rl_stage1_after_input_stage =
	     uut_ff_input_fifo$EMPTY_N && uut_ff_stage2_fifo$FULL_N &&
	     uut_rg_state_handler == 3'd1 &&
	     !EN_flush ;
  assign WILL_FIRE_RL_uut_rl_stage1_after_input_stage =
	     CAN_FIRE_RL_uut_rl_stage1_after_input_stage ;

  // rule RL_uut_rl_stage_3
  assign CAN_FIRE_RL_uut_rl_stage_3 =
	     uut_ff_stage2_fifo$EMPTY_N && uut_ff_stage4_fifo$FULL_N &&
	     uut_rg_state_handler == 3'd2 &&
	     !EN_flush ;
  assign WILL_FIRE_RL_uut_rl_stage_3 = CAN_FIRE_RL_uut_rl_stage_3 ;

  // rule RL_uut_rl_stage4
  assign CAN_FIRE_RL_uut_rl_stage4 =
	     uut_ff_stage4_fifo$EMPTY_N && uut_ff_stage5_fifo$FULL_N &&
	     uut_rg_state_handler == 3'd3 &&
	     !EN_flush ;
  assign WILL_FIRE_RL_uut_rl_stage4 = CAN_FIRE_RL_uut_rl_stage4 ;

  // rule RL_uut_rl_stage_5_final_stage
  assign CAN_FIRE_RL_uut_rl_stage_5_final_stage = RDY_get_result ;
  assign WILL_FIRE_RL_uut_rl_stage_5_final_stage = RDY_get_result ;

  // register uut_rg_state_handler
  always@(EN__start or
	  WILL_FIRE_RL_uut_rl_stage_5_final_stage or
	  WILL_FIRE_RL_uut_rl_stage4 or
	  WILL_FIRE_RL_uut_rl_stage_3 or
	  WILL_FIRE_RL_uut_rl_stage1_after_input_stage or EN_flush)
  case (1'b1)
    EN__start: uut_rg_state_handler$D_IN = 3'd1;
    WILL_FIRE_RL_uut_rl_stage_5_final_stage: uut_rg_state_handler$D_IN = 3'd0;
    WILL_FIRE_RL_uut_rl_stage4: uut_rg_state_handler$D_IN = 3'd4;
    WILL_FIRE_RL_uut_rl_stage_3: uut_rg_state_handler$D_IN = 3'd3;
    WILL_FIRE_RL_uut_rl_stage1_after_input_stage:
	uut_rg_state_handler$D_IN = 3'd2;
    EN_flush: uut_rg_state_handler$D_IN = 3'd0;
    default: uut_rg_state_handler$D_IN = 3'b010 /* unspecified value */ ;
  endcase
  assign uut_rg_state_handler$EN =
	     WILL_FIRE_RL_uut_rl_stage_5_final_stage || EN_flush ||
	     EN__start ||
	     WILL_FIRE_RL_uut_rl_stage1_after_input_stage ||
	     WILL_FIRE_RL_uut_rl_stage_3 ||
	     WILL_FIRE_RL_uut_rl_stage4 ;

  // submodule uut_ff_input_fifo
  assign uut_ff_input_fifo$D_IN =
	     { _0_CONCAT_INV_start_flags_BIT_14_516_OR_start_f_ETC___d1532[105:0],
	       lv_summed_exponent__h94653,
	       x__h94880,
	       _start__operand3,
	       x__h94902,
	       x__h94903,
	       x__h94904,
	       _start_flags[4:0],
	       _start_rounding_mode,
	       _start_operation,
	       _start__negate,
	       _start_mul,
	       _start_muladd,
	       x__h94911,
	       x__h95010 } ;
  assign uut_ff_input_fifo$ENQ = EN__start ;
  assign uut_ff_input_fifo$DEQ = CAN_FIRE_RL_uut_rl_stage1_after_input_stage ;
  assign uut_ff_input_fifo$CLR = 1'b0 ;

  // submodule uut_ff_stage2_fifo
  assign uut_ff_stage2_fifo$D_IN =
	     { uut_ff_input_fifo$D_OUT[81],
	       uut_ff_input_fifo$D_OUT[4],
	       ff_stage2_lv_product_exponent__h23625,
	       ff_stage2_lv_product_mantissa__h23626,
	       uut_ff_input_fifo$D_OUT[80:17],
	       uut_ff_input_fifo$D_OUT[13:9],
	       uut_ff_input_fifo$D_OUT[5],
	       uut_ff_input_fifo$D_OUT[3:2],
	       uut_ff_input_fifo$D_OUT[8:6],
	       uut_ff_input_fifo$D_OUT[16],
	       uut_ff_input_fifo$D_OUT[14],
	       uut_ff_input_fifo$D_OUT[15],
	       x__h23734,
	       x__h23740,
	       uut_ff_input_fifo$D_OUT[1:0] } ;
  assign uut_ff_stage2_fifo$ENQ =
	     CAN_FIRE_RL_uut_rl_stage1_after_input_stage ;
  assign uut_ff_stage2_fifo$DEQ = CAN_FIRE_RL_uut_rl_stage_3 ;
  assign uut_ff_stage2_fifo$CLR = 1'b0 ;

  // submodule uut_ff_stage4_fifo
  assign uut_ff_stage4_fifo$D_IN =
	     { x__h69935,
	       x__h69803,
	       _theResult_____1__h69763,
	       lv_minuend__h23887,
	       mantissa2__h23897,
	       mantissa3__h23898,
	       uut_ff_stage2_fifo$D_OUT[9:7],
	       x__h69827,
	       x__h69943,
	       x__h69984,
	       uut_ff_stage2_fifo$D_OUT[3:2],
	       x__h70008,
	       x__h70050,
	       uut_ff_stage2_fifo$D_OUT[5] } ;
  assign uut_ff_stage4_fifo$ENQ = CAN_FIRE_RL_uut_rl_stage_3 ;
  assign uut_ff_stage4_fifo$DEQ = CAN_FIRE_RL_uut_rl_stage4 ;
  assign uut_ff_stage4_fifo$CLR = 1'b0 ;

  // submodule uut_ff_stage5_fifo
  assign uut_ff_stage5_fifo$D_IN =
	     { uut_ff_stage4_fifo$D_OUT[345:333],
	       _theResult____h70186,
	       uut_ff_stage4_fifo$D_OUT[347],
	       uut_ff_stage4_fifo$D_OUT[12:10],
	       x__h70266,
	       uut_ff_stage4_fifo$D_OUT[9:0],
	       lv_zeros_on_left__h70188 } ;
  assign uut_ff_stage5_fifo$ENQ = CAN_FIRE_RL_uut_rl_stage4 ;
  assign uut_ff_stage5_fifo$DEQ = RDY_get_result ;
  assign uut_ff_stage5_fifo$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1416 =
	     (_theResult_____5__h93619[53] ||
	      IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[159:158] ==
	      2'b0 &&
	      _theResult_____5__h93619[52]) ?
	       resultant_exponent___1__h93889 :
	       resultant_exponent__h93072 ;
  assign IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1443 =
	     _theResult_____5__h93619[53] ?
	       lv_rounded_mantissa__h93890 :
	       _theResult_____5__h93619 ;
  assign IF_IF_uut_ff_stage2_fifo_first__38_BIT_5_42_TH_ETC___d574 =
	     mantissa_to_shift__h23890 >> exponent_difference__h23891 ;
  assign IF_IF_uut_ff_stage5_fifo_first__327_BIT_183_32_ETC___d1461 =
	     IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1348 ?
	       (!resultant_exponent__h93072[12] ||
		uut_ff_stage5_fifo$D_OUT[8]) &&
	       !uut_ff_stage5_fifo$D_OUT[11] :
	       !uut_ff_stage5_fifo$D_OUT[11] ;
  assign IF_NOT_IF_uut_ff_stage5_fifo_first__327_BIT_18_ETC___d1446 =
	     (!IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1348 ||
	      uut_ff_stage5_fifo$D_OUT[12] ||
	      IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1416[10:0] ==
	      11'd2047) ?
	       ((uut_ff_stage5_fifo$D_OUT[22:20] == 3'b001 ||
		 uut_ff_stage5_fifo$D_OUT[22:20] == 3'b010 &&
		 !uut_ff_stage5_fifo$D_OUT[23] ||
		 uut_ff_stage5_fifo$D_OUT[22:20] == 3'b011 &&
		 uut_ff_stage5_fifo$D_OUT[23]) ?
		  63'h7FEFFFFFFFFFFFFF :
		  63'h7FF0000000000000) :
	       { IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1416[10:0],
		 IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1443[51:0] } ;
  assign IF_uut_ff_input_fifo_first__4_BIT_200_0_THEN_0_ETC___d42 =
	     lv_product_mantissa__h16104 >>
	     _1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d32 ;
  assign IF_uut_ff_stage2_fifo_first__38_BITS_9_TO_7_17_ETC___d954 =
	     (uut_ff_stage2_fifo$D_OUT[9:7] == 3'b010 &&
	      sign2__h23853 | op_xor_sign3__h23866 ||
	      uut_ff_stage2_fifo$D_OUT[9:7] != 3'b010 &&
	      sign2__h23853 & op_xor_sign3__h23866) ?
	       2'b11 :
	       (sign2__h23853 ? lv_result_is_zero___1__h69996 : 2'b01) ;
  assign IF_uut_ff_stage2_fifo_first__38_BIT_5_42_THEN__ETC___d550 =
	     exponent2__h23877 <= exponent3__h23868 ;
  assign IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1346 =
	     resultant_exponent__h93072 - 13'd1023 ;
  assign IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1348 =
	     (IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1346 ^
	      13'h1000) <=
	     13'd5119 ;
  assign IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365 =
	     uut_ff_stage5_fifo$D_OUT[183] ?
	       resultant_mantissa___1__h93093 :
	       y_avValue_snd_fst__h93312 ;
  assign INV_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT__ETC___d485 =
	     shift_neg__h16111 < { 6'd0, x__h23644 } ;
  assign _0_CONCAT_IF_IF_IF_uut_ff_stage2_fifo_first__38_ETC___d902 =
	     ({ 5'd0, x__h58908 } < exponent_difference__h23891 ||
	      IF_IF_uut_ff_stage2_fifo_first__38_BIT_5_42_TH_ETC___d574[0]) &&
	     mantissa_to_shift__h23890 != 160'd0 ;
  assign _0_CONCAT_INV_start_flags_BIT_14_516_OR_start_f_ETC___d1532 =
	     { 53'd0, x__h94855 } * { 53'd0, x__h94872 } ;
  assign _0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1334 =
	     { 5'd0, uut_ff_stage5_fifo$D_OUT[7:0] } - 13'd1 ;
  assign _0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1337 =
	     _0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1334 <=
	     resultant_exponent_sub__h92807 ;
  assign _1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d32 =
	     13'd1 - lv_product_exponent__h16102 ;
  assign _1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d33 =
	     (_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d32 ^
	      13'h1000) <=
	     13'd4096 ;
  assign _theResult_____1__h69763 = mantissa2__h23897 > mantissa3__h23898 ;
  assign _theResult_____1_fst__h23638 =
	     (msb_zeros__h16106 == 7'b0000001) ?
	       lv_product_exponent__h16102 :
	       _theResult_____1_fst__h23641 ;
  assign _theResult_____1_fst__h23641 =
	     INV_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT__ETC___d485 ?
	       lv_product_exponent_sub_shift__h16113 :
	       lv_product_exponent_sub_zerosMSB__h16115 ;
  assign _theResult_____1_fst__h93696 =
	     !uut_ff_stage5_fifo$D_OUT[17] &&
	     uut_ff_stage5_fifo_first__327_BIT_15_401_OR_uu_ETC___d1467 &&
	     _theResult_____3_fst__h93773 ;
  assign _theResult_____1_snd__h23639 =
	     (msb_zeros__h16106 == 7'b0000001) ?
	       lv_product_mantissa__h16104 :
	       _theResult_____1_snd__h23642 ;
  assign _theResult_____1_snd__h23642 =
	     INV_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT__ETC___d485 ?
	       lv_product_mantissa_shiftL_expo__h16112 :
	       lv_product_mantissa_shiftL_zerosMSB__h16114 ;
  assign _theResult_____3_fst__h93773 =
	     !uut_ff_stage5_fifo$D_OUT[15] && _theResult_____6__h93272 ;
  assign _theResult_____3_fst__h93945 =
	     !IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1348 ||
	     uut_ff_stage5_fifo$D_OUT[12] ||
	     IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1416[10:0] ==
	     11'd2047 ;
  assign _theResult_____3_snd_fst__h93775 =
	     !uut_ff_stage5_fifo$D_OUT[15] &&
	     ((uut_ff_stage5_fifo$D_OUT[13] || uut_ff_stage5_fifo$D_OUT[18]) ?
		!IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1348 :
		_theResult_____3_fst__h93945) ;
  assign _theResult_____3_snd_fst__h93963 =
	     !IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1348 ||
	     uut_ff_stage5_fifo$D_OUT[12] ||
	     IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1416[10:0] ==
	     11'd2047 ||
	     lv_inexact__h93270 ;
  assign _theResult_____3_snd_snd__h93960 =
	     uut_ff_stage5_fifo$D_OUT[13] ?
	       lv_final_output__h94022 :
	       _theResult_____3_snd_snd__h93962 ;
  assign _theResult_____3_snd_snd__h93962 =
	     uut_ff_stage5_fifo$D_OUT[18] ?
	       lv_final_output__h94043 :
	       _theResult_____3_snd_snd__h93964 ;
  assign _theResult_____3_snd_snd__h93964 =
	     { uut_ff_stage5_fifo$D_OUT[23],
	       IF_NOT_IF_uut_ff_stage5_fifo_first__327_BIT_18_ETC___d1446 } ;
  assign _theResult_____3_snd_snd_fst__h93957 =
	     !uut_ff_stage5_fifo$D_OUT[15] &&
	     ((uut_ff_stage5_fifo$D_OUT[13] || uut_ff_stage5_fifo$D_OUT[18]) ?
		lv_inexact__h93270 :
		_theResult_____3_snd_fst__h93963) ;
  assign _theResult_____3_snd_snd_snd__h93958 =
	     uut_ff_stage5_fifo$D_OUT[15] ?
	       lv_final_output__h93777 :
	       _theResult_____3_snd_snd__h93960 ;
  assign _theResult_____4_snd_fst__h24045 =
	     IF_uut_ff_stage2_fifo_first__38_BIT_5_42_THEN__ETC___d550 ?
	       exponent2__h23877 :
	       exponent3__h23868 ;
  assign _theResult_____5__h93619 =
	     _theResult_____7__h93271 ?
	       lv_rounded_mantissa___1__h93639 :
	       IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[159:106] ;
  assign _theResult_____6__h93272 =
	     !uut_ff_stage5_fifo$D_OUT[183] &&
	     !uut_ff_stage5_fifo$D_OUT[182] &&
	     !_0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1337 &&
	     lv_inexact__h93270 ||
	     (IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1348 ?
		v__h93168 :
		uut_ff_stage5_fifo$D_OUT[11]) ;
  assign _theResult_____6_fst__h69897 =
	     (!uut_ff_stage2_fifo$D_OUT[4] ||
	      !uut_ff_stage2_fifo$D_OUT[14]) &&
	     uut_ff_stage2_fifo$D_OUT[1] ;
  assign _theResult_____6_snd_snd__h69900 =
	     (uut_ff_stage2_fifo$D_OUT[4] && uut_ff_stage2_fifo$D_OUT[14]) ?
	       lv_result_is_infinity___1__h69901 :
	       ((uut_ff_stage2_fifo$D_OUT[4] ||
		 uut_ff_stage2_fifo$D_OUT[14]) ?
		  lv_result_is_infinity___1__h69963 :
		  2'd0) ;
  assign _theResult_____6_snd_snd_snd__h69947 =
	     (uut_ff_stage2_fifo$D_OUT[16] && uut_ff_stage2_fifo$D_OUT[5]) ?
	       (uut_ff_stage2_fifo$D_OUT[11] ?
		  lv_result_is_zero___1__h70000 :
		  IF_uut_ff_stage2_fifo_first__38_BITS_9_TO_7_17_ETC___d954) :
	       2'd0 ;
  assign _theResult____h23867 =
	     (!uut_ff_stage2_fifo$D_OUT[14] &&
	      !uut_ff_stage2_fifo_first__38_BIT_15_57_OR_uut__ETC___d559 &&
	      !uut_ff_stage2_fifo$D_OUT[16]) ?
	       mantissa3___1__h43532 :
	       160'd0 ;
  assign _theResult____h70186 =
	     uut_ff_stage4_fifo$D_OUT[348] ?
	       sub_mantissa__h70185 :
	       add_mantissa__h70182 ;
  assign _theResult___fst__h94521 =
	     (_start_flags[11] || _start_flags[6]) ?
	       _theResult___fst__h94529 :
	       start_flags_BIT_12_480_AND_INV_start_flags_BIT_ETC___d1541 ;
  assign _theResult___fst__h94529 =
	     (_start_flags[13] || _start_flags[8]) &&
	     start_flags_BIT_12_480_AND_INV_start_flags_BIT_ETC___d1541 ;
  assign add_mantissa__h70182 =
	     uut_ff_stage4_fifo$D_OUT[332:173] +
	     uut_ff_stage4_fifo$D_OUT[172:13] ;
  assign ex_overflow__h93666 =
	     !uut_ff_stage5_fifo$D_OUT[17] &&
	     _theResult_____3_snd_fst__h93775 ;
  assign exp1_temp__h94651 = { 2'b0, _start__operand1[62:52] } ;
  assign exp2_temp__h94652 = { 2'b0, _start__operand2[62:52] } ;
  assign expo3_zero__h23865 = uut_ff_stage2_fifo$D_OUT[80:70] != 11'd0 ;
  assign exponent2__h23877 =
	     uut_ff_stage2_fifo$D_OUT[5] ?
	       13'd0 :
	       uut_ff_stage2_fifo$D_OUT[201:189] ;
  assign exponent3__h23856 = { 2'b0, uut_ff_stage2_fifo$D_OUT[80:70] } ;
  assign exponent3__h23868 =
	     exponent3__h23856 + { 12'd0, uut_ff_stage2_fifo$D_OUT[17] } ;
  assign exponent_difference__h23891 =
	     lv_minuend__h23887 - _theResult_____4_snd_fst__h24045 ;
  assign ff_stage2_lv_product_exponent__h23625 =
	     (!uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d18 ||
	      uut_ff_input_fifo$D_OUT[200] &&
	      uut_ff_input_fifo$D_OUT[94:82] == 13'd2046) ?
	       uut_ff_input_fifo$D_OUT[94:82] :
	       y_avValue_fst__h23597 ;
  assign ff_stage2_lv_product_mantissa__h23626 =
	     (!uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d18 ||
	      uut_ff_input_fifo$D_OUT[200] &&
	      uut_ff_input_fifo$D_OUT[94:82] == 13'd2046) ?
	       lv_product_mantissa__h703 :
	       y_avValue_snd_fst__h23674 ;
  assign fflags__h93668 =
	     { !uut_ff_stage5_fifo$D_OUT[10] &&
	       !uut_ff_stage5_fifo$D_OUT[9] &&
	       uut_ff_stage5_fifo$D_OUT[17],
	       1'b0,
	       ex_overflow__h93666,
	       _theResult_____1_fst__h93696,
	       lv_inexact__h93667 } ;
  assign lsb_zeros__h16108 =
	     lv_product_mantissa__h16104[0] ?
	       7'd0 :
	       (lv_product_mantissa__h16104[1] ?
		  7'd1 :
		  (lv_product_mantissa__h16104[2] ?
		     7'd2 :
		     (lv_product_mantissa__h16104[3] ?
			7'd3 :
			(lv_product_mantissa__h16104[4] ?
			   7'd4 :
			   (lv_product_mantissa__h16104[5] ?
			      7'd5 :
			      (lv_product_mantissa__h16104[6] ?
				 7'd6 :
				 (lv_product_mantissa__h16104[7] ?
				    7'd7 :
				    (lv_product_mantissa__h16104[8] ?
				       7'd8 :
				       (lv_product_mantissa__h16104[9] ?
					  7'd9 :
					  (lv_product_mantissa__h16104[10] ?
					     7'd10 :
					     (lv_product_mantissa__h16104[11] ?
						7'd11 :
						(lv_product_mantissa__h16104[12] ?
						   7'd12 :
						   (lv_product_mantissa__h16104[13] ?
						      7'd13 :
						      (lv_product_mantissa__h16104[14] ?
							 7'd14 :
							 (lv_product_mantissa__h16104[15] ?
							    7'd15 :
							    (lv_product_mantissa__h16104[16] ?
							       7'd16 :
							       (lv_product_mantissa__h16104[17] ?
								  7'd17 :
								  (lv_product_mantissa__h16104[18] ?
								     7'd18 :
								     (lv_product_mantissa__h16104[19] ?
									7'd19 :
									(lv_product_mantissa__h16104[20] ?
									   7'd20 :
									   (lv_product_mantissa__h16104[21] ?
									      7'd21 :
									      (lv_product_mantissa__h16104[22] ?
										 7'd22 :
										 (lv_product_mantissa__h16104[23] ?
										    7'd23 :
										    (lv_product_mantissa__h16104[24] ?
										       7'd24 :
										       (lv_product_mantissa__h16104[25] ?
											  7'd25 :
											  (lv_product_mantissa__h16104[26] ?
											     7'd26 :
											     (lv_product_mantissa__h16104[27] ?
												7'd27 :
												(lv_product_mantissa__h16104[28] ?
												   7'd28 :
												   (lv_product_mantissa__h16104[29] ?
												      7'd29 :
												      (lv_product_mantissa__h16104[30] ?
													 7'd30 :
													 (lv_product_mantissa__h16104[31] ?
													    7'd31 :
													    (lv_product_mantissa__h16104[32] ?
													       7'd32 :
													       (lv_product_mantissa__h16104[33] ?
														  7'd33 :
														  (lv_product_mantissa__h16104[34] ?
														     7'd34 :
														     (lv_product_mantissa__h16104[35] ?
															7'd35 :
															(lv_product_mantissa__h16104[36] ?
															   7'd36 :
															   (lv_product_mantissa__h16104[37] ?
															      7'd37 :
															      (lv_product_mantissa__h16104[38] ?
																 7'd38 :
																 (lv_product_mantissa__h16104[39] ?
																    7'd39 :
																    (lv_product_mantissa__h16104[40] ?
																       7'd40 :
																       (lv_product_mantissa__h16104[41] ?
																	  7'd41 :
																	  (lv_product_mantissa__h16104[42] ?
																	     7'd42 :
																	     (lv_product_mantissa__h16104[43] ?
																		7'd43 :
																		(lv_product_mantissa__h16104[44] ?
																		   7'd44 :
																		   (lv_product_mantissa__h16104[45] ?
																		      7'd45 :
																		      (lv_product_mantissa__h16104[46] ?
																			 7'd46 :
																			 (lv_product_mantissa__h16104[47] ?
																			    7'd47 :
																			    (lv_product_mantissa__h16104[48] ?
																			       7'd48 :
																			       (lv_product_mantissa__h16104[49] ?
																				  7'd49 :
																				  (lv_product_mantissa__h16104[50] ?
																				     7'd50 :
																				     (lv_product_mantissa__h16104[51] ?
																					7'd51 :
																					(lv_product_mantissa__h16104[52] ?
																					   7'd52 :
																					   (lv_product_mantissa__h16104[53] ?
																					      7'd53 :
																					      (lv_product_mantissa__h16104[54] ?
																						 7'd54 :
																						 (lv_product_mantissa__h16104[55] ?
																						    7'd55 :
																						    (lv_product_mantissa__h16104[56] ?
																						       7'd56 :
																						       (lv_product_mantissa__h16104[57] ?
																							  7'd57 :
																							  (lv_product_mantissa__h16104[58] ?
																							     7'd58 :
																							     (lv_product_mantissa__h16104[59] ?
																								7'd59 :
																								(lv_product_mantissa__h16104[60] ?
																								   7'd60 :
																								   (lv_product_mantissa__h16104[61] ?
																								      7'd61 :
																								      (lv_product_mantissa__h16104[62] ?
																									 7'd62 :
																									 (lv_product_mantissa__h16104[63] ?
																									    7'd63 :
																									    (lv_product_mantissa__h16104[64] ?
																									       7'd64 :
																									       (lv_product_mantissa__h16104[65] ?
																										  7'd65 :
																										  (lv_product_mantissa__h16104[66] ?
																										     7'd66 :
																										     (lv_product_mantissa__h16104[67] ?
																											7'd67 :
																											(lv_product_mantissa__h16104[68] ?
																											   7'd68 :
																											   (lv_product_mantissa__h16104[69] ?
																											      7'd69 :
																											      (lv_product_mantissa__h16104[70] ?
																												 7'd70 :
																												 (lv_product_mantissa__h16104[71] ?
																												    7'd71 :
																												    (lv_product_mantissa__h16104[72] ?
																												       7'd72 :
																												       (lv_product_mantissa__h16104[73] ?
																													  7'd73 :
																													  (lv_product_mantissa__h16104[74] ?
																													     7'd74 :
																													     (lv_product_mantissa__h16104[75] ?
																														7'd75 :
																														(lv_product_mantissa__h16104[76] ?
																														   7'd76 :
																														   (lv_product_mantissa__h16104[77] ?
																														      7'd77 :
																														      (lv_product_mantissa__h16104[78] ?
																															 7'd78 :
																															 (lv_product_mantissa__h16104[79] ?
																															    7'd79 :
																															    (lv_product_mantissa__h16104[80] ?
																															       7'd80 :
																															       (lv_product_mantissa__h16104[81] ?
																																  7'd81 :
																																  (lv_product_mantissa__h16104[82] ?
																																     7'd82 :
																																     (lv_product_mantissa__h16104[83] ?
																																	7'd83 :
																																	(lv_product_mantissa__h16104[84] ?
																																	   7'd84 :
																																	   (lv_product_mantissa__h16104[85] ?
																																	      7'd85 :
																																	      (lv_product_mantissa__h16104[86] ?
																																		 7'd86 :
																																		 (lv_product_mantissa__h16104[87] ?
																																		    7'd87 :
																																		    (lv_product_mantissa__h16104[88] ?
																																		       7'd88 :
																																		       (lv_product_mantissa__h16104[89] ?
																																			  7'd89 :
																																			  (lv_product_mantissa__h16104[90] ?
																																			     7'd90 :
																																			     (lv_product_mantissa__h16104[91] ?
																																				7'd91 :
																																				(lv_product_mantissa__h16104[92] ?
																																				   7'd92 :
																																				   (lv_product_mantissa__h16104[93] ?
																																				      7'd93 :
																																				      (lv_product_mantissa__h16104[94] ?
																																					 7'd94 :
																																					 (lv_product_mantissa__h16104[95] ?
																																					    7'd95 :
																																					    (lv_product_mantissa__h16104[96] ?
																																					       7'd96 :
																																					       (lv_product_mantissa__h16104[97] ?
																																						  7'd97 :
																																						  (lv_product_mantissa__h16104[98] ?
																																						     7'd98 :
																																						     (lv_product_mantissa__h16104[99] ?
																																							7'd99 :
																																							(lv_product_mantissa__h16104[100] ?
																																							   7'd100 :
																																							   (lv_product_mantissa__h16104[101] ?
																																							      7'd101 :
																																							      (lv_product_mantissa__h16104[102] ?
																																								 7'd102 :
																																								 (lv_product_mantissa__h16104[103] ?
																																								    7'd103 :
																																								    (lv_product_mantissa__h16104[104] ?
																																								       7'd104 :
																																								       (lv_product_mantissa__h16104[105] ?
																																									  7'd105 :
																																									  (lv_product_mantissa__h16104[106] ?
																																									     7'd106 :
																																									     7'd107)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign lv_final_output__h93661 =
	     uut_ff_stage5_fifo$D_OUT[17] ?
	       64'h7FF8000000000000 :
	       _theResult_____3_snd_snd_snd__h93958 ;
  assign lv_final_output__h93777 =
	     { uut_ff_stage5_fifo$D_OUT[16], 63'h7FF0000000000000 } ;
  assign lv_final_output__h94022 = { uut_ff_stage5_fifo$D_OUT[14], 63'd0 } ;
  assign lv_final_output__h94043 = { uut_ff_stage5_fifo$D_OUT[19], 63'd0 } ;
  assign lv_inexact__h93270 = x__h93554 | lv_sticky__h93268 ;
  assign lv_inexact__h93667 =
	     !uut_ff_stage5_fifo$D_OUT[17] &&
	     _theResult_____3_snd_snd_fst__h93957 ;
  assign lv_minuend__h23887 =
	     IF_uut_ff_stage2_fifo_first__38_BIT_5_42_THEN__ETC___d550 ?
	       exponent3__h23868 :
	       exponent2__h23877 ;
  assign lv_op1_subnormal__h94286 = _start_flags[14] | _start_flags[13] ;
  assign lv_op2_subnormal__h94287 = _start_flags[9] | _start_flags[8] ;
  assign lv_product_exponent___1__h16138 =
	     uut_ff_input_fifo$D_OUT[94:82] + 13'd1 ;
  assign lv_product_exponent__h16102 =
	     uut_ff_input_fifo$D_OUT[200] ?
	       lv_product_exponent___1__h16138 :
	       uut_ff_input_fifo$D_OUT[94:82] ;
  assign lv_product_exponent_inc_shift__h16110 =
	     lv_product_exponent__h16102 +
	     _1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d32 ;
  assign lv_product_exponent_sub_shift__h16113 =
	     lv_product_exponent__h16102 - shift_neg__h16111 ;
  assign lv_product_exponent_sub_zerosMSB__h16115 =
	     lv_product_exponent__h16102 - y__h23669 ;
  assign lv_product_mantissa___1__h16137 =
	     { 1'd0, uut_ff_input_fifo$D_OUT[200:95] } ;
  assign lv_product_mantissa___1__h16156 =
	     { IF_uut_ff_input_fifo_first__4_BIT_200_0_THEN_0_ETC___d42[106:1],
	       lv_sticky___1__h16157 } ;
  assign lv_product_mantissa__h16104 =
	     uut_ff_input_fifo$D_OUT[200] ?
	       lv_product_mantissa___1__h16137 :
	       lv_product_mantissa__h703 ;
  assign lv_product_mantissa__h703 =
	     { uut_ff_input_fifo$D_OUT[200:95], 1'b0 } ;
  assign lv_product_mantissa_shiftL_expo__h16112 =
	     lv_product_mantissa__h16104 << shift_neg__h16111 ;
  assign lv_product_mantissa_shiftL_zerosMSB__h16114 =
	     lv_product_mantissa__h16104 << x__h23644 ;
  assign lv_result_is_infinity___1__h69901 = { sign2__h23853, ~x__h69935 } ;
  assign lv_result_is_infinity___1__h69963 = { x__h69975 | y__h69976, 1'd1 } ;
  assign lv_result_is_zero___1__h69996 = { op_xor_sign3__h23866, 1'b1 } ;
  assign lv_result_is_zero___1__h70000 = { sign2__h23853, 1'd1 } ;
  assign lv_round_up___1__h93505 =
	     IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[105] &
	     y__h93517 ;
  assign lv_round_up___1__h93542 =
	     lv_inexact__h93270 & uut_ff_stage5_fifo$D_OUT[23] ;
  assign lv_rounded_mantissa___1__h93639 =
	     IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[159:106] +
	     54'd1 ;
  assign lv_rounded_mantissa__h93890 =
	     { 1'd0, _theResult_____5__h93619[53:1] } ;
  assign lv_sticky___1__h16157 =
	     IF_uut_ff_input_fifo_first__4_BIT_200_0_THEN_0_ETC___d42[0] |
	     ((_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d32 ^
	       13'h1000) >
	      ({ 6'd0, lsb_zeros__h16108 } ^ 13'h1000) ||
	      lv_product_mantissa__h16104[0]) ;
  assign lv_sticky__h93268 =
	     IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[103:0] !=
	     104'd0 ;
  assign lv_summed_exponent__h94653 = x__h94689 + y__h94690 ;
  assign lv_zeros_on_left__h70188 =
	     _theResult____h70186[159] ?
	       8'd0 :
	       (_theResult____h70186[158] ?
		  8'd1 :
		  (_theResult____h70186[157] ?
		     8'd2 :
		     (_theResult____h70186[156] ?
			8'd3 :
			(_theResult____h70186[155] ?
			   8'd4 :
			   (_theResult____h70186[154] ?
			      8'd5 :
			      (_theResult____h70186[153] ?
				 8'd6 :
				 (_theResult____h70186[152] ?
				    8'd7 :
				    (_theResult____h70186[151] ?
				       8'd8 :
				       (_theResult____h70186[150] ?
					  8'd9 :
					  (_theResult____h70186[149] ?
					     8'd10 :
					     (_theResult____h70186[148] ?
						8'd11 :
						(_theResult____h70186[147] ?
						   8'd12 :
						   (_theResult____h70186[146] ?
						      8'd13 :
						      (_theResult____h70186[145] ?
							 8'd14 :
							 (_theResult____h70186[144] ?
							    8'd15 :
							    (_theResult____h70186[143] ?
							       8'd16 :
							       (_theResult____h70186[142] ?
								  8'd17 :
								  (_theResult____h70186[141] ?
								     8'd18 :
								     (_theResult____h70186[140] ?
									8'd19 :
									(_theResult____h70186[139] ?
									   8'd20 :
									   (_theResult____h70186[138] ?
									      8'd21 :
									      (_theResult____h70186[137] ?
										 8'd22 :
										 (_theResult____h70186[136] ?
										    8'd23 :
										    (_theResult____h70186[135] ?
										       8'd24 :
										       (_theResult____h70186[134] ?
											  8'd25 :
											  (_theResult____h70186[133] ?
											     8'd26 :
											     (_theResult____h70186[132] ?
												8'd27 :
												(_theResult____h70186[131] ?
												   8'd28 :
												   (_theResult____h70186[130] ?
												      8'd29 :
												      (_theResult____h70186[129] ?
													 8'd30 :
													 (_theResult____h70186[128] ?
													    8'd31 :
													    (_theResult____h70186[127] ?
													       8'd32 :
													       (_theResult____h70186[126] ?
														  8'd33 :
														  (_theResult____h70186[125] ?
														     8'd34 :
														     (_theResult____h70186[124] ?
															8'd35 :
															(_theResult____h70186[123] ?
															   8'd36 :
															   (_theResult____h70186[122] ?
															      8'd37 :
															      (_theResult____h70186[121] ?
																 8'd38 :
																 (_theResult____h70186[120] ?
																    8'd39 :
																    (_theResult____h70186[119] ?
																       8'd40 :
																       (_theResult____h70186[118] ?
																	  8'd41 :
																	  (_theResult____h70186[117] ?
																	     8'd42 :
																	     (_theResult____h70186[116] ?
																		8'd43 :
																		(_theResult____h70186[115] ?
																		   8'd44 :
																		   (_theResult____h70186[114] ?
																		      8'd45 :
																		      (_theResult____h70186[113] ?
																			 8'd46 :
																			 (_theResult____h70186[112] ?
																			    8'd47 :
																			    (_theResult____h70186[111] ?
																			       8'd48 :
																			       (_theResult____h70186[110] ?
																				  8'd49 :
																				  (_theResult____h70186[109] ?
																				     8'd50 :
																				     (_theResult____h70186[108] ?
																					8'd51 :
																					(_theResult____h70186[107] ?
																					   8'd52 :
																					   (_theResult____h70186[106] ?
																					      8'd53 :
																					      (_theResult____h70186[105] ?
																						 8'd54 :
																						 (_theResult____h70186[104] ?
																						    8'd55 :
																						    (_theResult____h70186[103] ?
																						       8'd56 :
																						       (_theResult____h70186[102] ?
																							  8'd57 :
																							  (_theResult____h70186[101] ?
																							     8'd58 :
																							     (_theResult____h70186[100] ?
																								8'd59 :
																								(_theResult____h70186[99] ?
																								   8'd60 :
																								   (_theResult____h70186[98] ?
																								      8'd61 :
																								      (_theResult____h70186[97] ?
																									 8'd62 :
																									 (_theResult____h70186[96] ?
																									    8'd63 :
																									    (_theResult____h70186[95] ?
																									       8'd64 :
																									       (_theResult____h70186[94] ?
																										  8'd65 :
																										  (_theResult____h70186[93] ?
																										     8'd66 :
																										     (_theResult____h70186[92] ?
																											8'd67 :
																											(_theResult____h70186[91] ?
																											   8'd68 :
																											   (_theResult____h70186[90] ?
																											      8'd69 :
																											      (_theResult____h70186[89] ?
																												 8'd70 :
																												 (_theResult____h70186[88] ?
																												    8'd71 :
																												    (_theResult____h70186[87] ?
																												       8'd72 :
																												       (_theResult____h70186[86] ?
																													  8'd73 :
																													  (_theResult____h70186[85] ?
																													     8'd74 :
																													     (_theResult____h70186[84] ?
																														8'd75 :
																														(_theResult____h70186[83] ?
																														   8'd76 :
																														   (_theResult____h70186[82] ?
																														      8'd77 :
																														      (_theResult____h70186[81] ?
																															 8'd78 :
																															 (_theResult____h70186[80] ?
																															    8'd79 :
																															    (_theResult____h70186[79] ?
																															       8'd80 :
																															       (_theResult____h70186[78] ?
																																  8'd81 :
																																  (_theResult____h70186[77] ?
																																     8'd82 :
																																     (_theResult____h70186[76] ?
																																	8'd83 :
																																	(_theResult____h70186[75] ?
																																	   8'd84 :
																																	   (_theResult____h70186[74] ?
																																	      8'd85 :
																																	      (_theResult____h70186[73] ?
																																		 8'd86 :
																																		 (_theResult____h70186[72] ?
																																		    8'd87 :
																																		    (_theResult____h70186[71] ?
																																		       8'd88 :
																																		       (_theResult____h70186[70] ?
																																			  8'd89 :
																																			  (_theResult____h70186[69] ?
																																			     8'd90 :
																																			     (_theResult____h70186[68] ?
																																				8'd91 :
																																				(_theResult____h70186[67] ?
																																				   8'd92 :
																																				   (_theResult____h70186[66] ?
																																				      8'd93 :
																																				      (_theResult____h70186[65] ?
																																					 8'd94 :
																																					 (_theResult____h70186[64] ?
																																					    8'd95 :
																																					    (_theResult____h70186[63] ?
																																					       8'd96 :
																																					       (_theResult____h70186[62] ?
																																						  8'd97 :
																																						  (_theResult____h70186[61] ?
																																						     8'd98 :
																																						     (_theResult____h70186[60] ?
																																							8'd99 :
																																							(_theResult____h70186[59] ?
																																							   8'd100 :
																																							   (_theResult____h70186[58] ?
																																							      8'd101 :
																																							      (_theResult____h70186[57] ?
																																								 8'd102 :
																																								 (_theResult____h70186[56] ?
																																								    8'd103 :
																																								    (_theResult____h70186[55] ?
																																								       8'd104 :
																																								       (_theResult____h70186[54] ?
																																									  8'd105 :
																																									  (_theResult____h70186[53] ?
																																									     8'd106 :
																																									     (_theResult____h70186[52] ?
																																										8'd107 :
																																										(_theResult____h70186[51] ?
																																										   8'd108 :
																																										   (_theResult____h70186[50] ?
																																										      8'd109 :
																																										      (_theResult____h70186[49] ?
																																											 8'd110 :
																																											 (_theResult____h70186[48] ?
																																											    8'd111 :
																																											    (_theResult____h70186[47] ?
																																											       8'd112 :
																																											       (_theResult____h70186[46] ?
																																												  8'd113 :
																																												  (_theResult____h70186[45] ?
																																												     8'd114 :
																																												     (_theResult____h70186[44] ?
																																													8'd115 :
																																													(_theResult____h70186[43] ?
																																													   8'd116 :
																																													   (_theResult____h70186[42] ?
																																													      8'd117 :
																																													      (_theResult____h70186[41] ?
																																														 8'd118 :
																																														 (_theResult____h70186[40] ?
																																														    8'd119 :
																																														    (_theResult____h70186[39] ?
																																														       8'd120 :
																																														       (_theResult____h70186[38] ?
																																															  8'd121 :
																																															  (_theResult____h70186[37] ?
																																															     8'd122 :
																																															     (_theResult____h70186[36] ?
																																																8'd123 :
																																																(_theResult____h70186[35] ?
																																																   8'd124 :
																																																   (_theResult____h70186[34] ?
																																																      8'd125 :
																																																      (_theResult____h70186[33] ?
																																																	 8'd126 :
																																																	 (_theResult____h70186[32] ?
																																																	    8'd127 :
																																																	    (_theResult____h70186[31] ?
																																																	       8'd128 :
																																																	       (_theResult____h70186[30] ?
																																																		  8'd129 :
																																																		  (_theResult____h70186[29] ?
																																																		     8'd130 :
																																																		     (_theResult____h70186[28] ?
																																																			8'd131 :
																																																			(_theResult____h70186[27] ?
																																																			   8'd132 :
																																																			   (_theResult____h70186[26] ?
																																																			      8'd133 :
																																																			      (_theResult____h70186[25] ?
																																																				 8'd134 :
																																																				 (_theResult____h70186[24] ?
																																																				    8'd135 :
																																																				    (_theResult____h70186[23] ?
																																																				       8'd136 :
																																																				       (_theResult____h70186[22] ?
																																																					  8'd137 :
																																																					  (_theResult____h70186[21] ?
																																																					     8'd138 :
																																																					     (_theResult____h70186[20] ?
																																																						8'd139 :
																																																						(_theResult____h70186[19] ?
																																																						   8'd140 :
																																																						   (_theResult____h70186[18] ?
																																																						      8'd141 :
																																																						      (_theResult____h70186[17] ?
																																																							 8'd142 :
																																																							 (_theResult____h70186[16] ?
																																																							    8'd143 :
																																																							    (_theResult____h70186[15] ?
																																																							       8'd144 :
																																																							       (_theResult____h70186[14] ?
																																																								  8'd145 :
																																																								  (_theResult____h70186[13] ?
																																																								     8'd146 :
																																																								     (_theResult____h70186[12] ?
																																																									8'd147 :
																																																									(_theResult____h70186[11] ?
																																																									   8'd148 :
																																																									   (_theResult____h70186[10] ?
																																																									      8'd149 :
																																																									      (_theResult____h70186[9] ?
																																																										 8'd150 :
																																																										 (_theResult____h70186[8] ?
																																																										    8'd151 :
																																																										    (_theResult____h70186[7] ?
																																																										       8'd152 :
																																																										       (_theResult____h70186[6] ?
																																																											  8'd153 :
																																																											  (_theResult____h70186[5] ?
																																																											     8'd154 :
																																																											     (_theResult____h70186[4] ?
																																																												8'd155 :
																																																												(_theResult____h70186[3] ?
																																																												   8'd156 :
																																																												   (_theResult____h70186[2] ?
																																																												      8'd157 :
																																																												      (_theResult____h70186[1] ?
																																																													 8'd158 :
																																																													 (_theResult____h70186[0] ?
																																																													    8'd159 :
																																																													    8'd160))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign mantissa2__h23854 = { uut_ff_stage2_fifo$D_OUT[188:82], 53'd0 } ;
  assign mantissa2__h23876 =
	     uut_ff_stage2_fifo$D_OUT[5] ? 160'd0 : mantissa2__h23854 ;
  assign mantissa2__h23897 =
	     IF_uut_ff_stage2_fifo_first__38_BIT_5_42_THEN__ETC___d550 ?
	       mantissa_to_shift___1__h23895 :
	       mantissa2__h23876 ;
  assign mantissa3___1__h43532 =
	     { 1'd0,
	       expo3_zero__h23865,
	       uut_ff_stage2_fifo$D_OUT[69:18],
	       106'd0 } ;
  assign mantissa3__h23898 =
	     IF_uut_ff_stage2_fifo_first__38_BIT_5_42_THEN__ETC___d550 ?
	       _theResult____h23867 :
	       mantissa_to_shift___1__h23895 ;
  assign mantissa_to_shift___1__h23895 =
	     { IF_IF_uut_ff_stage2_fifo_first__38_BIT_5_42_TH_ETC___d574[159:1],
	       _0_CONCAT_IF_IF_IF_uut_ff_stage2_fifo_first__38_ETC___d902 } ;
  assign mantissa_to_shift__h23890 =
	     IF_uut_ff_stage2_fifo_first__38_BIT_5_42_THEN__ETC___d550 ?
	       mantissa2__h23876 :
	       _theResult____h23867 ;
  assign msb_zeros___1__h16140 = msb_zeros__h722 + 7'd1 ;
  assign msb_zeros__h16106 =
	     uut_ff_input_fifo$D_OUT[200] ?
	       msb_zeros___1__h16140 :
	       msb_zeros__h722 ;
  assign msb_zeros__h722 =
	     uut_ff_input_fifo$D_OUT[200] ?
	       7'd0 :
	       (uut_ff_input_fifo$D_OUT[199] ?
		  7'd1 :
		  (uut_ff_input_fifo$D_OUT[198] ?
		     7'd2 :
		     (uut_ff_input_fifo$D_OUT[197] ?
			7'd3 :
			(uut_ff_input_fifo$D_OUT[196] ?
			   7'd4 :
			   (uut_ff_input_fifo$D_OUT[195] ?
			      7'd5 :
			      (uut_ff_input_fifo$D_OUT[194] ?
				 7'd6 :
				 (uut_ff_input_fifo$D_OUT[193] ?
				    7'd7 :
				    (uut_ff_input_fifo$D_OUT[192] ?
				       7'd8 :
				       (uut_ff_input_fifo$D_OUT[191] ?
					  7'd9 :
					  (uut_ff_input_fifo$D_OUT[190] ?
					     7'd10 :
					     (uut_ff_input_fifo$D_OUT[189] ?
						7'd11 :
						(uut_ff_input_fifo$D_OUT[188] ?
						   7'd12 :
						   (uut_ff_input_fifo$D_OUT[187] ?
						      7'd13 :
						      (uut_ff_input_fifo$D_OUT[186] ?
							 7'd14 :
							 (uut_ff_input_fifo$D_OUT[185] ?
							    7'd15 :
							    (uut_ff_input_fifo$D_OUT[184] ?
							       7'd16 :
							       (uut_ff_input_fifo$D_OUT[183] ?
								  7'd17 :
								  (uut_ff_input_fifo$D_OUT[182] ?
								     7'd18 :
								     (uut_ff_input_fifo$D_OUT[181] ?
									7'd19 :
									(uut_ff_input_fifo$D_OUT[180] ?
									   7'd20 :
									   (uut_ff_input_fifo$D_OUT[179] ?
									      7'd21 :
									      (uut_ff_input_fifo$D_OUT[178] ?
										 7'd22 :
										 (uut_ff_input_fifo$D_OUT[177] ?
										    7'd23 :
										    (uut_ff_input_fifo$D_OUT[176] ?
										       7'd24 :
										       (uut_ff_input_fifo$D_OUT[175] ?
											  7'd25 :
											  (uut_ff_input_fifo$D_OUT[174] ?
											     7'd26 :
											     (uut_ff_input_fifo$D_OUT[173] ?
												7'd27 :
												(uut_ff_input_fifo$D_OUT[172] ?
												   7'd28 :
												   (uut_ff_input_fifo$D_OUT[171] ?
												      7'd29 :
												      (uut_ff_input_fifo$D_OUT[170] ?
													 7'd30 :
													 (uut_ff_input_fifo$D_OUT[169] ?
													    7'd31 :
													    (uut_ff_input_fifo$D_OUT[168] ?
													       7'd32 :
													       (uut_ff_input_fifo$D_OUT[167] ?
														  7'd33 :
														  (uut_ff_input_fifo$D_OUT[166] ?
														     7'd34 :
														     (uut_ff_input_fifo$D_OUT[165] ?
															7'd35 :
															(uut_ff_input_fifo$D_OUT[164] ?
															   7'd36 :
															   (uut_ff_input_fifo$D_OUT[163] ?
															      7'd37 :
															      (uut_ff_input_fifo$D_OUT[162] ?
																 7'd38 :
																 (uut_ff_input_fifo$D_OUT[161] ?
																    7'd39 :
																    (uut_ff_input_fifo$D_OUT[160] ?
																       7'd40 :
																       (uut_ff_input_fifo$D_OUT[159] ?
																	  7'd41 :
																	  (uut_ff_input_fifo$D_OUT[158] ?
																	     7'd42 :
																	     (uut_ff_input_fifo$D_OUT[157] ?
																		7'd43 :
																		(uut_ff_input_fifo$D_OUT[156] ?
																		   7'd44 :
																		   (uut_ff_input_fifo$D_OUT[155] ?
																		      7'd45 :
																		      (uut_ff_input_fifo$D_OUT[154] ?
																			 7'd46 :
																			 (uut_ff_input_fifo$D_OUT[153] ?
																			    7'd47 :
																			    (uut_ff_input_fifo$D_OUT[152] ?
																			       7'd48 :
																			       (uut_ff_input_fifo$D_OUT[151] ?
																				  7'd49 :
																				  (uut_ff_input_fifo$D_OUT[150] ?
																				     7'd50 :
																				     (uut_ff_input_fifo$D_OUT[149] ?
																					7'd51 :
																					(uut_ff_input_fifo$D_OUT[148] ?
																					   7'd52 :
																					   (uut_ff_input_fifo$D_OUT[147] ?
																					      7'd53 :
																					      (uut_ff_input_fifo$D_OUT[146] ?
																						 7'd54 :
																						 (uut_ff_input_fifo$D_OUT[145] ?
																						    7'd55 :
																						    (uut_ff_input_fifo$D_OUT[144] ?
																						       7'd56 :
																						       (uut_ff_input_fifo$D_OUT[143] ?
																							  7'd57 :
																							  (uut_ff_input_fifo$D_OUT[142] ?
																							     7'd58 :
																							     (uut_ff_input_fifo$D_OUT[141] ?
																								7'd59 :
																								(uut_ff_input_fifo$D_OUT[140] ?
																								   7'd60 :
																								   (uut_ff_input_fifo$D_OUT[139] ?
																								      7'd61 :
																								      (uut_ff_input_fifo$D_OUT[138] ?
																									 7'd62 :
																									 (uut_ff_input_fifo$D_OUT[137] ?
																									    7'd63 :
																									    (uut_ff_input_fifo$D_OUT[136] ?
																									       7'd64 :
																									       (uut_ff_input_fifo$D_OUT[135] ?
																										  7'd65 :
																										  (uut_ff_input_fifo$D_OUT[134] ?
																										     7'd66 :
																										     (uut_ff_input_fifo$D_OUT[133] ?
																											7'd67 :
																											(uut_ff_input_fifo$D_OUT[132] ?
																											   7'd68 :
																											   (uut_ff_input_fifo$D_OUT[131] ?
																											      7'd69 :
																											      (uut_ff_input_fifo$D_OUT[130] ?
																												 7'd70 :
																												 (uut_ff_input_fifo$D_OUT[129] ?
																												    7'd71 :
																												    (uut_ff_input_fifo$D_OUT[128] ?
																												       7'd72 :
																												       (uut_ff_input_fifo$D_OUT[127] ?
																													  7'd73 :
																													  (uut_ff_input_fifo$D_OUT[126] ?
																													     7'd74 :
																													     (uut_ff_input_fifo$D_OUT[125] ?
																														7'd75 :
																														(uut_ff_input_fifo$D_OUT[124] ?
																														   7'd76 :
																														   (uut_ff_input_fifo$D_OUT[123] ?
																														      7'd77 :
																														      (uut_ff_input_fifo$D_OUT[122] ?
																															 7'd78 :
																															 (uut_ff_input_fifo$D_OUT[121] ?
																															    7'd79 :
																															    (uut_ff_input_fifo$D_OUT[120] ?
																															       7'd80 :
																															       (uut_ff_input_fifo$D_OUT[119] ?
																																  7'd81 :
																																  (uut_ff_input_fifo$D_OUT[118] ?
																																     7'd82 :
																																     (uut_ff_input_fifo$D_OUT[117] ?
																																	7'd83 :
																																	(uut_ff_input_fifo$D_OUT[116] ?
																																	   7'd84 :
																																	   (uut_ff_input_fifo$D_OUT[115] ?
																																	      7'd85 :
																																	      (uut_ff_input_fifo$D_OUT[114] ?
																																		 7'd86 :
																																		 (uut_ff_input_fifo$D_OUT[113] ?
																																		    7'd87 :
																																		    (uut_ff_input_fifo$D_OUT[112] ?
																																		       7'd88 :
																																		       (uut_ff_input_fifo$D_OUT[111] ?
																																			  7'd89 :
																																			  (uut_ff_input_fifo$D_OUT[110] ?
																																			     7'd90 :
																																			     (uut_ff_input_fifo$D_OUT[109] ?
																																				7'd91 :
																																				(uut_ff_input_fifo$D_OUT[108] ?
																																				   7'd92 :
																																				   (uut_ff_input_fifo$D_OUT[107] ?
																																				      7'd93 :
																																				      (uut_ff_input_fifo$D_OUT[106] ?
																																					 7'd94 :
																																					 (uut_ff_input_fifo$D_OUT[105] ?
																																					    7'd95 :
																																					    (uut_ff_input_fifo$D_OUT[104] ?
																																					       7'd96 :
																																					       (uut_ff_input_fifo$D_OUT[103] ?
																																						  7'd97 :
																																						  (uut_ff_input_fifo$D_OUT[102] ?
																																						     7'd98 :
																																						     (uut_ff_input_fifo$D_OUT[101] ?
																																							7'd99 :
																																							(uut_ff_input_fifo$D_OUT[100] ?
																																							   7'd100 :
																																							   (uut_ff_input_fifo$D_OUT[99] ?
																																							      7'd101 :
																																							      (uut_ff_input_fifo$D_OUT[98] ?
																																								 7'd102 :
																																								 (uut_ff_input_fifo$D_OUT[97] ?
																																								    7'd103 :
																																								    (uut_ff_input_fifo$D_OUT[96] ?
																																								       7'd104 :
																																								       (uut_ff_input_fifo$D_OUT[95] ?
																																									  7'd105 :
																																									  7'd107))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign op_xor_sign3__h23866 = uut_ff_stage2_fifo$D_OUT[12] ^ sign3__h23855 ;
  assign resultant_exponent___1__h93889 = resultant_exponent__h93072 + 13'd1 ;
  assign resultant_exponent__h93072 =
	     uut_ff_stage5_fifo$D_OUT[183] ?
	       resultant_exponent_inc__h92809 :
	       y_avValue_fst__h93064 ;
  assign resultant_exponent_inc__h92809 =
	     uut_ff_stage5_fifo$D_OUT[196:184] + 13'd1 ;
  assign resultant_exponent_sub__h92807 =
	     uut_ff_stage5_fifo$D_OUT[196:184] - 13'd1 ;
  assign resultant_exponent_sub_zerosMSB__h92812 =
	     uut_ff_stage5_fifo$D_OUT[196:184] -
	     _0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1334 ;
  assign resultant_mantissa___1__h93093 =
	     { 1'd0,
	       uut_ff_stage5_fifo$D_OUT[183:26],
	       uut_ff_stage5_fifo$D_OUT[24] | uut_ff_stage5_fifo$D_OUT[25] } ;
  assign resultant_mantissa_norm_zerosMSB__h92811 =
	     uut_ff_stage5_fifo$D_OUT[183:24] << x__h93415 ;
  assign shift_neg__h16111 =
	     ~_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d32 +
	     13'd1 ;
  assign sign2__h23853 =
	     uut_ff_stage2_fifo$D_OUT[203] ^ uut_ff_stage2_fifo$D_OUT[202] ;
  assign sign3__h23855 =
	     uut_ff_stage2_fifo$D_OUT[81] ^ uut_ff_stage2_fifo$D_OUT[202] ;
  assign start_flags_BIT_10_479_OR_start_flags_BIT_12_480___d1481 =
	     _start_flags[10] | _start_flags[12] ;
  assign start_flags_BIT_12_480_AND_INV_start_flags_BIT_ETC___d1541 =
	     x__h94924 | y__h94925 ;
  assign start_flags_BIT_5_482_OR_start_flags_BIT_7_483___d1484 =
	     _start_flags[5] | _start_flags[7] ;
  assign sub_mantissa1__h70183 =
	     uut_ff_stage4_fifo$D_OUT[346] ?
	       uut_ff_stage4_fifo$D_OUT[332:173] :
	       uut_ff_stage4_fifo$D_OUT[172:13] ;
  assign sub_mantissa2__h70184 =
	     uut_ff_stage4_fifo$D_OUT[346] ?
	       uut_ff_stage4_fifo$D_OUT[172:13] :
	       uut_ff_stage4_fifo$D_OUT[332:173] ;
  assign sub_mantissa__h70185 =
	     sub_mantissa1__h70183 - sub_mantissa2__h70184 ;
  assign uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d16 =
	     uut_ff_input_fifo$D_OUT[94:82] - 13'd1023 ;
  assign uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d18 =
	     (uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d16 ^
	      13'h1000) <=
	     13'd5119 ;
  assign uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d28 =
	     (uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d16 ^
	      13'h1000) <
	     13'd3020 ;
  assign uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d35 =
	     uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d18 &&
	     (!uut_ff_input_fifo$D_OUT[200] ||
	      uut_ff_input_fifo$D_OUT[94:82] != 13'd2046) &&
	     !_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d33 ;
  assign uut_ff_stage2_fifo_first__38_BIT_15_57_OR_uut__ETC___d559 =
	     uut_ff_stage2_fifo$D_OUT[15] | uut_ff_stage2_fifo$D_OUT[13] ;
  assign uut_ff_stage5_fifo_first__327_BIT_15_401_OR_uu_ETC___d1467 =
	     uut_ff_stage5_fifo$D_OUT[15] ||
	     (uut_ff_stage5_fifo$D_OUT[183] ||
	      uut_ff_stage5_fifo$D_OUT[182] ||
	      _0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1337 ||
	      !lv_inexact__h93270) &&
	     IF_IF_uut_ff_stage5_fifo_first__327_BIT_183_32_ETC___d1461 ||
	     !IF_IF_IF_uut_ff_stage5_fifo_first__327_BITS_22_ETC___d1443[52] ||
	     uut_ff_stage5_fifo$D_OUT[22:20] == 3'b011 ;
  assign v__h93168 =
	     resultant_exponent__h93072[12] && !uut_ff_stage5_fifo$D_OUT[8] ||
	     uut_ff_stage5_fifo$D_OUT[11] ;
  assign x__h15910 =
	     uut_ff_input_fifo$D_OUT[81] ^ uut_ff_input_fifo$D_OUT[80] ;
  assign x__h23644 = msb_zeros__h16106 - 7'd1 ;
  assign x__h23670 = { 6'd0, msb_zeros__h16106 } ;
  assign x__h23734 =
	     (!uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d18 ||
	      uut_ff_input_fifo$D_OUT[200] &&
	      uut_ff_input_fifo$D_OUT[94:82] == 13'd2046) &&
	     (!uut_ff_input_fifo$D_OUT[2] ||
	      !(x__h15910 ^ uut_ff_input_fifo$D_OUT[5])) ;
  assign x__h23740 =
	     uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d18 &&
	     (!uut_ff_input_fifo$D_OUT[200] ||
	      uut_ff_input_fifo$D_OUT[94:82] != 13'd2046) &&
	     uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d28 &&
	     (!uut_ff_input_fifo$D_OUT[2] || uut_ff_input_fifo$D_OUT[12] ||
	      uut_ff_input_fifo$D_OUT[13]) &&
	     !uut_ff_input_fifo$D_OUT[14] ;
  assign x__h58908 =
	     mantissa_to_shift__h23890[0] ?
	       8'd0 :
	       (mantissa_to_shift__h23890[1] ?
		  8'd1 :
		  (mantissa_to_shift__h23890[2] ?
		     8'd2 :
		     (mantissa_to_shift__h23890[3] ?
			8'd3 :
			(mantissa_to_shift__h23890[4] ?
			   8'd4 :
			   (mantissa_to_shift__h23890[5] ?
			      8'd5 :
			      (mantissa_to_shift__h23890[6] ?
				 8'd6 :
				 (mantissa_to_shift__h23890[7] ?
				    8'd7 :
				    (mantissa_to_shift__h23890[8] ?
				       8'd8 :
				       (mantissa_to_shift__h23890[9] ?
					  8'd9 :
					  (mantissa_to_shift__h23890[10] ?
					     8'd10 :
					     (mantissa_to_shift__h23890[11] ?
						8'd11 :
						(mantissa_to_shift__h23890[12] ?
						   8'd12 :
						   (mantissa_to_shift__h23890[13] ?
						      8'd13 :
						      (mantissa_to_shift__h23890[14] ?
							 8'd14 :
							 (mantissa_to_shift__h23890[15] ?
							    8'd15 :
							    (mantissa_to_shift__h23890[16] ?
							       8'd16 :
							       (mantissa_to_shift__h23890[17] ?
								  8'd17 :
								  (mantissa_to_shift__h23890[18] ?
								     8'd18 :
								     (mantissa_to_shift__h23890[19] ?
									8'd19 :
									(mantissa_to_shift__h23890[20] ?
									   8'd20 :
									   (mantissa_to_shift__h23890[21] ?
									      8'd21 :
									      (mantissa_to_shift__h23890[22] ?
										 8'd22 :
										 (mantissa_to_shift__h23890[23] ?
										    8'd23 :
										    (mantissa_to_shift__h23890[24] ?
										       8'd24 :
										       (mantissa_to_shift__h23890[25] ?
											  8'd25 :
											  (mantissa_to_shift__h23890[26] ?
											     8'd26 :
											     (mantissa_to_shift__h23890[27] ?
												8'd27 :
												(mantissa_to_shift__h23890[28] ?
												   8'd28 :
												   (mantissa_to_shift__h23890[29] ?
												      8'd29 :
												      (mantissa_to_shift__h23890[30] ?
													 8'd30 :
													 (mantissa_to_shift__h23890[31] ?
													    8'd31 :
													    (mantissa_to_shift__h23890[32] ?
													       8'd32 :
													       (mantissa_to_shift__h23890[33] ?
														  8'd33 :
														  (mantissa_to_shift__h23890[34] ?
														     8'd34 :
														     (mantissa_to_shift__h23890[35] ?
															8'd35 :
															(mantissa_to_shift__h23890[36] ?
															   8'd36 :
															   (mantissa_to_shift__h23890[37] ?
															      8'd37 :
															      (mantissa_to_shift__h23890[38] ?
																 8'd38 :
																 (mantissa_to_shift__h23890[39] ?
																    8'd39 :
																    (mantissa_to_shift__h23890[40] ?
																       8'd40 :
																       (mantissa_to_shift__h23890[41] ?
																	  8'd41 :
																	  (mantissa_to_shift__h23890[42] ?
																	     8'd42 :
																	     (mantissa_to_shift__h23890[43] ?
																		8'd43 :
																		(mantissa_to_shift__h23890[44] ?
																		   8'd44 :
																		   (mantissa_to_shift__h23890[45] ?
																		      8'd45 :
																		      (mantissa_to_shift__h23890[46] ?
																			 8'd46 :
																			 (mantissa_to_shift__h23890[47] ?
																			    8'd47 :
																			    (mantissa_to_shift__h23890[48] ?
																			       8'd48 :
																			       (mantissa_to_shift__h23890[49] ?
																				  8'd49 :
																				  (mantissa_to_shift__h23890[50] ?
																				     8'd50 :
																				     (mantissa_to_shift__h23890[51] ?
																					8'd51 :
																					(mantissa_to_shift__h23890[52] ?
																					   8'd52 :
																					   (mantissa_to_shift__h23890[53] ?
																					      8'd53 :
																					      (mantissa_to_shift__h23890[54] ?
																						 8'd54 :
																						 (mantissa_to_shift__h23890[55] ?
																						    8'd55 :
																						    (mantissa_to_shift__h23890[56] ?
																						       8'd56 :
																						       (mantissa_to_shift__h23890[57] ?
																							  8'd57 :
																							  (mantissa_to_shift__h23890[58] ?
																							     8'd58 :
																							     (mantissa_to_shift__h23890[59] ?
																								8'd59 :
																								(mantissa_to_shift__h23890[60] ?
																								   8'd60 :
																								   (mantissa_to_shift__h23890[61] ?
																								      8'd61 :
																								      (mantissa_to_shift__h23890[62] ?
																									 8'd62 :
																									 (mantissa_to_shift__h23890[63] ?
																									    8'd63 :
																									    (mantissa_to_shift__h23890[64] ?
																									       8'd64 :
																									       (mantissa_to_shift__h23890[65] ?
																										  8'd65 :
																										  (mantissa_to_shift__h23890[66] ?
																										     8'd66 :
																										     (mantissa_to_shift__h23890[67] ?
																											8'd67 :
																											(mantissa_to_shift__h23890[68] ?
																											   8'd68 :
																											   (mantissa_to_shift__h23890[69] ?
																											      8'd69 :
																											      (mantissa_to_shift__h23890[70] ?
																												 8'd70 :
																												 (mantissa_to_shift__h23890[71] ?
																												    8'd71 :
																												    (mantissa_to_shift__h23890[72] ?
																												       8'd72 :
																												       (mantissa_to_shift__h23890[73] ?
																													  8'd73 :
																													  (mantissa_to_shift__h23890[74] ?
																													     8'd74 :
																													     (mantissa_to_shift__h23890[75] ?
																														8'd75 :
																														(mantissa_to_shift__h23890[76] ?
																														   8'd76 :
																														   (mantissa_to_shift__h23890[77] ?
																														      8'd77 :
																														      (mantissa_to_shift__h23890[78] ?
																															 8'd78 :
																															 (mantissa_to_shift__h23890[79] ?
																															    8'd79 :
																															    (mantissa_to_shift__h23890[80] ?
																															       8'd80 :
																															       (mantissa_to_shift__h23890[81] ?
																																  8'd81 :
																																  (mantissa_to_shift__h23890[82] ?
																																     8'd82 :
																																     (mantissa_to_shift__h23890[83] ?
																																	8'd83 :
																																	(mantissa_to_shift__h23890[84] ?
																																	   8'd84 :
																																	   (mantissa_to_shift__h23890[85] ?
																																	      8'd85 :
																																	      (mantissa_to_shift__h23890[86] ?
																																		 8'd86 :
																																		 (mantissa_to_shift__h23890[87] ?
																																		    8'd87 :
																																		    (mantissa_to_shift__h23890[88] ?
																																		       8'd88 :
																																		       (mantissa_to_shift__h23890[89] ?
																																			  8'd89 :
																																			  (mantissa_to_shift__h23890[90] ?
																																			     8'd90 :
																																			     (mantissa_to_shift__h23890[91] ?
																																				8'd91 :
																																				(mantissa_to_shift__h23890[92] ?
																																				   8'd92 :
																																				   (mantissa_to_shift__h23890[93] ?
																																				      8'd93 :
																																				      (mantissa_to_shift__h23890[94] ?
																																					 8'd94 :
																																					 (mantissa_to_shift__h23890[95] ?
																																					    8'd95 :
																																					    (mantissa_to_shift__h23890[96] ?
																																					       8'd96 :
																																					       (mantissa_to_shift__h23890[97] ?
																																						  8'd97 :
																																						  (mantissa_to_shift__h23890[98] ?
																																						     8'd98 :
																																						     (mantissa_to_shift__h23890[99] ?
																																							8'd99 :
																																							(mantissa_to_shift__h23890[100] ?
																																							   8'd100 :
																																							   (mantissa_to_shift__h23890[101] ?
																																							      8'd101 :
																																							      (mantissa_to_shift__h23890[102] ?
																																								 8'd102 :
																																								 (mantissa_to_shift__h23890[103] ?
																																								    8'd103 :
																																								    (mantissa_to_shift__h23890[104] ?
																																								       8'd104 :
																																								       (mantissa_to_shift__h23890[105] ?
																																									  8'd105 :
																																									  (mantissa_to_shift__h23890[106] ?
																																									     8'd106 :
																																									     (mantissa_to_shift__h23890[107] ?
																																										8'd107 :
																																										(mantissa_to_shift__h23890[108] ?
																																										   8'd108 :
																																										   (mantissa_to_shift__h23890[109] ?
																																										      8'd109 :
																																										      (mantissa_to_shift__h23890[110] ?
																																											 8'd110 :
																																											 (mantissa_to_shift__h23890[111] ?
																																											    8'd111 :
																																											    (mantissa_to_shift__h23890[112] ?
																																											       8'd112 :
																																											       (mantissa_to_shift__h23890[113] ?
																																												  8'd113 :
																																												  (mantissa_to_shift__h23890[114] ?
																																												     8'd114 :
																																												     (mantissa_to_shift__h23890[115] ?
																																													8'd115 :
																																													(mantissa_to_shift__h23890[116] ?
																																													   8'd116 :
																																													   (mantissa_to_shift__h23890[117] ?
																																													      8'd117 :
																																													      (mantissa_to_shift__h23890[118] ?
																																														 8'd118 :
																																														 (mantissa_to_shift__h23890[119] ?
																																														    8'd119 :
																																														    (mantissa_to_shift__h23890[120] ?
																																														       8'd120 :
																																														       (mantissa_to_shift__h23890[121] ?
																																															  8'd121 :
																																															  (mantissa_to_shift__h23890[122] ?
																																															     8'd122 :
																																															     (mantissa_to_shift__h23890[123] ?
																																																8'd123 :
																																																(mantissa_to_shift__h23890[124] ?
																																																   8'd124 :
																																																   (mantissa_to_shift__h23890[125] ?
																																																      8'd125 :
																																																      (mantissa_to_shift__h23890[126] ?
																																																	 8'd126 :
																																																	 (mantissa_to_shift__h23890[127] ?
																																																	    8'd127 :
																																																	    (mantissa_to_shift__h23890[128] ?
																																																	       8'd128 :
																																																	       (mantissa_to_shift__h23890[129] ?
																																																		  8'd129 :
																																																		  (mantissa_to_shift__h23890[130] ?
																																																		     8'd130 :
																																																		     (mantissa_to_shift__h23890[131] ?
																																																			8'd131 :
																																																			(mantissa_to_shift__h23890[132] ?
																																																			   8'd132 :
																																																			   (mantissa_to_shift__h23890[133] ?
																																																			      8'd133 :
																																																			      (mantissa_to_shift__h23890[134] ?
																																																				 8'd134 :
																																																				 (mantissa_to_shift__h23890[135] ?
																																																				    8'd135 :
																																																				    (mantissa_to_shift__h23890[136] ?
																																																				       8'd136 :
																																																				       (mantissa_to_shift__h23890[137] ?
																																																					  8'd137 :
																																																					  (mantissa_to_shift__h23890[138] ?
																																																					     8'd138 :
																																																					     (mantissa_to_shift__h23890[139] ?
																																																						8'd139 :
																																																						(mantissa_to_shift__h23890[140] ?
																																																						   8'd140 :
																																																						   (mantissa_to_shift__h23890[141] ?
																																																						      8'd141 :
																																																						      (mantissa_to_shift__h23890[142] ?
																																																							 8'd142 :
																																																							 (mantissa_to_shift__h23890[143] ?
																																																							    8'd143 :
																																																							    (mantissa_to_shift__h23890[144] ?
																																																							       8'd144 :
																																																							       (mantissa_to_shift__h23890[145] ?
																																																								  8'd145 :
																																																								  (mantissa_to_shift__h23890[146] ?
																																																								     8'd146 :
																																																								     (mantissa_to_shift__h23890[147] ?
																																																									8'd147 :
																																																									(mantissa_to_shift__h23890[148] ?
																																																									   8'd148 :
																																																									   (mantissa_to_shift__h23890[149] ?
																																																									      8'd149 :
																																																									      (mantissa_to_shift__h23890[150] ?
																																																										 8'd150 :
																																																										 (mantissa_to_shift__h23890[151] ?
																																																										    8'd151 :
																																																										    (mantissa_to_shift__h23890[152] ?
																																																										       8'd152 :
																																																										       (mantissa_to_shift__h23890[153] ?
																																																											  8'd153 :
																																																											  (mantissa_to_shift__h23890[154] ?
																																																											     8'd154 :
																																																											     (mantissa_to_shift__h23890[155] ?
																																																												8'd155 :
																																																												(mantissa_to_shift__h23890[156] ?
																																																												   8'd156 :
																																																												   (mantissa_to_shift__h23890[157] ?
																																																												      8'd157 :
																																																												      (mantissa_to_shift__h23890[158] ?
																																																													 8'd158 :
																																																													 (mantissa_to_shift__h23890[159] ?
																																																													    8'd159 :
																																																													    8'd160))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign x__h69803 = x__h69815 | y__h69816 ;
  assign x__h69815 = _theResult_____1__h69763 & sign2__h23853 ;
  assign x__h69820 = ~_theResult_____1__h69763 ;
  assign x__h69827 =
	     uut_ff_stage2_fifo_first__38_BIT_15_57_OR_uut__ETC___d559 ||
	     uut_ff_stage2_fifo$D_OUT[6] ||
	     (!uut_ff_stage2_fifo$D_OUT[16] ||
	      !uut_ff_stage2_fifo$D_OUT[5]) &&
	     uut_ff_stage2_fifo$D_OUT[4] &&
	     uut_ff_stage2_fifo$D_OUT[14] &&
	     x__h69935 ;
  assign x__h69935 = sign2__h23853 ^ op_xor_sign3__h23866 ;
  assign x__h69943 =
	     (uut_ff_stage2_fifo_first__38_BIT_15_57_OR_uut__ETC___d559 ||
	      uut_ff_stage2_fifo$D_OUT[6] ||
	      uut_ff_stage2_fifo$D_OUT[16] && uut_ff_stage2_fifo$D_OUT[5]) ?
	       2'd0 :
	       _theResult_____6_snd_snd__h69900 ;
  assign x__h69975 = x__h69977 & sign2__h23853 ;
  assign x__h69977 = uut_ff_stage2_fifo$D_OUT[4] & y__h69978 ;
  assign x__h69979 = x__h69980 & uut_ff_stage2_fifo$D_OUT[14] ;
  assign x__h69980 = ~uut_ff_stage2_fifo$D_OUT[4] ;
  assign x__h69984 =
	     (uut_ff_stage2_fifo_first__38_BIT_15_57_OR_uut__ETC___d559 ||
	      uut_ff_stage2_fifo$D_OUT[6]) ?
	       2'd0 :
	       _theResult_____6_snd_snd_snd__h69947 ;
  assign x__h70008 = x__h70020 & y__h70021 ;
  assign x__h70020 =
	     (uut_ff_stage2_fifo_first__38_BIT_15_57_OR_uut__ETC___d559 ||
	      uut_ff_stage2_fifo$D_OUT[6] ||
	      uut_ff_stage2_fifo$D_OUT[16] && uut_ff_stage2_fifo$D_OUT[5]) ?
	       uut_ff_stage2_fifo$D_OUT[1] :
	       _theResult_____6_fst__h69897 ;
  assign x__h70050 =
	     (uut_ff_stage2_fifo$D_OUT[1] || !uut_ff_stage2_fifo$D_OUT[6]) &&
	     uut_ff_stage2_fifo$D_OUT[15] ;
  assign x__h70266 =
	     (_theResult____h70186 == 160'd0) ?
	       ((uut_ff_stage4_fifo$D_OUT[12:10] == 3'b010) ? 2'b11 : 2'b01) :
	       2'd0 ;
  assign x__h93415 = uut_ff_stage5_fifo$D_OUT[7:0] - 8'd1 ;
  assign x__h93518 =
	     IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[106] |
	     IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[104] ;
  assign x__h93554 =
	     IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[105] |
	     IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[104] ;
  assign x__h94689 = x__h94691 + y__h94692 ;
  assign x__h94691 = x__h94693 - 13'd1023 ;
  assign x__h94693 = exp1_temp__h94651 + exp2_temp__h94652 ;
  assign x__h94855 = { ~lv_op1_subnormal__h94286, _start__operand1[51:0] } ;
  assign x__h94872 = { ~lv_op2_subnormal__h94287, _start__operand2[51:0] } ;
  assign x__h94880 = _start__operand1[63] ^ _start__operand2[63] ;
  assign x__h94902 =
	     start_flags_BIT_10_479_OR_start_flags_BIT_12_480___d1481 ||
	     start_flags_BIT_5_482_OR_start_flags_BIT_7_483___d1484 ||
	     (_start_flags[11] || _start_flags[6]) &&
	     (_start_flags[13] || _start_flags[8]) ;
  assign x__h94903 =
	     !start_flags_BIT_10_479_OR_start_flags_BIT_12_480___d1481 &&
	     !start_flags_BIT_5_482_OR_start_flags_BIT_7_483___d1484 &&
	     (_start_flags[11] || _start_flags[6]) &&
	     !_start_flags[13] &&
	     !_start_flags[8] ;
  assign x__h94904 =
	     !start_flags_BIT_10_479_OR_start_flags_BIT_12_480___d1481 &&
	     !start_flags_BIT_5_482_OR_start_flags_BIT_7_483___d1484 &&
	     !_start_flags[11] &&
	     !_start_flags[6] &&
	     (_start_flags[13] || _start_flags[8]) ;
  assign x__h94911 =
	     (start_flags_BIT_10_479_OR_start_flags_BIT_12_480___d1481 ||
	      start_flags_BIT_5_482_OR_start_flags_BIT_7_483___d1484) ?
	       start_flags_BIT_12_480_AND_INV_start_flags_BIT_ETC___d1541 :
	       _theResult___fst__h94521 ;
  assign x__h94924 = _start_flags[12] & y__h94927 ;
  assign x__h95010 = lv_op1_subnormal__h94286 | lv_op2_subnormal__h94287 ;
  assign y__h23669 = x__h23670 - 13'd1 ;
  assign y__h69816 = x__h69820 & op_xor_sign3__h23866 ;
  assign y__h69976 = x__h69979 & op_xor_sign3__h23866 ;
  assign y__h69978 = ~uut_ff_stage2_fifo$D_OUT[14] ;
  assign y__h70021 = ~uut_ff_stage2_fifo$D_OUT[13] ;
  assign y__h93517 = x__h93518 | lv_sticky__h93268 ;
  assign y__h93568 = ~uut_ff_stage5_fifo$D_OUT[23] ;
  assign y__h94690 = { 12'd0, lv_op2_subnormal__h94287 } ;
  assign y__h94692 = { 12'd0, lv_op1_subnormal__h94286 } ;
  assign y__h94925 = _start_flags[7] & y__h94969 ;
  assign y__h94927 = ~_start_flags[5] ;
  assign y__h94969 = ~_start_flags[10] ;
  assign y_avValue_fst__h23597 =
	     _1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d33 ?
	       _theResult_____1_fst__h23638 :
	       lv_product_exponent_inc_shift__h16110 ;
  assign y_avValue_fst__h93050 =
	     _0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1337 ?
	       resultant_exponent_sub_zerosMSB__h92812 :
	       13'd0 ;
  assign y_avValue_fst__h93064 =
	     uut_ff_stage5_fifo$D_OUT[182] ?
	       uut_ff_stage5_fifo$D_OUT[196:184] :
	       y_avValue_fst__h93050 ;
  assign y_avValue_snd_fst__h23674 =
	     _1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d33 ?
	       _theResult_____1_snd__h23639 :
	       lv_product_mantissa___1__h16156 ;
  assign y_avValue_snd_fst__h93312 =
	     uut_ff_stage5_fifo$D_OUT[182] ?
	       uut_ff_stage5_fifo$D_OUT[183:24] :
	       y_avValue_snd_fst__h93380 ;
  assign y_avValue_snd_fst__h93380 =
	     _0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1337 ?
	       resultant_mantissa_norm_zerosMSB__h92811 :
	       y_avValue_snd_fst__h93387 ;
  assign y_avValue_snd_fst__h93387 =
	     uut_ff_stage5_fifo$D_OUT[183:24] <<
	     resultant_exponent_sub__h92807 ;
  always@(uut_ff_stage5_fifo$D_OUT or
	  lv_inexact__h93270 or
	  y__h93568 or
	  lv_round_up___1__h93505 or
	  lv_round_up___1__h93542 or
	  IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365)
  begin
    case (uut_ff_stage5_fifo$D_OUT[22:20])
      3'b0: _theResult_____7__h93271 = lv_round_up___1__h93505;
      3'b010: _theResult_____7__h93271 = lv_round_up___1__h93542;
      3'b100:
	  _theResult_____7__h93271 =
	      IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[105];
      default: _theResult_____7__h93271 =
		   uut_ff_stage5_fifo$D_OUT[22:20] == 3'b011 &&
		   lv_inexact__h93270 & y__h93568;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        uut_rg_state_handler <= `BSV_ASSIGNMENT_DELAY 3'd0;
      end
    else
      begin
        if (uut_rg_state_handler$EN)
	  uut_rg_state_handler <= `BSV_ASSIGNMENT_DELAY
	      uut_rg_state_handler$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    uut_rg_state_handler = 3'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage1_after_input_stage)
	$display("and thus the sticky bit = %b", 1'b0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage1_after_input_stage)
	$display("lv_actual_product_exponent = %d",
		 $signed(uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d16));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage1_after_input_stage &&
	  (!uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d18 ||
	   uut_ff_input_fifo$D_OUT[200] &&
	   uut_ff_input_fifo$D_OUT[94:82] == 13'd2046))
	$display("lv_product_overflow!!!");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage1_after_input_stage &&
	  uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d18 &&
	  (!uut_ff_input_fifo$D_OUT[200] ||
	   uut_ff_input_fifo$D_OUT[94:82] != 13'd2046) &&
	  uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d28)
	$display("lv_product_underflow!!!");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage1_after_input_stage &&
	  uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d35)
	$display("possible_shift",
		 $signed(_1_MINUS_IF_uut_ff_input_fifo_first__4_BIT_200__ETC___d32));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage1_after_input_stage &&
	  uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d35)
	$display("lv_product_exponent : %d bin : %b",
		 lv_product_exponent_inc_shift__h16110,
		 lv_product_exponent_inc_shift__h16110);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage1_after_input_stage &&
	  uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d35)
	$display("lv_product_mantissa = %b lv_product_exponent : %d since exp < -126",
		 lv_product_mantissa___1__h16156,
		 lv_product_exponent_inc_shift__h16110);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage1_after_input_stage &&
	  uut_ff_input_fifo_first__4_BITS_94_TO_82_5_MIN_ETC___d35)
	$display("and thus the sticky bit = %b", lv_sticky___1__h16157);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_3)
	$display("sign2 = %b exponent2 = %b mantissa2 = %b",
		 sign2__h23853,
		 lv_minuend__h23887,
		 mantissa2__h23897);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_3)
	$display("sign3 = %b exponent3 = %b mantissa3 = %b",
		 sign3__h23855,
		 lv_minuend__h23887,
		 mantissa3__h23898);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_uut_rl_stage_3) $display;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage &&
	  !uut_ff_stage5_fifo$D_OUT[183] &&
	  !uut_ff_stage5_fifo$D_OUT[182] &&
	  !_0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1337)
	$display("resultant_exponent : %d",
		 uut_ff_stage5_fifo$D_OUT[196:184]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage &&
	  !uut_ff_stage5_fifo$D_OUT[183] &&
	  !uut_ff_stage5_fifo$D_OUT[182] &&
	  !_0_CONCAT_uut_ff_stage5_fifo_first__327_BITS_7__ETC___d1337)
	$display("add_sub subnormal!!!");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage)
	$display("resultant_exponent : %b", resultant_exponent__h93072);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage)
	$display("resultant_exponent : %d res_exp_int : %d",
		 resultant_exponent__h93072,
		 $signed(IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1346));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage &&
	  IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1348 &&
	  resultant_exponent__h93072[12] &&
	  !uut_ff_stage5_fifo$D_OUT[8])
	$display("Underflow");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage)
	$display("lv_guard = %b lv_round = %b lv_sticky = %b",
		 IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[105],
		 IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[104],
		 lv_sticky__h93268);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage)
	$display("lv_round_up = %b", _theResult_____7__h93271);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage)
	$display("lv_rounded_mantissa = %b",
		 IF_uut_ff_stage5_fifo_first__327_BIT_183_328_T_ETC___d1365[159:106]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage)
	$display("lv_rounded_mantissa = %b after roundup",
		 _theResult_____5__h93619);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage)
	$display("lv_inv : %b ex_overflow: %b lv_inexact : %b",
		 !uut_ff_stage5_fifo$D_OUT[10] &&
		 !uut_ff_stage5_fifo$D_OUT[9] &&
		 uut_ff_stage5_fifo$D_OUT[17],
		 ex_overflow__h93666,
		 lv_inexact__h93667);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_uut_rl_stage_5_final_stage)
	$display("FMA: Result: %h fflags: %8h",
		 lv_final_output__h93661,
		 { 24'b0, fflags__h93668 });
    if (RST_N != `BSV_RESET_VALUE)
      if (EN__start)
	$display("lv_inv : %h lv_inf : %h lv_zero : %h",
		 x__h94902,
		 x__h94903,
		 x__h94904);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN__start)
	$display("flags1 : %b flags2 : %b flags3 : %b",
		 _start_flags[14:10],
		 _start_flags[9:5],
		 _start_flags[4:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN__start)
	$display("lv_summed_exponent = %b", lv_summed_exponent__h94653);
  end
  // synopsys translate_on
endmodule  // mkfpu_fm_add_sub64

