* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 19 2019 07:10:49

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  D:/PhotonUser/Lab32/lab32/lab32_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  D:/PhotonUser/Lab32/lab32/lab32_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/PhotonUser/Lab32/lab32/lab32_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  D:/PhotonUser/Lab32/lab32/lab32_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 555/1280
Used Logic Tile: 94/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: clk 
Clock Driver: latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 235
Fanout to Tile: 84


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 1 0 0 0 0 0   
14|   0 0 0 0 1 5 6 8 1 0 0 0   
13|   0 7 0 8 1 8 6 7 2 0 0 0   
12|   2 1 0 5 3 4 8 6 7 0 0 0   
11|   6 7 0 6 7 5 7 7 6 0 2 0   
10|   7 6 0 4 7 8 8 8 7 0 3 0   
 9|   7 3 0 8 8 7 8 7 4 0 7 1   
 8|   6 8 0 8 8 7 6 8 8 0 8 0   
 7|   3 8 0 6 8 7 8 8 6 0 2 0   
 6|   7 5 0 8 8 8 8 8 8 0 0 0   
 5|   1 7 0 7 5 6 7 8 8 0 0 0   
 4|   0 3 0 2 1 7 4 8 7 0 0 0   
 3|   0 0 0 1 0 0 8 8 6 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.90

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  1  0  0  0  0  0    
14|     0  0  0  0  1  5 19 17  1  0  0  0    
13|     0 10  0 14  1 16 14 12  7  0  0  0    
12|     6  3  0  9  5 14 19 19 16  0  0  0    
11|     8 10  0 13 15 12 16 16 16  0  5  0    
10|    22 13  0  6 12 15 21 10 16  0  7  0    
 9|    13  3  0 15 21 16 19 11 12  0 10  2    
 8|    12 11  0 22 20 17 11 11 19  0 10  0    
 7|     9 17  0 14 20 17 19 20 13  0  4  0    
 6|    13 13  0 22 15 22 14 16 15  0  0  0    
 5|     1  7  0 16 11 17 22 21 11  0  0  0    
 4|     0 10  0  8  2 14 10 19 13  0  0  0    
 3|     0  0  0  1  0  0 15 11 15  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 12.60

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  1  0  0  0  0  0    
14|     0  0  0  0  1  6 22 29  1  0  0  0    
13|     0 24  0 23  1 28 17 23  8  0  0  0    
12|     6  3  0 13  5 14 23 24 22  0  0  0    
11|    18 22  0 23 17 15 20 24 22  0  5  0    
10|    24 21  0 11 24 24 29 30 19  0 11  0    
 9|    26  3  0 27 29 20 28 21 13  0 23  2    
 8|    15 18  0 22 25 26 20 19 29  0 27  0    
 7|    12 20  0 22 29 18 27 27 17  0  8  0    
 6|    19 16  0 25 23 32 27 27 31  0  0  0    
 5|     1  7  0 26 20 24 24 27 30  0  0  0    
 4|     0 12  0  8  2 22 14 25 20  0  0  0    
 3|     0  0  0  1  0  0 26 25 18  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 18.70

***** Run Time Info *****
Run Time:  1
