// Seed: 2461660724
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output uwire id_1;
  assign id_1 = 1'h0;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd40
) (
    output supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    output wire id_3,
    input wor id_4,
    input wire _id_5
);
  wire [~  id_5 : -1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
  assign id_3 = id_1;
  xor primCall (id_0, id_7, id_4, id_2, id_1);
endmodule
module module_2 #(
    parameter id_16 = 32'd5,
    parameter id_19 = 32'd20,
    parameter id_21 = 32'd36,
    parameter id_5  = 32'd44,
    parameter id_6  = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wor id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  input wire _id_6;
  input wire _id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign modCall_1.id_1 = 0;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire [1 : {  -1  {  1  }  }] id_13;
  logic [-1 : -1] id_14;
  ;
  wire [$realtime : 1 'b0 |  1] id_15, _id_16;
  assign id_8[id_6] = -1;
  assign id_9 = -1;
  logic [1 : (  -1  )] id_17;
  wire [-1 : id_5  *  id_16] id_18;
  localparam id_19 = 1;
  wire id_20;
  parameter id_21 = "";
  localparam id_22 = -1 == 1;
  defparam id_19.id_21 = id_21;
endmodule
