

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s'
================================================================
* Date:           Fri Mar  8 07:11:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.245 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_154 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_155 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_156 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_157 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_158 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2148 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read2148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2047 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_159 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_160 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_161 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_162 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_163 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_164 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_165 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_166 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1138 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1037 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read936 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read835 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read734 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read633 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read532 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read431 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read330 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read229 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read128 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read27 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read27, i5 0"   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i11 %shl_ln"   --->   Operation 32 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.73ns)   --->   "%r_V = sub i12 0, i12 %zext_ln1273"   --->   Operation 33 'sub' 'r_V' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V, i32 1, i32 11"   --->   Operation 34 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln818_250_cast = sext i11 %trunc_ln818_5"   --->   Operation 35 'sext' 'trunc_ln818_250_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read128, i5 0"   --->   Operation 36 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1273_593 = zext i11 %shl_ln1273_s"   --->   Operation 37 'zext' 'zext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.73ns)   --->   "%r_V_576 = sub i12 0, i12 %zext_ln1273_593"   --->   Operation 38 'sub' 'r_V_576' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_576, i32 1, i32 11"   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln818_cast = sext i11 %trunc_ln"   --->   Operation 40 'sext' 'trunc_ln818_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_591 = zext i6 %p_read229" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 41 'zext' 'r_V_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1273_209 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read229, i5 0"   --->   Operation 42 'bitconcatenate' 'shl_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1273_594 = zext i11 %shl_ln1273_209"   --->   Operation 43 'zext' 'zext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.73ns)   --->   "%r_V_577 = sub i12 %zext_ln1273_594, i12 %r_V_591"   --->   Operation 44 'sub' 'r_V_577' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln818_s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_577, i32 1, i32 11"   --->   Operation 45 'partselect' 'lshr_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i11 %lshr_ln818_s"   --->   Operation 46 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1273_211 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read431, i5 0"   --->   Operation 47 'bitconcatenate' 'shl_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1273_596 = zext i11 %shl_ln1273_211"   --->   Operation 48 'zext' 'zext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.73ns)   --->   "%r_V_579 = sub i12 0, i12 %zext_ln1273_596"   --->   Operation 49 'sub' 'r_V_579' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_579, i32 1, i32 11"   --->   Operation 50 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i11 %trunc_ln818_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 51 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln70_39 = sext i11 %trunc_ln818_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 52 'sext' 'sext_ln70_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1273_212 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read532, i5 0"   --->   Operation 53 'bitconcatenate' 'shl_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1273_597 = zext i11 %shl_ln1273_212"   --->   Operation 54 'zext' 'zext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.73ns)   --->   "%r_V_580 = sub i12 0, i12 %zext_ln1273_597"   --->   Operation 55 'sub' 'r_V_580' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_580, i32 1, i32 11"   --->   Operation 56 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i11 %trunc_ln818_8"   --->   Operation 57 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln818_1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %p_read532, i32 1, i32 5"   --->   Operation 58 'partselect' 'lshr_ln818_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %lshr_ln818_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 59 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1273_213 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read633, i5 0"   --->   Operation 60 'bitconcatenate' 'shl_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1273_598 = zext i11 %shl_ln1273_213"   --->   Operation 61 'zext' 'zext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.73ns)   --->   "%r_V_581 = sub i12 0, i12 %zext_ln1273_598"   --->   Operation 62 'sub' 'r_V_581' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_581, i32 1, i32 11"   --->   Operation 63 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i11 %trunc_ln818_9"   --->   Operation 64 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln1273_214 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read633, i2 0"   --->   Operation 65 'bitconcatenate' 'shl_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1273_599 = zext i8 %shl_ln1273_214"   --->   Operation 66 'zext' 'zext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.73ns)   --->   "%r_V_582 = sub i12 %zext_ln1273_598, i12 %zext_ln1273_599"   --->   Operation 67 'sub' 'r_V_582' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln818_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_582, i32 1, i32 11"   --->   Operation 68 'partselect' 'lshr_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln70_10 = zext i11 %lshr_ln818_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 69 'zext' 'zext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1273_215 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read734, i5 0"   --->   Operation 70 'bitconcatenate' 'shl_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1273_600 = zext i11 %shl_ln1273_215"   --->   Operation 71 'zext' 'zext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.73ns)   --->   "%r_V_583 = sub i12 0, i12 %zext_ln1273_600"   --->   Operation 72 'sub' 'r_V_583' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_583, i32 1, i32 11"   --->   Operation 73 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln818_255_cast = sext i11 %trunc_ln818_10"   --->   Operation 74 'sext' 'trunc_ln818_255_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1273_89 = zext i6 %p_read936"   --->   Operation 75 'zext' 'zext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln1273_217 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read936, i5 0"   --->   Operation 76 'bitconcatenate' 'shl_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1273_602 = zext i11 %shl_ln1273_217"   --->   Operation 77 'zext' 'zext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.73ns)   --->   "%r_V_585 = sub i12 %zext_ln1273_89, i12 %zext_ln1273_602"   --->   Operation 78 'sub' 'r_V_585' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_585, i32 1, i32 11"   --->   Operation 79 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1273_210 = sext i11 %trunc_ln818_11"   --->   Operation 80 'sext' 'sext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.73ns)   --->   "%r_V_586 = sub i12 0, i12 %zext_ln1273_602"   --->   Operation 81 'sub' 'r_V_586' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_586, i32 1, i32 11"   --->   Operation 82 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1273_211 = sext i11 %trunc_ln818_12"   --->   Operation 83 'sext' 'sext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.73ns)   --->   "%r_V_587 = sub i12 %zext_ln1273_602, i12 %zext_ln1273_89"   --->   Operation 84 'sub' 'r_V_587' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%lshr_ln818_4 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_587, i32 1, i32 11"   --->   Operation 85 'partselect' 'lshr_ln818_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln1273_218 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read1037, i5 0"   --->   Operation 86 'bitconcatenate' 'shl_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1273_603 = zext i11 %shl_ln1273_218"   --->   Operation 87 'zext' 'zext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.73ns)   --->   "%r_V_588 = sub i12 0, i12 %zext_ln1273_603"   --->   Operation 88 'sub' 'r_V_588' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_588, i32 1, i32 11"   --->   Operation 89 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln70_40 = sext i11 %trunc_ln818_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 90 'sext' 'sext_ln70_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln1273_219 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read1138, i5 0"   --->   Operation 91 'bitconcatenate' 'shl_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1273_604 = zext i11 %shl_ln1273_219"   --->   Operation 92 'zext' 'zext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.73ns)   --->   "%r_V_589 = sub i12 0, i12 %zext_ln1273_604"   --->   Operation 93 'sub' 'r_V_589' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_589, i32 1, i32 11"   --->   Operation 94 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln70_41 = sext i11 %trunc_ln818_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 95 'sext' 'sext_ln70_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1273_220 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_166, i5 0"   --->   Operation 96 'bitconcatenate' 'shl_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1273_605 = zext i11 %shl_ln1273_220"   --->   Operation 97 'zext' 'zext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.73ns)   --->   "%r_V_590 = sub i12 0, i12 %zext_ln1273_605"   --->   Operation 98 'sub' 'r_V_590' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_590, i32 1, i32 11"   --->   Operation 99 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln70_42 = sext i11 %trunc_ln818_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 100 'sext' 'sext_ln70_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1273_221 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_165, i5 0"   --->   Operation 101 'bitconcatenate' 'shl_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1273_606 = zext i11 %shl_ln1273_221"   --->   Operation 102 'zext' 'zext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.73ns)   --->   "%r_V_592 = sub i12 0, i12 %zext_ln1273_606"   --->   Operation 103 'sub' 'r_V_592' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_592, i32 1, i32 11"   --->   Operation 104 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln70_43 = sext i11 %trunc_ln818_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 105 'sext' 'sext_ln70_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln1273_222 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_164, i5 0"   --->   Operation 106 'bitconcatenate' 'shl_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1273_607 = zext i11 %shl_ln1273_222"   --->   Operation 107 'zext' 'zext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.73ns)   --->   "%r_V_593 = sub i12 0, i12 %zext_ln1273_607"   --->   Operation 108 'sub' 'r_V_593' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_593, i32 1, i32 11"   --->   Operation 109 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln818_17_cast = sext i11 %trunc_ln818_17"   --->   Operation 110 'sext' 'trunc_ln818_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_617 = zext i6 %p_read_163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 111 'zext' 'r_V_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1273_223 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_163, i5 0"   --->   Operation 112 'bitconcatenate' 'shl_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1273_608 = zext i11 %shl_ln1273_223"   --->   Operation 113 'zext' 'zext_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.73ns)   --->   "%r_V_594 = sub i12 %zext_ln1273_608, i12 %r_V_617"   --->   Operation 114 'sub' 'r_V_594' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln818_5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_594, i32 1, i32 11"   --->   Operation 115 'partselect' 'lshr_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln70_11 = zext i11 %lshr_ln818_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 116 'zext' 'zext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1273_90 = zext i6 %p_read_162"   --->   Operation 117 'zext' 'zext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1273_224 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_162, i4 0"   --->   Operation 118 'bitconcatenate' 'shl_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1273_609 = zext i10 %shl_ln1273_224"   --->   Operation 119 'zext' 'zext_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln1273_225 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_162, i1 0"   --->   Operation 120 'bitconcatenate' 'shl_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1273_610 = zext i7 %shl_ln1273_225"   --->   Operation 121 'zext' 'zext_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.72ns)   --->   "%r_V_595 = sub i11 %zext_ln1273_609, i11 %zext_ln1273_610"   --->   Operation 122 'sub' 'r_V_595' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_595, i32 1, i32 10"   --->   Operation 123 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1273_212 = sext i10 %trunc_ln818_s"   --->   Operation 124 'sext' 'sext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1273_611 = zext i11 %sext_ln1273_212"   --->   Operation 125 'zext' 'zext_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln1273_226 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_162, i5 0"   --->   Operation 126 'bitconcatenate' 'shl_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1273_612 = zext i11 %shl_ln1273_226"   --->   Operation 127 'zext' 'zext_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.73ns)   --->   "%r_V_596 = sub i12 %zext_ln1273_612, i12 %zext_ln1273_90"   --->   Operation 128 'sub' 'r_V_596' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%lshr_ln818_6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_596, i32 1, i32 11"   --->   Operation 129 'partselect' 'lshr_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1273_613 = zext i11 %lshr_ln818_6"   --->   Operation 130 'zext' 'zext_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.73ns)   --->   "%r_V_597 = sub i12 0, i12 %zext_ln1273_612"   --->   Operation 131 'sub' 'r_V_597' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_597, i32 1, i32 11"   --->   Operation 132 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln70_44 = sext i11 %trunc_ln818_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 133 'sext' 'sext_ln70_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1273_229 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_160, i5 0"   --->   Operation 134 'bitconcatenate' 'shl_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1273_616 = zext i11 %shl_ln1273_229"   --->   Operation 135 'zext' 'zext_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.73ns)   --->   "%r_V_599 = sub i12 0, i12 %zext_ln1273_616"   --->   Operation 136 'sub' 'r_V_599' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_599, i32 1, i32 11"   --->   Operation 137 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln818_19_cast = sext i11 %trunc_ln818_19"   --->   Operation 138 'sext' 'trunc_ln818_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1273_91 = zext i6 %p_read2047"   --->   Operation 139 'zext' 'zext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1273_231 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read2047, i5 0"   --->   Operation 140 'bitconcatenate' 'shl_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1273_618 = zext i11 %shl_ln1273_231"   --->   Operation 141 'zext' 'zext_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.73ns)   --->   "%r_V_601 = sub i12 0, i12 %zext_ln1273_618"   --->   Operation 142 'sub' 'r_V_601' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_601, i32 1, i32 11"   --->   Operation 143 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1273_213 = sext i11 %trunc_ln818_20"   --->   Operation 144 'sext' 'sext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.73ns)   --->   "%r_V_603 = sub i12 %zext_ln1273_618, i12 %zext_ln1273_91"   --->   Operation 145 'sub' 'r_V_603' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%lshr_ln818_8 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_603, i32 1, i32 11"   --->   Operation 146 'partselect' 'lshr_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln818_75 = zext i11 %lshr_ln818_8"   --->   Operation 147 'zext' 'zext_ln818_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1273_92 = zext i6 %p_read2148"   --->   Operation 148 'zext' 'zext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1273_232 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read2148, i5 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1273_619 = zext i11 %shl_ln1273_232"   --->   Operation 150 'zext' 'zext_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.73ns)   --->   "%r_V_604 = sub i12 0, i12 %zext_ln1273_619"   --->   Operation 151 'sub' 'r_V_604' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_604, i32 1, i32 11"   --->   Operation 152 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1273_214 = sext i11 %trunc_ln818_21"   --->   Operation 153 'sext' 'sext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.73ns)   --->   "%r_V_605 = sub i12 %zext_ln1273_619, i12 %zext_ln1273_92"   --->   Operation 154 'sub' 'r_V_605' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%lshr_ln818_9 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_605, i32 1, i32 11"   --->   Operation 155 'partselect' 'lshr_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln818_76 = zext i11 %lshr_ln818_9"   --->   Operation 156 'zext' 'zext_ln818_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1273_93 = zext i6 %p_read_158"   --->   Operation 157 'zext' 'zext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln1273_233 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_158, i5 0"   --->   Operation 158 'bitconcatenate' 'shl_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1273_620 = zext i11 %shl_ln1273_233"   --->   Operation 159 'zext' 'zext_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.73ns)   --->   "%r_V_606 = sub i12 %zext_ln1273_620, i12 %zext_ln1273_93"   --->   Operation 160 'sub' 'r_V_606' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%lshr_ln818_10 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_606, i32 1, i32 11"   --->   Operation 161 'partselect' 'lshr_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.73ns)   --->   "%r_V_607 = sub i12 0, i12 %zext_ln1273_620"   --->   Operation 162 'sub' 'r_V_607' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_607, i32 1, i32 11"   --->   Operation 163 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln818_22_cast = sext i11 %trunc_ln818_22"   --->   Operation 164 'sext' 'trunc_ln818_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1273_94 = zext i6 %p_read_156"   --->   Operation 165 'zext' 'zext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1273_235 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_156, i5 0"   --->   Operation 166 'bitconcatenate' 'shl_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1273_623 = zext i11 %shl_ln1273_235"   --->   Operation 167 'zext' 'zext_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.73ns)   --->   "%r_V_609 = sub i12 0, i12 %zext_ln1273_623"   --->   Operation 168 'sub' 'r_V_609' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_609, i32 1, i32 11"   --->   Operation 169 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1273_215 = sext i11 %trunc_ln818_23"   --->   Operation 170 'sext' 'sext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.73ns)   --->   "%r_V_610 = sub i12 %zext_ln1273_623, i12 %zext_ln1273_94"   --->   Operation 171 'sub' 'r_V_610' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%lshr_ln818_12 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_610, i32 1, i32 11"   --->   Operation 172 'partselect' 'lshr_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln70_14 = zext i11 %lshr_ln818_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 173 'zext' 'zext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln1273_236 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_155, i5 0"   --->   Operation 174 'bitconcatenate' 'shl_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1273_624 = zext i11 %shl_ln1273_236"   --->   Operation 175 'zext' 'zext_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.73ns)   --->   "%r_V_611 = sub i12 0, i12 %zext_ln1273_624"   --->   Operation 176 'sub' 'r_V_611' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_611, i32 1, i32 11"   --->   Operation 177 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln70_46 = sext i11 %trunc_ln818_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 178 'sext' 'sext_ln70_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln1273_237 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_154, i5 0"   --->   Operation 179 'bitconcatenate' 'shl_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1273_625 = zext i11 %shl_ln1273_237"   --->   Operation 180 'zext' 'zext_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.73ns)   --->   "%r_V_612 = sub i12 0, i12 %zext_ln1273_625"   --->   Operation 181 'sub' 'r_V_612' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_612, i32 1, i32 11"   --->   Operation 182 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i11 %trunc_ln818_25"   --->   Operation 183 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.73ns)   --->   "%add_ln813 = add i12 %trunc_ln818_250_cast, i12 128"   --->   Operation 184 'add' 'add_ln813' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln813_176 = sext i12 %add_ln813"   --->   Operation 185 'sext' 'sext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.73ns)   --->   "%add_ln813_681 = add i12 %zext_ln818, i12 %zext_ln70"   --->   Operation 186 'add' 'add_ln813_681' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i12 %add_ln813_681"   --->   Operation 187 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.74ns)   --->   "%add_ln813_682 = add i13 %zext_ln813, i13 %sext_ln813_176"   --->   Operation 188 'add' 'add_ln813_682' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.73ns)   --->   "%add_ln813_683 = add i13 %zext_ln70_10, i13 %sext_ln70_39"   --->   Operation 189 'add' 'add_ln813_683' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.73ns)   --->   "%add_ln813_686 = add i13 %zext_ln70_11, i13 %sext_ln1273_211"   --->   Operation 190 'add' 'add_ln813_686' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.73ns)   --->   "%add_ln813_688 = add i12 %sext_ln70_40, i12 %sext_ln70_41"   --->   Operation 191 'add' 'add_ln813_688' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln813_345 = sext i12 %add_ln813_688"   --->   Operation 192 'sext' 'sext_ln813_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.73ns)   --->   "%add_ln813_689 = add i12 %sext_ln70_43, i12 %sext_ln70_44"   --->   Operation 193 'add' 'add_ln813_689' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln813_346 = sext i12 %add_ln813_689"   --->   Operation 194 'sext' 'sext_ln813_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.74ns)   --->   "%add_ln813_690 = add i13 %sext_ln813_346, i13 %sext_ln813_345"   --->   Operation 195 'add' 'add_ln813_690' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.73ns)   --->   "%add_ln813_696 = add i12 %sext_ln818, i12 160"   --->   Operation 196 'add' 'add_ln813_696' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln813_182 = sext i12 %add_ln813_696"   --->   Operation 197 'sext' 'sext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.74ns)   --->   "%add_ln813_697 = add i13 %sext_ln813_182, i13 %sext_ln1273"   --->   Operation 198 'add' 'add_ln813_697' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.73ns)   --->   "%add_ln813_699 = add i13 %zext_ln1273_611, i13 %sext_ln1273_214"   --->   Operation 199 'add' 'add_ln813_699' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.73ns)   --->   "%add_ln813_702 = add i12 %sext_ln70, i12 256"   --->   Operation 200 'add' 'add_ln813_702' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln813_186 = sext i12 %add_ln813_702"   --->   Operation 201 'sext' 'sext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.73ns)   --->   "%add_ln813_703 = add i12 %sext_ln1273_210, i12 %trunc_ln818_17_cast"   --->   Operation 202 'add' 'add_ln813_703' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln813_349 = sext i12 %add_ln813_703"   --->   Operation 203 'sext' 'sext_ln813_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.74ns)   --->   "%add_ln813_704 = add i13 %sext_ln813_349, i13 %sext_ln813_186"   --->   Operation 204 'add' 'add_ln813_704' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.73ns)   --->   "%add_ln813_705 = add i13 %zext_ln1273_613, i13 %sext_ln1273_213"   --->   Operation 205 'add' 'add_ln813_705' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.73ns)   --->   "%add_ln813_707 = add i13 %zext_ln70_14, i13 %sext_ln70_46"   --->   Operation 206 'add' 'add_ln813_707' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.73ns)   --->   "%add_ln813_709 = add i12 %trunc_ln818_cast, i12 96"   --->   Operation 207 'add' 'add_ln813_709' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln813_190 = sext i12 %add_ln813_709"   --->   Operation 208 'sext' 'sext_ln813_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.74ns)   --->   "%add_ln813_710 = add i13 %sext_ln813_190, i13 %trunc_ln818_255_cast"   --->   Operation 209 'add' 'add_ln813_710' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.73ns)   --->   "%add_ln813_712 = add i13 %zext_ln1273_613, i13 %sext_ln70_42"   --->   Operation 210 'add' 'add_ln813_712' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.73ns)   --->   "%add_ln813_714 = add i12 %zext_ln818_75, i12 %zext_ln818_76"   --->   Operation 211 'add' 'add_ln813_714' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.73ns)   --->   "%add_ln813_716 = add i12 %trunc_ln818_19_cast, i12 %trunc_ln818_22_cast"   --->   Operation 212 'add' 'add_ln813_716' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln813_353 = sext i12 %add_ln813_716"   --->   Operation 213 'sext' 'sext_ln813_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.73ns)   --->   "%add_ln813_717 = add i12 %sext_ln1273_215, i12 %sext_ln813"   --->   Operation 214 'add' 'add_ln813_717' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln813_354 = sext i12 %add_ln813_717"   --->   Operation 215 'sext' 'sext_ln813_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.74ns)   --->   "%add_ln813_718 = add i13 %sext_ln813_354, i13 %sext_ln813_353"   --->   Operation 216 'add' 'add_ln813_718' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%r_V_602 = zext i6 %p_read835" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 217 'zext' 'r_V_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln1273_216 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read835, i5 0"   --->   Operation 218 'bitconcatenate' 'shl_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1273_601 = zext i11 %shl_ln1273_216"   --->   Operation 219 'zext' 'zext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.73ns)   --->   "%r_V_584 = sub i12 %zext_ln1273_601, i12 %r_V_602"   --->   Operation 220 'sub' 'r_V_584' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%lshr_ln818_3 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_584, i32 1, i32 11"   --->   Operation 221 'partselect' 'lshr_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln70_8 = zext i11 %lshr_ln818_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 222 'zext' 'zext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%lshr_ln818_624_cast = zext i11 %lshr_ln818_4"   --->   Operation 223 'zext' 'lshr_ln818_624_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1273_621 = zext i11 %lshr_ln818_10"   --->   Operation 224 'zext' 'zext_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i11 %trunc_ln818_23"   --->   Operation 225 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln813_177 = sext i13 %add_ln813_682"   --->   Operation 226 'sext' 'sext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln813_343 = sext i13 %add_ln813_683"   --->   Operation 227 'sext' 'sext_ln813_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.75ns)   --->   "%add_ln813_684 = add i14 %sext_ln813_343, i14 %sext_ln813_177"   --->   Operation 228 'add' 'add_ln813_684' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln813_178 = sext i14 %add_ln813_684"   --->   Operation 229 'sext' 'sext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.76ns)   --->   "%add_ln813_685 = add i15 %sext_ln813_178, i15 %zext_ln70_8"   --->   Operation 230 'add' 'add_ln813_685' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln813_344 = sext i13 %add_ln813_686"   --->   Operation 231 'sext' 'sext_ln813_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_687 = add i15 %sext_ln813_344, i15 %add_ln813_685"   --->   Operation 232 'add' 'add_ln813_687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln813_347 = sext i13 %add_ln813_690"   --->   Operation 233 'sext' 'sext_ln813_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_691 = add i15 %sext_ln813_347, i15 %add_ln813_687"   --->   Operation 234 'add' 'add_ln813_691' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln813_183 = sext i13 %add_ln813_697"   --->   Operation 235 'sext' 'sext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_698 = add i14 %sext_ln813_183, i14 %zext_ln1273_621"   --->   Operation 236 'add' 'add_ln813_698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln813_348 = sext i13 %add_ln813_699"   --->   Operation 237 'sext' 'sext_ln813_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_700 = add i14 %sext_ln813_348, i14 %add_ln813_698"   --->   Operation 238 'add' 'add_ln813_700' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln813_184 = sext i14 %add_ln813_700"   --->   Operation 239 'sext' 'sext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.76ns)   --->   "%add_ln813_701 = add i15 %sext_ln813_184, i15 %sext_ln1273_53"   --->   Operation 240 'add' 'add_ln813_701' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln813_187 = sext i13 %add_ln813_704"   --->   Operation 241 'sext' 'sext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln813_350 = sext i13 %add_ln813_705"   --->   Operation 242 'sext' 'sext_ln813_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.75ns)   --->   "%add_ln813_706 = add i14 %sext_ln813_350, i14 %sext_ln813_187"   --->   Operation 243 'add' 'add_ln813_706' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln813_188 = sext i14 %add_ln813_706"   --->   Operation 244 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln813_351 = sext i13 %add_ln813_707"   --->   Operation 245 'sext' 'sext_ln813_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.76ns)   --->   "%add_ln813_708 = add i15 %sext_ln813_351, i15 %sext_ln813_188"   --->   Operation 246 'add' 'add_ln813_708' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln813_191 = sext i13 %add_ln813_710"   --->   Operation 247 'sext' 'sext_ln813_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_711 = add i14 %sext_ln813_191, i14 %lshr_ln818_624_cast"   --->   Operation 248 'add' 'add_ln813_711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln813_352 = sext i13 %add_ln813_712"   --->   Operation 249 'sext' 'sext_ln813_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_713 = add i14 %sext_ln813_352, i14 %add_ln813_711"   --->   Operation 250 'add' 'add_ln813_713' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln813_192 = sext i14 %add_ln813_713"   --->   Operation 251 'sext' 'sext_ln813_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln813_147 = zext i12 %add_ln813_714"   --->   Operation 252 'zext' 'zext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_715 = add i15 %zext_ln813_147, i15 %sext_ln813_192"   --->   Operation 253 'add' 'add_ln813_715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln813_355 = sext i13 %add_ln813_718"   --->   Operation 254 'sext' 'sext_ln813_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_719 = add i15 %sext_ln813_355, i15 %add_ln813_715"   --->   Operation 255 'add' 'add_ln813_719' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 256 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 40, void @empty_7, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 257 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln1273_210 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read330, i5 0"   --->   Operation 258 'bitconcatenate' 'shl_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1273_595 = zext i11 %shl_ln1273_210"   --->   Operation 259 'zext' 'zext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.73ns)   --->   "%r_V_578 = sub i12 0, i12 %zext_ln1273_595"   --->   Operation 260 'sub' 'r_V_578' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_578, i32 1, i32 11"   --->   Operation 261 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln818_251_cast = sext i11 %trunc_ln818_6"   --->   Operation 262 'sext' 'trunc_ln818_251_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1273_227 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_161, i4 0"   --->   Operation 263 'bitconcatenate' 'shl_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1273_614 = zext i10 %shl_ln1273_227"   --->   Operation 264 'zext' 'zext_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln1273_228 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_161, i1 0"   --->   Operation 265 'bitconcatenate' 'shl_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1273_615 = zext i7 %shl_ln1273_228"   --->   Operation 266 'zext' 'zext_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.72ns)   --->   "%r_V_598 = sub i11 %zext_ln1273_614, i11 %zext_ln1273_615"   --->   Operation 267 'sub' 'r_V_598' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln818_280 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_598, i32 1, i32 10"   --->   Operation 268 'partselect' 'trunc_ln818_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln70_45 = sext i10 %trunc_ln818_280" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 269 'sext' 'sext_ln70_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln70_12 = zext i11 %sext_ln70_45" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 270 'zext' 'zext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%r_V_626 = zext i6 %p_read_159" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 271 'zext' 'r_V_626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln1273_230 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_159, i5 0"   --->   Operation 272 'bitconcatenate' 'shl_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln1273_617 = zext i11 %shl_ln1273_230"   --->   Operation 273 'zext' 'zext_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.73ns)   --->   "%r_V_600 = sub i12 %zext_ln1273_617, i12 %r_V_626"   --->   Operation 274 'sub' 'r_V_600' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%lshr_ln818_7 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_600, i32 1, i32 11"   --->   Operation 275 'partselect' 'lshr_ln818_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln818_74 = zext i11 %lshr_ln818_7"   --->   Operation 276 'zext' 'zext_ln818_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%r_V_634 = zext i6 %p_read_157" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 277 'zext' 'r_V_634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln1273_234 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %p_read_157, i5 0"   --->   Operation 278 'bitconcatenate' 'shl_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1273_622 = zext i11 %shl_ln1273_234"   --->   Operation 279 'zext' 'zext_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.73ns)   --->   "%r_V_608 = sub i12 %zext_ln1273_622, i12 %r_V_634"   --->   Operation 280 'sub' 'r_V_608' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln818_11 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_608, i32 1, i32 11"   --->   Operation 281 'partselect' 'lshr_ln818_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln70_13 = zext i11 %lshr_ln818_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 282 'zext' 'zext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln813_179 = sext i15 %add_ln813_691"   --->   Operation 283 'sext' 'sext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.73ns)   --->   "%add_ln813_692 = add i12 %zext_ln818_74, i12 %zext_ln70_12"   --->   Operation 284 'add' 'add_ln813_692' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln813_146 = zext i12 %add_ln813_692"   --->   Operation 285 'zext' 'zext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.77ns)   --->   "%add_ln813_693 = add i16 %zext_ln813_146, i16 %sext_ln813_179"   --->   Operation 286 'add' 'add_ln813_693' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.73ns)   --->   "%add_ln813_694 = add i12 %trunc_ln818_251_cast, i12 3424"   --->   Operation 287 'add' 'add_ln813_694' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln813_180 = sext i12 %add_ln813_694"   --->   Operation 288 'sext' 'sext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.74ns)   --->   "%add_ln813_695 = add i13 %sext_ln813_180, i13 %zext_ln70_13"   --->   Operation 289 'add' 'add_ln813_695' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln813_181 = sext i13 %add_ln813_695"   --->   Operation 290 'sext' 'sext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln813_185 = sext i15 %add_ln813_701"   --->   Operation 291 'sext' 'sext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i15 %add_ln813_708"   --->   Operation 292 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i15 %add_ln813_719" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 293 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %sext_ln813_185" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 294 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %sext_ln813_181" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 295 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %sext_ln813_189" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 296 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %add_ln813_693" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 297 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %sext_ln68" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 298 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %mrv_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 299 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.21ns
The critical path consists of the following:
	wire read operation ('p_read229', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70) on port 'p_read2' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70) [54]  (0 ns)
	'sub' operation ('r.V') [70]  (0.735 ns)
	'add' operation ('add_ln813_681') [246]  (0.735 ns)
	'add' operation ('add_ln813_682') [248]  (0.745 ns)

 <State 2>: 2.22ns
The critical path consists of the following:
	'add' operation ('add_ln813_684') [252]  (0.755 ns)
	'add' operation ('add_ln813_685') [254]  (0.765 ns)
	'add' operation ('add_ln813_687') [257]  (0 ns)
	'add' operation ('add_ln813_691') [264]  (0.695 ns)

 <State 3>: 2.25ns
The critical path consists of the following:
	'sub' operation ('r.V') [188]  (0.735 ns)
	'add' operation ('add_ln813_692') [266]  (0.735 ns)
	'add' operation ('add_ln813_693') [268]  (0.775 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
