// This program was cloned from: https://github.com/viktor-prutyanov/drec-fpga-intro
// License: GNU General Public License v2.0

module counter #(parameter W = 16)(
    input clk,

    output [W - 1:0]q
);

/*
*   Write your code for counter of W bit width here
*/

endmodule
