Just before clock pulse 4 occurs, we have the following conditions: FF1 and FF2 are set, and the
AND gate is outputting a HIGH to the J and K inputs of FF3. With these conditions all of the FFs will
toggle with the next clock pulse.
