Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 23:33:47 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DisplayDriver_timing_summary_routed.rpt -pb DisplayDriver_timing_summary_routed.pb -rpx DisplayDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : DisplayDriver
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.214        0.000                      0                  114        0.121        0.000                      0                  114        1.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                             2.000        0.000                       0                     1  
  DCM_TMDS_CLKFX        1.865        0.000                      0                   39        0.216        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       35.796        0.000                      0                   75        0.141        0.000                      0                   75       19.500        0.000                       0                    51  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.214        0.000                      0                   30        0.121        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.580ns (35.373%)  route 1.060ns (64.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.161 f  TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.543    TMDS_mod10[2]
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.667 r  TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.356     1.022    TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism              0.651     3.383    
                         clock uncertainty           -0.066     3.317    
    SLICE_X40Y99         FDRE (Setup_fdre_C_R)       -0.429     2.888    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.888    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.580ns (35.373%)  route 1.060ns (64.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.161 f  TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.543    TMDS_mod10[2]
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.667 r  TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.356     1.022    TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.651     3.383    
                         clock uncertainty           -0.066     3.317    
    SLICE_X40Y99         FDRE (Setup_fdre_C_R)       -0.429     2.888    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.888    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.580ns (35.373%)  route 1.060ns (64.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.161 f  TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.543    TMDS_mod10[2]
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.667 r  TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.356     1.022    TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.651     3.383    
                         clock uncertainty           -0.066     3.317    
    SLICE_X40Y99         FDRE (Setup_fdre_C_R)       -0.429     2.888    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.888    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.580ns (35.373%)  route 1.060ns (64.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.161 f  TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.704     0.543    TMDS_mod10[2]
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.124     0.667 r  TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.356     1.022    TMDS_mod10[3]_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.651     3.383    
                         clock uncertainty           -0.066     3.317    
    SLICE_X40Y99         FDRE (Setup_fdre_C_R)       -0.429     2.888    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.888    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.862%)  route 1.362ns (70.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.362     1.201    encode_R/TMDS_shift_load
    SLICE_X43Y95         LUT3 (Prop_lut3_I1_O)        0.124     1.325 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.325    encode_R_n_7
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.626     3.357    
                         clock uncertainty           -0.066     3.291    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.031     3.322    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          3.322    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.610ns (30.929%)  route 1.362ns (69.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.362     1.201    encode_R/TMDS_shift_load
    SLICE_X43Y95         LUT3 (Prop_lut3_I1_O)        0.154     1.355 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.355    encode_R_n_6
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.626     3.357    
                         clock uncertainty           -0.066     3.291    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.075     3.366    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          3.366    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.580ns (32.817%)  route 1.187ns (67.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.187     1.026    encode_B/TMDS_shift_load
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.124     1.150 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.150    encode_B_n_3
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.626     3.357    
                         clock uncertainty           -0.066     3.291    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.029     3.320    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.580ns (32.809%)  route 1.188ns (67.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.188     1.027    encode_R/TMDS_shift_load
    SLICE_X43Y95         LUT3 (Prop_lut3_I1_O)        0.124     1.151 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.151    encode_R_n_5
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.626     3.357    
                         clock uncertainty           -0.066     3.291    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.032     3.323    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          3.323    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.606ns (33.791%)  route 1.187ns (66.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.187     1.026    encode_B/TMDS_shift_load
    SLICE_X40Y94         LUT3 (Prop_lut3_I1_O)        0.150     1.176 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.176    encode_B_n_2
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.626     3.357    
                         clock uncertainty           -0.066     3.291    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.075     3.366    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          3.366    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.605ns (33.746%)  route 1.188ns (66.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.188     1.027    encode_R/TMDS_shift_load
    SLICE_X43Y95         LUT3 (Prop_lut3_I1_O)        0.149     1.176 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.176    encode_R_n_3
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism              0.626     3.357    
                         clock uncertainty           -0.066     3.291    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.075     3.366    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          3.366    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  2.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.679%)  route 0.167ns (47.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.167    -0.163    encode_R/TMDS_shift_load
    SLICE_X42Y97         LUT2 (Prop_lut2_I0_O)        0.045    -0.118 r  encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    encode_R_n_1
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[9]/C
                         clock pessimism              0.248    -0.455    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121    -0.334    TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.259    encode_R/TMDS_shift_red_reg[8][5]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.098    -0.161 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    encode_R_n_5
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.092    -0.380    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.242    encode_G/TMDS_shift_green_reg[7][6]
    SLICE_X40Y98         LUT3 (Prop_lut3_I2_O)        0.102    -0.140 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    encode_G_n_3
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.107    -0.364    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.159    -0.172    encode_R/TMDS_shift_red_reg[8][4]
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.042    -0.130 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    encode_R_n_6
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.107    -0.365    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.107    -0.237    encode_G/TMDS_shift_green_reg[7][5]
    SLICE_X40Y98         LUT3 (Prop_lut3_I2_O)        0.098    -0.139 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    encode_G_n_4
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.092    -0.379    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.602%)  route 0.173ns (48.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.173    -0.158    TMDS_mod10[0]
    SLICE_X40Y99         LUT4 (Prop_lut4_I1_O)        0.043    -0.115 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.115    TMDS_mod10[3]_i_2_n_0
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.107    -0.364    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.872%)  route 0.173ns (48.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.173    -0.158    TMDS_mod10[0]
    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.113 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    TMDS_mod10[2]_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y99         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092    -0.379    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.919%)  route 0.190ns (50.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.190    -0.141    encode_R/TMDS_shift_load
    SLICE_X41Y98         LUT3 (Prop_lut3_I1_O)        0.048    -0.093 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    encode_R_n_2
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.107    -0.364    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.323 r  TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.150    -0.173    encode_G/TMDS_shift_green_reg[7][0]
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.098    -0.075 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    encode_G_n_9
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120    -0.351    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.847%)  route 0.145ns (39.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.199    encode_B/TMDS_shift_blue_reg[8][8]
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.098    -0.101 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    encode_B_n_1
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.092    -0.380    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17   BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y99     TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y99     TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y99     TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y99     TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y94     TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y94     TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y94     TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y94     TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y94     TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y94     TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y94     TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y94     TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       35.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.796ns  (required time - arrival time)
  Source:                 CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.107ns (28.981%)  route 2.713ns (71.019%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.730 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X36Y95         FDRE                                         r  CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.201 f  CounterY_reg[4]/Q
                         net (fo=9, routed)           1.481     1.279    CounterY_reg_n_0_[4]
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.327     1.606 r  CounterY[9]_i_2/O
                         net (fo=4, routed)           0.668     2.274    CounterY[9]_i_2_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I3_O)        0.361     2.635 r  CounterY[8]_i_1/O
                         net (fo=1, routed)           0.565     3.200    CounterY[8]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  CounterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.562    38.730    pixclk
    SLICE_X37Y96         FDRE                                         r  CounterY_reg[8]/C
                         clock pessimism              0.625    39.355    
                         clock uncertainty           -0.094    39.261    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)       -0.265    38.996    CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.996    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                 35.796    

Slack (MET) :             36.519ns  (required time - arrival time)
  Source:                 CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.078ns (31.789%)  route 2.313ns (68.211%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.730 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X36Y95         FDRE                                         r  CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.201 f  CounterY_reg[4]/Q
                         net (fo=9, routed)           1.481     1.279    CounterY_reg_n_0_[4]
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.327     1.606 r  CounterY[9]_i_2/O
                         net (fo=4, routed)           0.833     2.439    CounterY[9]_i_2_n_0
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.332     2.771 r  CounterY[6]_i_1/O
                         net (fo=1, routed)           0.000     2.771    CounterY[6]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  CounterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.562    38.730    pixclk
    SLICE_X37Y96         FDRE                                         r  CounterY_reg[6]/C
                         clock pessimism              0.625    39.355    
                         clock uncertainty           -0.094    39.261    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.029    39.290    CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                         39.290    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 36.519    

Slack (MET) :             36.519ns  (required time - arrival time)
  Source:                 CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.078ns (31.770%)  route 2.315ns (68.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.730 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X36Y95         FDRE                                         r  CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.201 f  CounterY_reg[4]/Q
                         net (fo=9, routed)           1.481     1.279    CounterY_reg_n_0_[4]
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.327     1.606 r  CounterY[9]_i_2/O
                         net (fo=4, routed)           0.835     2.441    CounterY[9]_i_2_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I1_O)        0.332     2.773 r  CounterY[9]_i_1/O
                         net (fo=1, routed)           0.000     2.773    CounterY[9]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.562    38.730    pixclk
    SLICE_X37Y96         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.625    39.355    
                         clock uncertainty           -0.094    39.261    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.031    39.292    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         39.292    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                 36.519    

Slack (MET) :             36.537ns  (required time - arrival time)
  Source:                 CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.106ns (32.347%)  route 2.313ns (67.653%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.730 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X36Y95         FDRE                                         r  CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.201 f  CounterY_reg[4]/Q
                         net (fo=9, routed)           1.481     1.279    CounterY_reg_n_0_[4]
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.327     1.606 r  CounterY[9]_i_2/O
                         net (fo=4, routed)           0.833     2.439    CounterY[9]_i_2_n_0
    SLICE_X37Y96         LUT4 (Prop_lut4_I1_O)        0.360     2.799 r  CounterY[7]_i_1/O
                         net (fo=1, routed)           0.000     2.799    CounterY[7]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  CounterY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.562    38.730    pixclk
    SLICE_X37Y96         FDRE                                         r  CounterY_reg[7]/C
                         clock pessimism              0.625    39.355    
                         clock uncertainty           -0.094    39.261    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.075    39.336    CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 36.537    

Slack (MET) :             36.624ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.766ns (23.569%)  route 2.484ns (76.431%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X38Y96         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.102 f  CounterX_reg[3]/Q
                         net (fo=10, routed)          1.450     1.348    CounterX[3]
    SLICE_X38Y96         LUT4 (Prop_lut4_I2_O)        0.124     1.472 r  CounterX[9]_i_5/O
                         net (fo=4, routed)           1.034     2.506    CounterX[9]_i_5_n_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     2.630 r  CounterX[6]_i_1/O
                         net (fo=1, routed)           0.000     2.630    CounterX[6]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  CounterX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.563    38.731    pixclk
    SLICE_X40Y96         FDRE                                         r  CounterX_reg[6]/C
                         clock pessimism              0.588    39.319    
                         clock uncertainty           -0.094    39.225    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.029    39.254    CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -2.630    
  -------------------------------------------------------------------
                         slack                                 36.624    

Slack (MET) :             36.633ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.766ns (23.622%)  route 2.477ns (76.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X38Y96         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.102 f  CounterX_reg[3]/Q
                         net (fo=10, routed)          1.450     1.348    CounterX[3]
    SLICE_X38Y96         LUT4 (Prop_lut4_I2_O)        0.124     1.472 r  CounterX[9]_i_5/O
                         net (fo=4, routed)           1.027     2.499    CounterX[9]_i_5_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.623 r  CounterX[8]_i_1/O
                         net (fo=1, routed)           0.000     2.623    CounterX[8]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  CounterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.563    38.731    pixclk
    SLICE_X40Y96         FDRE                                         r  CounterX_reg[8]/C
                         clock pessimism              0.588    39.319    
                         clock uncertainty           -0.094    39.225    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.031    39.256    CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         39.256    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                 36.633    

Slack (MET) :             36.642ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.794ns (24.222%)  route 2.484ns (75.778%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X38Y96         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.102 f  CounterX_reg[3]/Q
                         net (fo=10, routed)          1.450     1.348    CounterX[3]
    SLICE_X38Y96         LUT4 (Prop_lut4_I2_O)        0.124     1.472 r  CounterX[9]_i_5/O
                         net (fo=4, routed)           1.034     2.506    CounterX[9]_i_5_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.152     2.658 r  CounterX[7]_i_1/O
                         net (fo=1, routed)           0.000     2.658    CounterX[7]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  CounterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.563    38.731    pixclk
    SLICE_X40Y96         FDRE                                         r  CounterX_reg[7]/C
                         clock pessimism              0.588    39.319    
                         clock uncertainty           -0.094    39.225    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.075    39.300    CounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         39.300    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                 36.642    

Slack (MET) :             36.769ns  (required time - arrival time)
  Source:                 CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.704ns (22.240%)  route 2.461ns (77.760%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 38.730 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.164 f  CounterY_reg[3]/Q
                         net (fo=9, routed)           1.036     0.872    CounterY_reg_n_0_[3]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.124     0.996 f  CounterY[9]_i_3/O
                         net (fo=2, routed)           1.425     2.421    CounterY[9]_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I1_O)        0.124     2.545 r  CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000     2.545    CounterY[3]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.562    38.730    pixclk
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[3]/C
                         clock pessimism              0.650    39.380    
                         clock uncertainty           -0.094    39.286    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)        0.029    39.315    CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         39.315    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                 36.769    

Slack (MET) :             36.938ns  (required time - arrival time)
  Source:                 DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.642ns (26.940%)  route 1.741ns (73.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X38Y95         FDRE                                         r  DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.102 f  DrawArea_reg/Q
                         net (fo=19, routed)          1.202     1.100    encode_G/DrawArea
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.224 r  encode_G/balance_acc[2]_i_1/O
                         net (fo=7, routed)           0.539     1.763    encode_G/SR[0]
    SLICE_X42Y96         FDRE                                         r  encode_G/balance_acc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.563    38.731    encode_G/CLK
    SLICE_X42Y96         FDRE                                         r  encode_G/balance_acc_reg[0]/C
                         clock pessimism              0.588    39.319    
                         clock uncertainty           -0.094    39.225    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524    38.701    encode_G/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                 36.938    

Slack (MET) :             36.938ns  (required time - arrival time)
  Source:                 DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.642ns (26.940%)  route 1.741ns (73.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.738    -0.620    pixclk
    SLICE_X38Y95         FDRE                                         r  DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.102 f  DrawArea_reg/Q
                         net (fo=19, routed)          1.202     1.100    encode_G/DrawArea
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.224 r  encode_G/balance_acc[2]_i_1/O
                         net (fo=7, routed)           0.539     1.763    encode_G/SR[0]
    SLICE_X42Y96         FDRE                                         r  encode_G/balance_acc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.563    38.731    encode_G/CLK
    SLICE_X42Y96         FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.588    39.319    
                         clock uncertainty           -0.094    39.225    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524    38.701    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                 36.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.570%)  route 0.089ns (32.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 f  encode_R/balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.089    -0.242    encode_R/balance_acc[2]
    SLICE_X42Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.197 r  encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    encode_R/balance_acc[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.858    -0.705    encode_R/CLK
    SLICE_X42Y96         FDRE                                         r  encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.338    encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  encode_R/balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.079    -0.252    encode_R/balance_acc[1]
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.858    -0.705    encode_R/CLK
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.070    -0.402    encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.586    -0.474    pixclk
    SLICE_X39Y96         FDRE                                         r  CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  CounterX_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.212    CounterX[1]
    SLICE_X38Y96         LUT4 (Prop_lut4_I1_O)        0.048    -0.164 r  CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    CounterX[3]_i_1_n_0
    SLICE_X38Y96         FDRE                                         r  CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.856    -0.707    pixclk
    SLICE_X38Y96         FDRE                                         r  CounterX_reg[3]/C
                         clock pessimism              0.245    -0.461    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.133    -0.328    CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  encode_R/balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.091    -0.240    encode_R/balance_acc[2]
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.858    -0.705    encode_R/CLK
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.066    -0.406    encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.213ns (66.472%)  route 0.107ns (33.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.586    -0.474    pixclk
    SLICE_X38Y96         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  CounterX_reg[3]/Q
                         net (fo=10, routed)          0.107    -0.203    CounterX[3]
    SLICE_X39Y96         LUT5 (Prop_lut5_I2_O)        0.049    -0.154 r  CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    CounterX[4]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.856    -0.707    pixclk
    SLICE_X39Y96         FDRE                                         r  CounterX_reg[4]/C
                         clock pessimism              0.245    -0.461    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.104    -0.357    CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.009%)  route 0.140ns (42.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.586    -0.474    pixclk
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  CounterY_reg[0]/Q
                         net (fo=9, routed)           0.140    -0.193    CounterY_reg_n_0_[0]
    SLICE_X36Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.148 r  CounterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    CounterY[1]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  CounterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.856    -0.707    pixclk
    SLICE_X36Y95         FDRE                                         r  CounterY_reg[1]/C
                         clock pessimism              0.245    -0.461    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.092    -0.369    CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.047%)  route 0.181ns (48.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 f  encode_R/balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.181    -0.150    encode_R/balance_acc[1]
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.048    -0.102 r  encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.102    encode_R/TMDS0[2]
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.858    -0.705    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[2]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.131    -0.325    encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.501%)  route 0.185ns (49.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  encode_R/balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.146    encode_R/balance_acc[1]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.048    -0.098 r  encode_R/TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    encode_R/TMDS0[9]
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.858    -0.705    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[9]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.131    -0.325    encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.647%)  route 0.181ns (49.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X43Y96         FDRE                                         r  encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  encode_R/balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.181    -0.150    encode_R/balance_acc[1]
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.045    -0.105 r  encode_R/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    encode_R/TMDS0[0]
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.858    -0.705    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[0]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.120    -0.336    encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.213ns (56.030%)  route 0.167ns (43.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X42Y96         FDRE                                         r  encode_R/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.308 f  encode_R/balance_acc_reg[0]/Q
                         net (fo=7, routed)           0.167    -0.141    encode_R/balance_acc[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I2_O)        0.049    -0.092 r  encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.092    encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.858    -0.705    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[5]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.131    -0.325    encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y96     CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y96     CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y96     CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y96     CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y96     CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y96     CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y96     CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y96     CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y96     CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y96     CounterX_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y96     CounterX_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y96     CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y96     CounterX_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.774ns (34.318%)  route 1.481ns (65.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.740    -0.618    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478    -0.140 r  encode_R/TMDS_reg[5]/Q
                         net (fo=2, routed)           1.481     1.341    encode_R/TMDS[5]
    SLICE_X43Y95         LUT3 (Prop_lut3_I0_O)        0.296     1.637 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.637    encode_R_n_5
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.032     2.851    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.851    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.799ns (35.038%)  route 1.481ns (64.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.740    -0.618    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478    -0.140 r  encode_R/TMDS_reg[5]/Q
                         net (fo=2, routed)           1.481     1.341    encode_R/TMDS[5]
    SLICE_X43Y95         LUT3 (Prop_lut3_I0_O)        0.321     1.662 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.662    encode_R_n_3
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.075     2.894    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.718ns (33.625%)  route 1.417ns (66.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.741    -0.617    encode_R/CLK
    SLICE_X41Y97         FDRE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.198 r  encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           1.417     1.219    encode_R/TMDS[8]
    SLICE_X41Y98         LUT3 (Prop_lut3_I0_O)        0.299     1.518 r  encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.518    encode_R_n_0
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.029     2.849    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.849    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.642ns (30.186%)  route 1.485ns (69.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.740    -0.618    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.485     1.385    encode_R/TMDS[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.509 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.509    encode_R_n_10
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.029     2.848    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.848    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.779ns (35.774%)  route 1.399ns (64.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.740    -0.618    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478    -0.140 r  encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.399     1.258    encode_R/TMDS[9]
    SLICE_X42Y97         LUT2 (Prop_lut2_I1_O)        0.301     1.559 r  encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.559    encode_R_n_1
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[9]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.079     2.899    TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.899    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.744ns (34.423%)  route 1.417ns (65.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.741    -0.617    encode_R/CLK
    SLICE_X41Y97         FDRE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.419    -0.198 r  encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           1.417     1.219    encode_R/TMDS[8]
    SLICE_X41Y98         LUT3 (Prop_lut3_I0_O)        0.325     1.544 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.544    encode_R_n_2
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X41Y98         FDRE (Setup_fdre_C_D)        0.075     2.895    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.668ns (31.029%)  route 1.485ns (68.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.740    -0.618    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.485     1.385    encode_R/TMDS[0]
    SLICE_X43Y95         LUT3 (Prop_lut3_I0_O)        0.150     1.535 r  encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.535    encode_R_n_9
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[1]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X43Y95         FDRE (Setup_fdre_C_D)        0.075     2.894    TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.608ns (28.462%)  route 1.528ns (71.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.740    -0.618    encode_B/CLK
    SLICE_X40Y95         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.528     1.366    encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.152     1.518 r  encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.518    encode_B_n_7
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.075     2.894    TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.580ns (27.729%)  route 1.512ns (72.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.740    -0.618    encode_B/CLK
    SLICE_X40Y95         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.512     1.349    encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.124     1.473 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.473    encode_B_n_1
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.032     2.851    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.851    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.610ns (28.819%)  route 1.507ns (71.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=50, routed)          1.740    -0.618    encode_B/CLK
    SLICE_X40Y95         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.507     1.344    encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.154     1.498 r  encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.498    encode_B_n_5
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.075     2.894    TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -1.498    
  -------------------------------------------------------------------
                         slack                                  1.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.187ns (23.811%)  route 0.598ns (76.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.589    -0.471    encode_G/CLK
    SLICE_X40Y97         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.598     0.268    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.046     0.314 r  encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    encode_G_n_8
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[1]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131     0.193    TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.226ns (29.543%)  route 0.539ns (70.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_B/CLK
    SLICE_X41Y95         FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.539     0.195    encode_B/TMDS_reg_n_0_[9]
    SLICE_X41Y94         LUT2 (Prop_lut2_I1_O)        0.098     0.293 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.293    encode_B_n_0
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.214     0.061    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.107     0.168    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.227ns (29.562%)  route 0.541ns (70.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.589    -0.471    encode_G/CLK
    SLICE_X40Y97         FDRE                                         r  encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           0.541     0.198    encode_G/TMDS_reg_n_0_[4]
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.099     0.297 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.297    encode_G_n_3
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.107     0.169    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.247ns (31.443%)  route 0.539ns (68.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.324 r  encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.539     0.214    encode_R/TMDS[9]
    SLICE_X42Y97         LUT2 (Prop_lut2_I1_O)        0.099     0.313 r  encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.313    encode_R_n_1
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[9]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     0.183    TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.714%)  route 0.598ns (76.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.589    -0.471    encode_G/CLK
    SLICE_X40Y97         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.598     0.268    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.045     0.313 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.313    encode_G_n_9
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     0.182    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.564%)  route 0.571ns (75.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_B/CLK
    SLICE_X41Y95         FDRE                                         r  encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.571     0.240    encode_B/TMDS_reg_n_0_[3]
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.045     0.285 r  encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.285    encode_B_n_6
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.214     0.061    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.092     0.153    TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.227ns (29.562%)  route 0.541ns (70.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.589    -0.471    encode_G/CLK
    SLICE_X40Y97         FDRE                                         r  encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           0.541     0.198    encode_G/TMDS_reg_n_0_[4]
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.099     0.297 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.297    encode_G_n_5
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.092     0.154    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.227ns (29.518%)  route 0.542ns (70.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_B/CLK
    SLICE_X40Y95         FDRE                                         r  encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.542     0.198    encode_B/TMDS_reg_n_0_[6]
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.099     0.297 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.297    encode_B_n_3
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.214     0.061    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.091     0.152    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.060%)  route 0.563ns (72.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.563     0.255    encode_R/TMDS[3]
    SLICE_X43Y95         LUT3 (Prop_lut3_I0_O)        0.045     0.300 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.300    encode_R_n_7
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.214     0.061    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.092     0.153    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.246ns (31.099%)  route 0.545ns (68.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.588    -0.472    encode_R/CLK
    SLICE_X42Y95         FDRE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.324 r  encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.545     0.221    encode_R/TMDS[2]
    SLICE_X43Y95         LUT3 (Prop_lut3_I0_O)        0.098     0.319 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.319    encode_R_n_4
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.214     0.061    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.107     0.168    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.150    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.121ns  (logic 2.317ns (56.226%)  route 1.804ns (43.774%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.804     1.642    TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     3.503 r  genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.503    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.120ns  (logic 2.316ns (56.215%)  route 1.804ns (43.785%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.804     1.642    TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     3.502 r  genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.502    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.050ns  (logic 2.377ns (58.691%)  route 1.673ns (41.309%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.099 r  TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.673     1.574    TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     3.433 r  genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.433    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.049ns  (logic 2.376ns (58.681%)  route 1.673ns (41.319%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.099 r  TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.673     1.574    TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     3.432 r  genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.432    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.993ns  (logic 2.320ns (58.101%)  route 1.673ns (41.899%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.673     1.511    TMDS_shift_red_reg_n_0_[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     3.375 r  genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.375    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 2.319ns (58.090%)  route 1.673ns (41.910%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.673     1.511    TMDS_shift_red_reg_n_0_[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     3.374 r  genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.374    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.281ns  (logic 0.953ns (74.389%)  route 0.328ns (25.611%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.328    -0.003    TMDS_shift_red_reg_n_0_[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     0.809 r  genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     0.809    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.954ns (74.409%)  route 0.328ns (25.591%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y95         FDRE                                         r  TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.328    -0.003    TMDS_shift_red_reg_n_0_[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     0.810 r  genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     0.810    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.971ns (74.746%)  route 0.328ns (25.254%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.328     0.021    TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     0.828 r  genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     0.828    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.300ns  (logic 0.972ns (74.765%)  route 0.328ns (25.235%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.328     0.021    TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     0.829 r  genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     0.829    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.337ns  (logic 0.950ns (71.058%)  route 0.387ns (28.942%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.387     0.056    TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     0.864 r  genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     0.864    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.338ns  (logic 0.951ns (71.080%)  route 0.387ns (28.920%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.387     0.056    TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     0.865 r  genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     0.865    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 1.942ns (28.878%)  route 4.783ns (71.122%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.777    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.781 f  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    17.541    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.642 f  BUFG_pixclk/O
                         net (fo=50, routed)          3.023    20.665    pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    22.506 r  genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    22.506    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.724ns  (logic 1.941ns (28.868%)  route 4.783ns (71.132%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.777    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.781 f  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    17.541    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.642 f  BUFG_pixclk/O
                         net (fo=50, routed)          3.023    20.665    pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    22.505 f  genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    22.505    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 0.815ns (40.222%)  route 1.211ns (59.778%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.729    -0.331    pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     0.459 r  genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     0.459    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 0.816ns (40.251%)  route 1.211ns (59.749%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=50, routed)          0.729    -0.331    pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     0.460 r  genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.460    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     6.777    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    clkfb_in
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.642 f  BUFG_CLKFB/O
                         net (fo=1, routed)           1.663     3.305    clkfb_out
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.583    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clkfb_in
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  BUFG_CLKFB/O
                         net (fo=1, routed)           1.474    -1.358    clkfb_out
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





