A. Azevedo , I. Issenin , R. Cornea , R. Gupta , N. Dutt , A. Veidenbaum , A. Nicolau, Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints, Proceedings of the conference on Design, automation and test in Europe, p.168, March 04-08, 2002
Luca Benini , Alessandro Bogliolo , Giovanni De Micheli, A survey of design techniques for system-level dynamic power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.299-316, June 2000[doi>10.1109/92.845896]
E. Brockmeyer , M. Miranda , H. Corporaal , F. Catthoor, Layer Assignment echniques for Low Energy in Multi-Layered Memory Organisations, Proceedings of the conference on Design, Automation and Test in Europe, p.11070, March 03-07, 2003
Thomas D. Burd , Robert W. Brodersen, Design issues for dynamic voltage scaling, Proceedings of the 2000 international symposium on Low power electronics and design, p.9-14, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344181]
Siddhartha Chatterjee , Erin Parker , Philip J. Hanlon , Alvin R. Lebeck, Exact analysis of the cache behavior of nested loops, ACM SIGPLAN Notices, v.36 n.5, p.286-297, May 2001[doi>10.1145/381694.378859]
Kihwan Choi , R. Soma , M. Pedram, Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.18-28, November 2006[doi>10.1109/TCAD.2004.839485(410) 24]
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: an analytical representation of cache misses, Proceedings of the 11th international conference on Supercomputing, p.317-324, July 07-11, 1997, Vienna, Austria[doi>10.1145/263580.263657]
Michael K. Gowan , Larry L. Biro , Daniel B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, Proceedings of the 35th annual Design Automation Conference, p.726-731, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277226]
Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies, Proceedings of the conference on Design, automation and test in Europe, p.10202, February 16-20, 2004
M. Kandemir , A. Choudhary, Compiler-directed scratch pad memory hierarchy design and management, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514077]
Lee, J. and Shrivastava, A.2008. Static analysis of processor stall cycle aggregation. http://www.public.asu.edu/~ashriva6/papers/pica.html.
Lee, J.-E., Kwon, W., Kim, T., Chung, E.-Y., Choi, K.-M., Kong, J.-T., Eo, S.-K., and Gwilt, D.2005. System level architecture evaluation and optimization: An industrial case study with AMBA3 AXI.J. Semiconductor Technol. Sci. 5, 4, 229--237.
McCalpin, J. D.1995. Memory bandwidth and machine balance in current high performance computers.IEEE Comput. Soc. Tech. Comm. Comput. Architect. Newsl., 19--25.
Todd C. Mowry , Monica S. Lam , Anoop Gupta, Design and evaluation of a compiler algorithm for prefetching, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.62-73, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143488]
Rabaey, J. and Pedram, M., Eds. 1996.Low Power Design Methodologies. Kluwer Academic Publishers, Norwell, MA.
Aviral Shrivastava , Eugene Earlie , Nikil Dutt , Alex Nicolau, Aggregating processor free time for energy reduction, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084876]
Aviral Shrivastava , Jongeun Lee , Reiley Jeyapaul, Cache vulnerability equations for protecting data in embedded processor caches from soft errors, ACM SIGPLAN Notices, v.45 n.4, April 2010[doi>10.1145/1755951.1755910]
Unsal, O. S., Koren, I., Krishna, C. M., and Moritz, C. A.2002. Cool-fetch: Compiler-enabled power-aware fetch throttling.IEEE Comput. Architect. Lett. 1.
Steven P. Vanderwiel , David J. Lilja, Data prefetch mechanisms, ACM Computing Surveys (CSUR), v.32 n.2, p.174-199, June 2000[doi>10.1145/358923.358939]
Sven Verdoolaege , Rachid Seghir , Kristof Beyls , Vincent Loechner , Maurice Bruynooghe, Counting Integer Points in Parametric Polytopes Using Barvinok's Rational Functions, Algorithmica, v.48 n.1, p.37-66, March 2007[doi>10.1007/s00453-006-1231-0]
Zivojnovic, V., Martinez, J., Schläger, C., and Meyr, H.1994. DSPstone: A DSP-oriented benchmarking methodology. InProceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT’94).
