Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Jan 19 19:50:18 2019
| Host         : clevo-n855hk running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLOCK_GEN_Inst/Seg_Counter_reg[17]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: CLOCK_GEN_Inst/User_Counter_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_Array[1].DEBOUNCER_Inst/Q1_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_Array[1].DEBOUNCER_Inst/Q2_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_Array[1].DEBOUNCER_Inst/Q3_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_Secure_Mode_Enable_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.603        0.000                      0                   26        0.094        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.603        0.000                      0                   26        0.094        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.806ns (78.962%)  route 0.481ns (21.038%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.280    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.614 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.614    CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1_n_6
    SLICE_X5Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.010    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.062    15.217    CLOCK_GEN_Inst/Seg_Counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.695ns (77.889%)  route 0.481ns (22.111%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.280    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.503 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.503    CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.010    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.062    15.217    CLOCK_GEN_Inst/Seg_Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.499    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_6
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.478 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.478    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_4
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.404 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.404    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_5
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.388 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.388    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_7
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.385 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.385    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_6
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[9]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  7.944    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.364 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.364    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_4
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             8.039ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.290 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.290    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_5
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  8.039    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.724     5.327    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  CLOCK_GEN_Inst/Seg_Counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.263    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[1]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.274 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.274    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_7
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.062    15.329    CLOCK_GEN_Inst/Seg_Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  8.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.773    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[15]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.034    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    CLOCK_GEN_Inst/Seg_Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.569     1.488    RAND_GEN_Inst/CLK
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  RAND_GEN_Inst/LFSR_Reg_reg[0]/Q
                         net (fo=2, routed)           0.056     1.685    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[0]
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    RAND_GEN_Inst/CLK
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[1]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)         0.075     1.563    RAND_GEN_Inst/LFSR_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.773    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[15]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1_n_6
    SLICE_X5Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.034    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    CLOCK_GEN_Inst/Seg_Counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.896%)  route 0.069ns (35.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.569     1.488    RAND_GEN_Inst/CLK
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  RAND_GEN_Inst/LFSR_Reg_reg[1]/Q
                         net (fo=2, routed)           0.069     1.686    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[1]
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    RAND_GEN_Inst/CLK
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[2]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)        -0.007     1.481    RAND_GEN_Inst/LFSR_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.569     1.488    RAND_GEN_Inst/CLK
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  RAND_GEN_Inst/LFSR_Reg_reg[6]/Q
                         net (fo=2, routed)           0.101     1.717    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[6]
    SLICE_X9Y105         LUT3 (Prop_lut3_I0_O)        0.098     1.815 r  RAND_GEN_Inst/p_0_out/O
                         net (fo=1, routed)           0.000     1.815    RAND_GEN_Inst/p_0_out_n_0
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    RAND_GEN_Inst/CLK
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[0]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)         0.091     1.579    RAND_GEN_Inst/LFSR_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.458%)  route 0.131ns (50.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.569     1.488    RAND_GEN_Inst/CLK
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  RAND_GEN_Inst/LFSR_Reg_reg[5]/Q
                         net (fo=2, routed)           0.131     1.747    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[5]
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    RAND_GEN_Inst/CLK
    SLICE_X9Y105         FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[6]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)         0.023     1.511    RAND_GEN_Inst/LFSR_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[11]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_4
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y98          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.105     1.628    CLOCK_GEN_Inst/Seg_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.773    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[15]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_4
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.105     1.628    CLOCK_GEN_Inst/Seg_Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLOCK_GEN_Inst/Seg_Counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[3]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_4
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.874     2.039    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y96          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.105     1.627    CLOCK_GEN_Inst/Seg_Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[7]
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_4
    SLICE_X5Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X5Y97          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    CLOCK_GEN_Inst/Seg_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y98     CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     CLOCK_GEN_Inst/Seg_Counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     CLOCK_GEN_Inst/Seg_Counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y105    RAND_GEN_Inst/LFSR_Reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y105    RAND_GEN_Inst/LFSR_Reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y105    RAND_GEN_Inst/LFSR_Reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y105    RAND_GEN_Inst/LFSR_Reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y98     CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y98     CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    CLOCK_GEN_Inst/Seg_Counter_reg[17]/C



