{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761256933191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761256933191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 17:02:13 2025 " "Processing started: Thu Oct 23 17:02:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761256933191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761256933191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_monedas -c contador_monedas " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_monedas -c contador_monedas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761256933191 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761256933524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_monedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_monedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_monedas-Behavioral " "Found design unit 1: contador_monedas-Behavioral" {  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256933917 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_monedas " "Found entity 1: contador_monedas" {  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256933917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256933917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador_monedas " "Elaborating entity \"contador_monedas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761256933945 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "contador_monedas.vhd" "Div0" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934233 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "contador_monedas.vhd" "Div1" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934233 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "contador_monedas.vhd" "Mod2" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934233 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "contador_monedas.vhd" "Mod1" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934233 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "contador_monedas.vhd" "Mod0" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934233 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "contador_monedas.vhd" "Div2" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934233 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "contador_monedas.vhd" "Mod3" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934233 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "contador_monedas.vhd" "Mult1" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 89 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934233 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "contador_monedas.vhd" "Mult0" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934233 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1761256934233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256934576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256934577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256934577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256934577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256934577 ""}  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761256934577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256934670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256934670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256934694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256934694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256934738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256934738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256935059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256935059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256935130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256935130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256935151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256935151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256935151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256935151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256935151 ""}  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761256935151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256935578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256935578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256935578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256935578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256935578 ""}  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761256935578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/lpm_divide_9bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256935643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256935643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256935668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256935668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256935758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256935758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256936385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936385 ""}  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761256936385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936460 ""}  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761256936460 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_efh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_efh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_efh " "Found entity 1: add_sub_efh" {  } { { "db/add_sub_efh.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/add_sub_efh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256936648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256936648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ifh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ifh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ifh " "Found entity 1: add_sub_ifh" {  } { { "db/add_sub_ifh.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/add_sub_ifh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256936731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256936731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936780 ""}  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1761256936780 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dfh " "Found entity 1: add_sub_dfh" {  } { { "db/add_sub_dfh.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/add_sub_dfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256936879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256936879 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hfh " "Found entity 1: add_sub_hfh" {  } { { "db/add_sub_hfh.tdf" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/add_sub_hfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761256936969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761256936969 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761256936981 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 22 -1 0 } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1761256937990 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1761256937990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1761256942965 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_30_result_int\[0\]~0" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_15_result_int\[0\]~32" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_16_result_int\[0\]~34" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_19_result_int\[0\]~40" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_20_result_int\[0\]~42" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_21_result_int\[0\]~44" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_22_result_int\[0\]~46" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_23_result_int\[0\]~48" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_24_result_int\[0\]~50" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_25_result_int\[0\]~52" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_26_result_int\[0\]~54" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_27_result_int\[0\]~56" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_30_result_int\[0\]~0" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_15_result_int\[0\]~32" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_16_result_int\[0\]~34" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_19_result_int\[0\]~40" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_20_result_int\[0\]~42" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_21_result_int\[0\]~44" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_22_result_int\[0\]~46" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_23_result_int\[0\]~48" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_24_result_int\[0\]~50" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_25_result_int\[0\]~52" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_26_result_int\[0\]~54" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_27_result_int\[0\]~56" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_p5f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p5f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_30_result_int\[0\]~0\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_30_result_int\[0\]~0" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_16_result_int\[0\]~34" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_19_result_int\[0\]~40" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_20_result_int\[0\]~42" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_21_result_int\[0\]~44" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_22_result_int\[0\]~46" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_23_result_int\[0\]~48" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_24_result_int\[0\]~50" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_25_result_int\[0\]~52" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_26_result_int\[0\]~54" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_27_result_int\[0\]~56" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_28_result_int\[0\]~58" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_9bm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_p8f.tdf" "add_sub_29_result_int\[0\]~60" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/db/alt_u_div_p8f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256943983 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1761256943983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761256944393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761256944393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5933 " "Implemented 5933 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761256944844 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761256944844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5918 " "Implemented 5918 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761256944844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761256944844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761256944872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 17:02:24 2025 " "Processing ended: Thu Oct 23 17:02:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761256944872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761256944872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761256944872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761256944872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761256946435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761256946437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 17:02:26 2025 " "Processing started: Thu Oct 23 17:02:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761256946437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761256946437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off contador_monedas -c contador_monedas " "Command: quartus_fit --read_settings_files=off --write_settings_files=off contador_monedas -c contador_monedas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761256946437 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761256946539 ""}
{ "Info" "0" "" "Project  = contador_monedas" {  } {  } 0 0 "Project  = contador_monedas" 0 0 "Fitter" 0 0 1761256946539 ""}
{ "Info" "0" "" "Revision = contador_monedas" {  } {  } 0 0 "Revision = contador_monedas" 0 0 "Fitter" 0 0 1761256946539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1761256946659 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "contador_monedas EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"contador_monedas\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761256946689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761256946726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761256946727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761256946727 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761256947014 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761256947024 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761256947238 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761256947238 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1761256947238 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1761256947238 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 12369 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761256947247 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 12371 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761256947247 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 12373 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761256947247 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 12375 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761256947247 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 12377 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1761256947247 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1761256947247 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761256947248 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Pin seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[0] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Pin seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[1] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Pin seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[2] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Pin seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[3] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Pin seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[4] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Pin seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[5] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[6\] " "Pin seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[6] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_sel\[0\] " "Pin dig_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_sel[0] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_sel\[1\] " "Pin dig_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_sel[1] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_sel\[2\] " "Pin dig_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_sel[2] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig_sel\[3\] " "Pin dig_sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig_sel[3] } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig_sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sensor_1000 " "Pin sensor_1000 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sensor_1000 } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor_1000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sensor_500 " "Pin sensor_500 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { sensor_500 } } } { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sensor_500 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1761256947902 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1761256947902 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador_monedas.sdc " "Synopsys Design Constraints File file not found: 'contador_monedas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1761256948478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1761256948478 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1761256948510 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1761256948510 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1761256948510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1761256948741 ""}  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 12361 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761256948741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1761256948741 ""}  } { { "contador_monedas.vhd" "" { Text "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/contador_monedas.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 0 { 0 ""} 0 12362 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761256948741 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761256949266 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761256949268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761256949268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761256949270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761256949272 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761256949273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761256949273 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761256949275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761256949800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1761256949802 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761256949802 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 2 11 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 2 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1761256949806 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1761256949806 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1761256949806 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761256949807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761256949807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761256949807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761256949807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761256949807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761256949807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761256949807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1761256949807 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1761256949807 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1761256949807 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761256950053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761256951280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761256953300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761256953320 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761256958026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761256958026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761256958713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1761256960237 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761256960237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761256961404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1761256961405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761256961405 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1761256961487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761256961525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761256962255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761256962283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761256962859 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761256963526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/output_files/contador_monedas.fit.smsg " "Generated suppressed messages file C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/output_files/contador_monedas.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761256964736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761256965540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 17:02:45 2025 " "Processing ended: Thu Oct 23 17:02:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761256965540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761256965540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761256965540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761256965540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761256966920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761256966920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 17:02:46 2025 " "Processing started: Thu Oct 23 17:02:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761256966920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761256966920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off contador_monedas -c contador_monedas " "Command: quartus_asm --read_settings_files=off --write_settings_files=off contador_monedas -c contador_monedas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761256966920 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1761256967798 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761256967823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761256968171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 17:02:48 2025 " "Processing ended: Thu Oct 23 17:02:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761256968171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761256968171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761256968171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761256968171 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761256968860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761256969826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761256969826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 17:02:49 2025 " "Processing started: Thu Oct 23 17:02:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761256969826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761256969826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador_monedas -c contador_monedas " "Command: quartus_sta contador_monedas -c contador_monedas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761256969827 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1761256969934 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761256970158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1761256970158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1761256970200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1761256970200 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador_monedas.sdc " "Synopsys Design Constraints File file not found: 'contador_monedas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1761256970525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1761256970525 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970540 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970540 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1761256970651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970652 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1761256970652 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1761256970661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1761256970681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1761256970681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.162 " "Worst-case setup slack is -2.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.162             -58.049 clk  " "   -2.162             -58.049 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761256970684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761256970688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761256970690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761256970694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.000 clk  " "   -3.000             -59.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256970696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761256970696 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1761256970773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1761256970796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1761256971641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971793 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1761256971800 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1761256971800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.876 " "Worst-case setup slack is -1.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.876             -46.041 clk  " "   -1.876             -46.041 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761256971803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761256971809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761256971812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761256971816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.000 clk  " "   -3.000             -59.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256971819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761256971819 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1761256971886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1761256972033 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1761256972033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.848 " "Worst-case setup slack is -0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848             -11.356 clk  " "   -0.848             -11.356 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761256972036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761256972042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761256972046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1761256972051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.240 clk  " "   -3.000             -62.240 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1761256972055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1761256972055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1761256972298 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1761256972299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761256972439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 17:02:52 2025 " "Processing ended: Thu Oct 23 17:02:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761256972439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761256972439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761256972439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761256972439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761256973820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761256973821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 17:02:53 2025 " "Processing started: Thu Oct 23 17:02:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761256973821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761256973821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off contador_monedas -c contador_monedas " "Command: quartus_eda --read_settings_files=off --write_settings_files=off contador_monedas -c contador_monedas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761256973821 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_monedas_6_1200mv_85c_slow.vho C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/ simulation " "Generated file contador_monedas_6_1200mv_85c_slow.vho in folder \"C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761256975059 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_monedas_6_1200mv_0c_slow.vho C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/ simulation " "Generated file contador_monedas_6_1200mv_0c_slow.vho in folder \"C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761256975717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_monedas_min_1200mv_0c_fast.vho C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/ simulation " "Generated file contador_monedas_min_1200mv_0c_fast.vho in folder \"C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761256976344 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_monedas.vho C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/ simulation " "Generated file contador_monedas.vho in folder \"C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761256976961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_monedas_6_1200mv_85c_vhd_slow.sdo C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/ simulation " "Generated file contador_monedas_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761256977337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_monedas_6_1200mv_0c_vhd_slow.sdo C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/ simulation " "Generated file contador_monedas_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761256977724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_monedas_min_1200mv_0c_vhd_fast.sdo C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/ simulation " "Generated file contador_monedas_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761256978137 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "contador_monedas_vhd.sdo C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/ simulation " "Generated file contador_monedas_vhd.sdo in folder \"C:/Users/ACER/Desktop/Ing Electronica/CIRCUITIOS VHDL/proyecto_parqueadero/codigos por separado/contador_monedas/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761256978567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761256978666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 17:02:58 2025 " "Processing ended: Thu Oct 23 17:02:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761256978666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761256978666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761256978666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761256978666 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761256979267 ""}
