// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xstreamgenerator.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XStreamgenerator_CfgInitialize(XStreamgenerator *InstancePtr, XStreamgenerator_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_bus_BaseAddress = ConfigPtr->Control_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XStreamgenerator_Start(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AP_CTRL) & 0x80;
    XStreamgenerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XStreamgenerator_IsDone(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XStreamgenerator_IsIdle(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XStreamgenerator_IsReady(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XStreamgenerator_EnableAutoRestart(XStreamgenerator *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStreamgenerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AP_CTRL, 0x80);
}

void XStreamgenerator_DisableAutoRestart(XStreamgenerator *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStreamgenerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AP_CTRL, 0);
}

u32 XStreamgenerator_Get_agg_result_a(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_A_DATA);
    return Data;
}

u32 XStreamgenerator_Get_agg_result_a_vld(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_A_CTRL);
    return Data & 0x1;
}

u32 XStreamgenerator_Get_agg_result_b(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_B_DATA);
    return Data;
}

u32 XStreamgenerator_Get_agg_result_b_vld(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_B_CTRL);
    return Data & 0x1;
}

u32 XStreamgenerator_Get_agg_result_c(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_C_DATA);
    return Data;
}

u32 XStreamgenerator_Get_agg_result_c_vld(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_C_CTRL);
    return Data & 0x1;
}

u32 XStreamgenerator_Get_agg_result_d(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_D_DATA);
    return Data;
}

u32 XStreamgenerator_Get_agg_result_d_vld(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_D_CTRL);
    return Data & 0x1;
}

u32 XStreamgenerator_Get_agg_result_e(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_E_DATA);
    return Data;
}

u32 XStreamgenerator_Get_agg_result_e_vld(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_E_CTRL);
    return Data & 0x1;
}

u32 XStreamgenerator_Get_agg_result_f(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_F_DATA);
    return Data;
}

u32 XStreamgenerator_Get_agg_result_f_vld(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_AGG_RESULT_F_CTRL);
    return Data & 0x1;
}

void XStreamgenerator_Set_searched(XStreamgenerator *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStreamgenerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_SEARCHED_DATA, Data);
}

u32 XStreamgenerator_Get_searched(XStreamgenerator *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_SEARCHED_DATA);
    return Data;
}

void XStreamgenerator_InterruptGlobalEnable(XStreamgenerator *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStreamgenerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_GIE, 1);
}

void XStreamgenerator_InterruptGlobalDisable(XStreamgenerator *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStreamgenerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_GIE, 0);
}

void XStreamgenerator_InterruptEnable(XStreamgenerator *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_IER);
    XStreamgenerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_IER, Register | Mask);
}

void XStreamgenerator_InterruptDisable(XStreamgenerator *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_IER);
    XStreamgenerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_IER, Register & (~Mask));
}

void XStreamgenerator_InterruptClear(XStreamgenerator *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStreamgenerator_WriteReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_ISR, Mask);
}

u32 XStreamgenerator_InterruptGetEnabled(XStreamgenerator *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_IER);
}

u32 XStreamgenerator_InterruptGetStatus(XStreamgenerator *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XStreamgenerator_ReadReg(InstancePtr->Control_bus_BaseAddress, XSTREAMGENERATOR_CONTROL_BUS_ADDR_ISR);
}

