{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 14:31:19 2009 " "Info: Processing started: Sun Dec 06 14:31:19 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ucos -c ucos " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ucos -c ucos" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ucos EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"ucos\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "2 0 " "Info: The Fitter has identified 2 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "2535 Top " "Info: Previous placement does not exist for 2535 of 2535 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "156 sld_hub:sld_hub_inst " "Info: Previous placement does not exist for 156 of 156 atoms in partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 14 " "Warning: No exact pin location assignment(s) for 4 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_PIO\[7\] " "Info: Pin LED_PIO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED_PIO[7] } } } { "ucos.bdf" "" { Schematic "D:/ucos/ucos.bdf" { { 176 656 832 192 "LED_PIO\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_PIO[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_PIO[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_PIO\[6\] " "Info: Pin LED_PIO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED_PIO[6] } } } { "ucos.bdf" "" { Schematic "D:/ucos/ucos.bdf" { { 176 656 832 192 "LED_PIO\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_PIO[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_PIO[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_PIO\[5\] " "Info: Pin LED_PIO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED_PIO[5] } } } { "ucos.bdf" "" { Schematic "D:/ucos/ucos.bdf" { { 176 656 832 192 "LED_PIO\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_PIO[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_PIO[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_PIO\[4\] " "Info: Pin LED_PIO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { LED_PIO[4] } } } { "ucos.bdf" "" { Schematic "D:/ucos/ucos.bdf" { { 176 656 832 192 "LED_PIO\[7..0\]" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_PIO[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_PIO[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYS_CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node SYS_CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { SYS_CLK } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK" } } } } { "ucos.bdf" "" { Schematic "D:/ucos/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ucos:inst\|nios_ucos_reset_SYS_CLK_domain_synch_module:nios_ucos_reset_SYS_CLK_domain_synch\|data_out  " "Info: Automatically promoted node nios_ucos:inst\|nios_ucos_reset_SYS_CLK_domain_synch_module:nios_ucos_reset_SYS_CLK_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|jtag_break~47 " "Info: Destination node nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|jtag_break~47" {  } { { "CPU.v" "" { Text "D:/ucos/CPU.v" 484 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|jtag_break~47 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|jtag_break~47 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|resetlatch~183 " "Info: Destination node nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|resetlatch~183" {  } { { "CPU.v" "" { Text "D:/ucos/CPU.v" 467 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|resetlatch~183 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|resetlatch~183 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "nios_ucos.v" "" { Text "D:/ucos/nios_ucos.v" 2275 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ucos:inst\|nios_ucos_reset_SYS_CLK_domain_synch_module:nios_ucos_reset_SYS_CLK_domain_synch\|data_out" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|nios_ucos_reset_SYS_CLK_domain_synch_module:nios_ucos_reset_SYS_CLK_domain_synch|data_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|nios_ucos_reset_SYS_CLK_domain_synch_module:nios_ucos_reset_SYS_CLK_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|ir\[1\]~117 " "Info: Destination node nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|ir\[1\]~117" {  } { { "CPU_jtag_debug_module.v" "" { Text "D:/ucos/CPU_jtag_debug_module.v" 230 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|ir[1]~117 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|ir[1]~117 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|resetlatch~182 " "Info: Destination node nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|resetlatch~182" {  } { { "CPU.v" "" { Text "D:/ucos/CPU.v" 467 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|resetlatch~182 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|resetlatch~182 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|resetlatch~183 " "Info: Destination node nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|resetlatch~183" {  } { { "CPU.v" "" { Text "D:/ucos/CPU.v" 467 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|resetlatch~183 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|resetlatch~183 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~442 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~442" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~442 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~442 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ucos:inst\|reset_n_sources~1  " "Info: Automatically promoted node nios_ucos:inst\|reset_n_sources~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "nios_ucos.v" "" { Text "D:/ucos/nios_ucos.v" 2424 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|reset_n_sources~1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|reset_n_sources~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.30 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.30 VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 9 15 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 9 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.733 ns register register " "Info: Estimated most critical path is register to register delay of 13.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ucos:inst\|CPU:the_CPU\|M_ctrl_shift_rot 1 REG LAB_X18_Y8 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y8; Fanout = 52; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ctrl_shift_rot'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 4559 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.370 ns) 1.614 ns nios_ucos:inst\|CPU:the_CPU\|M_st_data\[11\]~200 2 COMB LAB_X18_Y5 1 " "Info: 2: + IC(1.244 ns) + CELL(0.370 ns) = 1.614 ns; Loc. = LAB_X18_Y5; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_st_data\[11\]~200'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot nios_ucos:inst|CPU:the_CPU|M_st_data[11]~200 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.425 ns nios_ucos:inst\|CPU:the_CPU\|M_st_data\[11\]~163 3 COMB LAB_X18_Y5 4 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.425 ns; Loc. = LAB_X18_Y5; Fanout = 4; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_st_data\[11\]~163'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { nios_ucos:inst|CPU:the_CPU|M_st_data[11]~200 nios_ucos:inst|CPU:the_CPU|M_st_data[11]~163 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.624 ns) 3.970 ns nios_ucos:inst\|CPU:the_CPU\|E_src2\[3\]~2579 4 COMB LAB_X17_Y8 7 " "Info: 4: + IC(0.921 ns) + CELL(0.624 ns) = 3.970 ns; Loc. = LAB_X17_Y8; Fanout = 7; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_src2\[3\]~2579'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { nios_ucos:inst|CPU:the_CPU|M_st_data[11]~163 nios_ucos:inst|CPU:the_CPU|E_src2[3]~2579 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 4319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.596 ns) 5.841 ns nios_ucos:inst\|CPU:the_CPU\|Add7~415 5 COMB LAB_X19_Y8 2 " "Info: 5: + IC(1.275 ns) + CELL(0.596 ns) = 5.841 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~415'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { nios_ucos:inst|CPU:the_CPU|E_src2[3]~2579 nios_ucos:inst|CPU:the_CPU|Add7~415 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.927 ns nios_ucos:inst\|CPU:the_CPU\|Add7~417 6 COMB LAB_X19_Y8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.927 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~417'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~415 nios_ucos:inst|CPU:the_CPU|Add7~417 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.013 ns nios_ucos:inst\|CPU:the_CPU\|Add7~419 7 COMB LAB_X19_Y8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.013 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~419'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~417 nios_ucos:inst|CPU:the_CPU|Add7~419 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.099 ns nios_ucos:inst\|CPU:the_CPU\|Add7~421 8 COMB LAB_X19_Y8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.099 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~421'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~419 nios_ucos:inst|CPU:the_CPU|Add7~421 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.185 ns nios_ucos:inst\|CPU:the_CPU\|Add7~423 9 COMB LAB_X19_Y8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.185 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~423'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~421 nios_ucos:inst|CPU:the_CPU|Add7~423 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 6.378 ns nios_ucos:inst\|CPU:the_CPU\|Add7~425 10 COMB LAB_X19_Y7 2 " "Info: 10: + IC(0.107 ns) + CELL(0.086 ns) = 6.378 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~425'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { nios_ucos:inst|CPU:the_CPU|Add7~423 nios_ucos:inst|CPU:the_CPU|Add7~425 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.464 ns nios_ucos:inst\|CPU:the_CPU\|Add7~427 11 COMB LAB_X19_Y7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.464 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~427'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~425 nios_ucos:inst|CPU:the_CPU|Add7~427 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.550 ns nios_ucos:inst\|CPU:the_CPU\|Add7~429 12 COMB LAB_X19_Y7 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 6.550 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~429'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~427 nios_ucos:inst|CPU:the_CPU|Add7~429 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.636 ns nios_ucos:inst\|CPU:the_CPU\|Add7~431 13 COMB LAB_X19_Y7 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 6.636 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~431'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~429 nios_ucos:inst|CPU:the_CPU|Add7~431 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.722 ns nios_ucos:inst\|CPU:the_CPU\|Add7~433 14 COMB LAB_X19_Y7 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 6.722 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~433'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~431 nios_ucos:inst|CPU:the_CPU|Add7~433 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.808 ns nios_ucos:inst\|CPU:the_CPU\|Add7~435 15 COMB LAB_X19_Y7 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 6.808 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~435'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~433 nios_ucos:inst|CPU:the_CPU|Add7~435 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.894 ns nios_ucos:inst\|CPU:the_CPU\|Add7~437 16 COMB LAB_X19_Y7 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.894 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~437'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~435 nios_ucos:inst|CPU:the_CPU|Add7~437 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.980 ns nios_ucos:inst\|CPU:the_CPU\|Add7~439 17 COMB LAB_X19_Y7 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 6.980 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~439'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~437 nios_ucos:inst|CPU:the_CPU|Add7~439 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.066 ns nios_ucos:inst\|CPU:the_CPU\|Add7~441 18 COMB LAB_X19_Y7 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 7.066 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~441'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~439 nios_ucos:inst|CPU:the_CPU|Add7~441 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.152 ns nios_ucos:inst\|CPU:the_CPU\|Add7~443 19 COMB LAB_X19_Y7 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 7.152 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~443'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~441 nios_ucos:inst|CPU:the_CPU|Add7~443 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.238 ns nios_ucos:inst\|CPU:the_CPU\|Add7~445 20 COMB LAB_X19_Y7 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 7.238 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~445'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~443 nios_ucos:inst|CPU:the_CPU|Add7~445 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.324 ns nios_ucos:inst\|CPU:the_CPU\|Add7~447 21 COMB LAB_X19_Y7 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 7.324 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~447'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~445 nios_ucos:inst|CPU:the_CPU|Add7~447 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.410 ns nios_ucos:inst\|CPU:the_CPU\|Add7~449 22 COMB LAB_X19_Y7 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 7.410 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~449'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~447 nios_ucos:inst|CPU:the_CPU|Add7~449 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.496 ns nios_ucos:inst\|CPU:the_CPU\|Add7~451 23 COMB LAB_X19_Y7 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 7.496 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~451'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~449 nios_ucos:inst|CPU:the_CPU|Add7~451 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.582 ns nios_ucos:inst\|CPU:the_CPU\|Add7~453 24 COMB LAB_X19_Y7 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 7.582 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~453'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~451 nios_ucos:inst|CPU:the_CPU|Add7~453 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.668 ns nios_ucos:inst\|CPU:the_CPU\|Add7~455 25 COMB LAB_X19_Y7 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 7.668 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~455'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~453 nios_ucos:inst|CPU:the_CPU|Add7~455 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 7.861 ns nios_ucos:inst\|CPU:the_CPU\|Add7~457 26 COMB LAB_X19_Y6 2 " "Info: 26: + IC(0.107 ns) + CELL(0.086 ns) = 7.861 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~457'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { nios_ucos:inst|CPU:the_CPU|Add7~455 nios_ucos:inst|CPU:the_CPU|Add7~457 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.947 ns nios_ucos:inst\|CPU:the_CPU\|Add7~459 27 COMB LAB_X19_Y6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 7.947 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~459'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~457 nios_ucos:inst|CPU:the_CPU|Add7~459 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.033 ns nios_ucos:inst\|CPU:the_CPU\|Add7~461 28 COMB LAB_X19_Y6 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 8.033 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~461'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~459 nios_ucos:inst|CPU:the_CPU|Add7~461 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.119 ns nios_ucos:inst\|CPU:the_CPU\|Add7~463 29 COMB LAB_X19_Y6 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 8.119 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~463'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~461 nios_ucos:inst|CPU:the_CPU|Add7~463 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.205 ns nios_ucos:inst\|CPU:the_CPU\|Add7~465 30 COMB LAB_X19_Y6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 8.205 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~465'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~463 nios_ucos:inst|CPU:the_CPU|Add7~465 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.291 ns nios_ucos:inst\|CPU:the_CPU\|Add7~467 31 COMB LAB_X19_Y6 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 8.291 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~467'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~465 nios_ucos:inst|CPU:the_CPU|Add7~467 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.377 ns nios_ucos:inst\|CPU:the_CPU\|Add7~469 32 COMB LAB_X19_Y6 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 8.377 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~469'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~467 nios_ucos:inst|CPU:the_CPU|Add7~469 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.463 ns nios_ucos:inst\|CPU:the_CPU\|Add7~471 33 COMB LAB_X19_Y6 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 8.463 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~471'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add7~469 nios_ucos:inst|CPU:the_CPU|Add7~471 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.969 ns nios_ucos:inst\|CPU:the_CPU\|Add7~472 34 COMB LAB_X19_Y6 1 " "Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 8.969 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add7~472'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { nios_ucos:inst|CPU:the_CPU|Add7~471 nios_ucos:inst|CPU:the_CPU|Add7~472 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6602 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.650 ns) 10.086 ns nios_ucos:inst\|CPU:the_CPU\|E_arith_result\[32\]~57 35 COMB LAB_X18_Y6 1 " "Info: 35: + IC(0.467 ns) + CELL(0.650 ns) = 10.086 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_arith_result\[32\]~57'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { nios_ucos:inst|CPU:the_CPU|Add7~472 nios_ucos:inst|CPU:the_CPU|E_arith_result[32]~57 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 4067 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 10.897 ns nios_ucos:inst\|CPU:the_CPU\|E_br_actually_taken~187 36 COMB LAB_X18_Y6 4 " "Info: 36: + IC(0.441 ns) + CELL(0.370 ns) = 10.897 ns; Loc. = LAB_X18_Y6; Fanout = 4; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_br_actually_taken~187'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { nios_ucos:inst|CPU:the_CPU|E_arith_result[32]~57 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 4070 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 12.814 ns nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie_inst_nxt~211 37 COMB LAB_X14_Y9 1 " "Info: 37: + IC(1.711 ns) + CELL(0.206 ns) = 12.814 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie_inst_nxt~211'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~211 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 4746 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 13.625 ns nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie_inst_nxt~212 38 COMB LAB_X14_Y9 1 " "Info: 38: + IC(0.605 ns) + CELL(0.206 ns) = 13.625 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie_inst_nxt~212'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~211 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~212 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 4746 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.733 ns nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie 39 REG LAB_X14_Y9 4 " "Info: 39: + IC(0.000 ns) + CELL(0.108 ns) = 13.733 ns; Loc. = LAB_X14_Y9; Fanout = 4; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_status_reg_pie'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~212 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie } "NODE_NAME" } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 6699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.250 ns ( 45.51 % ) " "Info: Total cell delay = 6.250 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.483 ns ( 54.49 % ) " "Info: Total interconnect delay = 7.483 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.733 ns" { nios_ucos:inst|CPU:the_CPU|M_ctrl_shift_rot nios_ucos:inst|CPU:the_CPU|M_st_data[11]~200 nios_ucos:inst|CPU:the_CPU|M_st_data[11]~163 nios_ucos:inst|CPU:the_CPU|E_src2[3]~2579 nios_ucos:inst|CPU:the_CPU|Add7~415 nios_ucos:inst|CPU:the_CPU|Add7~417 nios_ucos:inst|CPU:the_CPU|Add7~419 nios_ucos:inst|CPU:the_CPU|Add7~421 nios_ucos:inst|CPU:the_CPU|Add7~423 nios_ucos:inst|CPU:the_CPU|Add7~425 nios_ucos:inst|CPU:the_CPU|Add7~427 nios_ucos:inst|CPU:the_CPU|Add7~429 nios_ucos:inst|CPU:the_CPU|Add7~431 nios_ucos:inst|CPU:the_CPU|Add7~433 nios_ucos:inst|CPU:the_CPU|Add7~435 nios_ucos:inst|CPU:the_CPU|Add7~437 nios_ucos:inst|CPU:the_CPU|Add7~439 nios_ucos:inst|CPU:the_CPU|Add7~441 nios_ucos:inst|CPU:the_CPU|Add7~443 nios_ucos:inst|CPU:the_CPU|Add7~445 nios_ucos:inst|CPU:the_CPU|Add7~447 nios_ucos:inst|CPU:the_CPU|Add7~449 nios_ucos:inst|CPU:the_CPU|Add7~451 nios_ucos:inst|CPU:the_CPU|Add7~453 nios_ucos:inst|CPU:the_CPU|Add7~455 nios_ucos:inst|CPU:the_CPU|Add7~457 nios_ucos:inst|CPU:the_CPU|Add7~459 nios_ucos:inst|CPU:the_CPU|Add7~461 nios_ucos:inst|CPU:the_CPU|Add7~463 nios_ucos:inst|CPU:the_CPU|Add7~465 nios_ucos:inst|CPU:the_CPU|Add7~467 nios_ucos:inst|CPU:the_CPU|Add7~469 nios_ucos:inst|CPU:the_CPU|Add7~471 nios_ucos:inst|CPU:the_CPU|Add7~472 nios_ucos:inst|CPU:the_CPU|E_arith_result[32]~57 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~211 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie_inst_nxt~212 nios_ucos:inst|CPU:the_CPU|M_status_reg_pie } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Info: Average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_PIO\[7\] 0 " "Info: Pin \"LED_PIO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_PIO\[6\] 0 " "Info: Pin \"LED_PIO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_PIO\[5\] 0 " "Info: Pin \"LED_PIO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_PIO\[4\] 0 " "Info: Pin \"LED_PIO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_PIO\[3\] 0 " "Info: Pin \"LED_PIO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_PIO\[2\] 0 " "Info: Pin \"LED_PIO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_PIO\[1\] 0 " "Info: Pin \"LED_PIO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_PIO\[0\] 0 " "Info: Pin \"LED_PIO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl " "Info: Node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|ir_out\[1\]~reg0 " "Info: Port clear -- assigned as a global for destination node nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|ir_out\[1\]~reg0 -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|ir_out[1]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper\|CPU_jtag_debug_module:the_CPU_jtag_debug_module1\|ir_out\[1\]~reg0" } } } } { "CPU_jtag_debug_module.v" "" { Text "D:/ucos/CPU_jtag_debug_module.v" 219 0 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module:the_CPU_jtag_debug_module1|ir_out[1]~reg0 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|resetrequest " "Info: Port clear -- assigned as a global for destination node nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|resetrequest -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ucos:inst\|CPU:the_CPU\|CPU_nios2_oci:the_CPU_nios2_oci\|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug\|resetrequest" } } } } { "CPU.v" "" { Text "D:/ucos/CPU.v" 468 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|resetrequest } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ucos/ucos.fit.smsg " "Info: Generated suppressed messages file D:/ucos/ucos.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Allocated 191 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 14:31:36 2009 " "Info: Processing ended: Sun Dec 06 14:31:36 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
