# Design_and_Simulation_of_32-bit_MIPS_Processor
Implemented 32-bit MIPS processor in Verilog, integrating gate-level, dataflow &amp; behavioral modeling techniques.
Orchestrated a 5-stage pipeline architecture encompassing stages like Instruction Fetch, Decode, Execute, Memory Access, and Writeback, effectively optimizing processor performance.
