Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:06:56 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/delay5/post_route_timing.rpt
| Design       : delay5
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
d5_delay_in[0]                 d5_reg1_reg[0]/D               inf           
d5_delay_in[10]                d5_reg1_reg[10]/D              inf           
d5_delay_in[11]                d5_reg1_reg[11]/D              inf           
d5_delay_in[12]                d5_reg1_reg[12]/D              inf           
d5_delay_in[13]                d5_reg1_reg[13]/D              inf           
d5_delay_in[14]                d5_reg1_reg[14]/D              inf           
d5_delay_in[15]                d5_reg1_reg[15]/D              inf           
d5_delay_in[16]                d5_reg1_reg[16]/D              inf           
d5_delay_in[17]                d5_reg1_reg[17]/D              inf           
d5_delay_in[18]                d5_reg1_reg[18]/D              inf           
d5_delay_in[19]                d5_reg1_reg[19]/D              inf           
d5_delay_in[1]                 d5_reg1_reg[1]/D               inf           
d5_delay_in[20]                d5_reg1_reg[20]/D              inf           
d5_delay_in[21]                d5_reg1_reg[21]/D              inf           
d5_delay_in[22]                d5_reg1_reg[22]/D              inf           
d5_delay_in[23]                d5_reg1_reg[23]/D              inf           
d5_delay_in[24]                d5_reg1_reg[24]/D              inf           
d5_delay_in[25]                d5_reg1_reg[25]/D              inf           
d5_delay_in[26]                d5_reg1_reg[26]/D              inf           
d5_delay_in[27]                d5_reg1_reg[27]/D              inf           
d5_delay_in[28]                d5_reg1_reg[28]/D              inf           
d5_delay_in[29]                d5_reg1_reg[29]/D              inf           
d5_delay_in[2]                 d5_reg1_reg[2]/D               inf           
d5_delay_in[30]                d5_reg1_reg[30]/D              inf           
d5_delay_in[31]                d5_reg1_reg[31]/D              inf           
d5_delay_in[3]                 d5_reg1_reg[3]/D               inf           
d5_delay_in[4]                 d5_reg1_reg[4]/D               inf           
d5_delay_in[5]                 d5_reg1_reg[5]/D               inf           
d5_delay_in[6]                 d5_reg1_reg[6]/D               inf           
d5_delay_in[7]                 d5_reg1_reg[7]/D               inf           
d5_delay_in[8]                 d5_reg1_reg[8]/D               inf           
d5_delay_in[9]                 d5_reg1_reg[9]/D               inf           
d5_reg1_reg[30]/C              d5_delay_out[30]               inf           
d5_reg1_reg[31]/C              d5_delay_out[31]               inf           
d5_reg1_reg[5]/C               d5_delay_out[5]                inf           
d5_reg1_reg[6]/C               d5_delay_out[6]                inf           
d5_reg1_reg[0]/C               d5_delay_out[0]                inf           
d5_reg1_reg[10]/C              d5_delay_out[10]               inf           
d5_reg1_reg[11]/C              d5_delay_out[11]               inf           
d5_reg1_reg[12]/C              d5_delay_out[12]               inf           
d5_reg1_reg[13]/C              d5_delay_out[13]               inf           
d5_reg1_reg[14]/C              d5_delay_out[14]               inf           
d5_reg1_reg[15]/C              d5_delay_out[15]               inf           
d5_reg1_reg[16]/C              d5_delay_out[16]               inf           
d5_reg1_reg[17]/C              d5_delay_out[17]               inf           
d5_reg1_reg[18]/C              d5_delay_out[18]               inf           
d5_reg1_reg[19]/C              d5_delay_out[19]               inf           
d5_reg1_reg[1]/C               d5_delay_out[1]                inf           
d5_reg1_reg[20]/C              d5_delay_out[20]               inf           
d5_reg1_reg[21]/C              d5_delay_out[21]               inf           
d5_reg1_reg[22]/C              d5_delay_out[22]               inf           
d5_reg1_reg[23]/C              d5_delay_out[23]               inf           
d5_reg1_reg[24]/C              d5_delay_out[24]               inf           
d5_reg1_reg[25]/C              d5_delay_out[25]               inf           
d5_reg1_reg[26]/C              d5_delay_out[26]               inf           
d5_reg1_reg[27]/C              d5_delay_out[27]               inf           
d5_reg1_reg[28]/C              d5_delay_out[28]               inf           
d5_reg1_reg[29]/C              d5_delay_out[29]               inf           
d5_reg1_reg[2]/C               d5_delay_out[2]                inf           
d5_reg1_reg[3]/C               d5_delay_out[3]                inf           
d5_reg1_reg[4]/C               d5_delay_out[4]                inf           
d5_reg1_reg[7]/C               d5_delay_out[7]                inf           
d5_reg1_reg[8]/C               d5_delay_out[8]                inf           
d5_reg1_reg[9]/C               d5_delay_out[9]                inf           



