static int F_1 ( struct V_1 * V_2 )\r\n{\r\nswitch ( V_3 ) {\r\ncase V_4 :\r\nreturn 0 ;\r\ncase V_5 :\r\nreturn ( V_6 | V_7 ) ;\r\ncase V_8 :\r\nreturn V_9 ;\r\ncase V_10 :\r\nreturn V_2 -> V_11 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_2 ( struct V_1 * V_2 )\r\n{\r\nswitch ( V_3 ) {\r\ncase V_4 :\r\nreturn 0 ;\r\ncase V_5 :\r\ncase V_8 :\r\nreturn 1 ;\r\ncase V_10 :\r\nreturn V_2 -> V_12 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_3 ( struct V_1 * V_2 , int V_13 )\r\n{\r\nstruct V_14 * V_15 ;\r\nstruct V_16 * V_17 = V_2 -> V_18 -> V_19 ;\r\nT_1 V_20 = V_13 ? V_21 : 0 ;\r\nF_4 (child, &linkbus->devices, bus_list)\r\nF_5 ( V_15 , V_22 ,\r\nV_21 ,\r\nV_20 ) ;\r\nV_2 -> V_23 = ! ! V_13 ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 , int V_13 )\r\n{\r\nif ( ! V_2 -> V_24 )\r\nV_13 = 0 ;\r\nif ( V_2 -> V_23 == V_13 )\r\nreturn;\r\nF_3 ( V_2 , V_13 ) ;\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 , int V_25 )\r\n{\r\nint V_26 = 1 , V_27 = 1 ;\r\nT_1 V_28 ;\r\nT_2 V_29 ;\r\nstruct V_14 * V_15 ;\r\nstruct V_16 * V_17 = V_2 -> V_18 -> V_19 ;\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nF_8 ( V_15 , V_30 , & V_28 ) ;\r\nif ( ! ( V_28 & V_31 ) ) {\r\nV_26 = 0 ;\r\nV_27 = 0 ;\r\nbreak;\r\n}\r\nF_9 ( V_15 , V_22 , & V_29 ) ;\r\nif ( ! ( V_29 & V_21 ) )\r\nV_27 = 0 ;\r\n}\r\nV_2 -> V_23 = V_27 ;\r\nV_2 -> V_12 = V_27 ;\r\nV_2 -> V_24 = ( V_25 ) ? 0 : V_26 ;\r\n}\r\nstatic void F_10 ( struct V_1 * V_2 )\r\n{\r\nint V_32 = 1 ;\r\nT_2 V_29 , V_33 , V_34 [ 8 ] ;\r\nunsigned long V_35 ;\r\nstruct V_14 * V_15 , * V_36 = V_2 -> V_18 ;\r\nstruct V_16 * V_17 = V_36 -> V_19 ;\r\nV_15 = F_11 ( V_17 -> V_37 . V_38 , struct V_14 , V_39 ) ;\r\nF_12 ( ! F_13 ( V_15 ) ) ;\r\nF_9 ( V_15 , V_40 , & V_29 ) ;\r\nif ( ! ( V_29 & V_41 ) )\r\nV_32 = 0 ;\r\nF_9 ( V_36 , V_40 , & V_29 ) ;\r\nif ( ! ( V_29 & V_41 ) )\r\nV_32 = 0 ;\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nF_9 ( V_15 , V_22 , & V_29 ) ;\r\nV_34 [ F_14 ( V_15 -> V_42 ) ] = V_29 ;\r\nif ( V_32 )\r\nV_29 |= V_43 ;\r\nelse\r\nV_29 &= ~ V_43 ;\r\nF_15 ( V_15 , V_22 , V_29 ) ;\r\n}\r\nF_9 ( V_36 , V_22 , & V_29 ) ;\r\nV_33 = V_29 ;\r\nif ( V_32 )\r\nV_29 |= V_43 ;\r\nelse\r\nV_29 &= ~ V_43 ;\r\nF_15 ( V_36 , V_22 , V_29 ) ;\r\nV_29 |= V_44 ;\r\nF_15 ( V_36 , V_22 , V_29 ) ;\r\nV_35 = V_45 ;\r\nfor (; ; ) {\r\nF_9 ( V_36 , V_40 , & V_29 ) ;\r\nif ( ! ( V_29 & V_46 ) )\r\nbreak;\r\nif ( F_16 ( V_45 , V_35 + V_47 ) )\r\nbreak;\r\nF_17 ( 1 ) ;\r\n}\r\nif ( ! ( V_29 & V_46 ) )\r\nreturn;\r\nF_18 ( & V_36 -> V_48 , L_1 ) ;\r\nF_4 (child, &linkbus->devices, bus_list)\r\nF_15 ( V_15 , V_22 ,\r\nV_34 [ F_14 ( V_15 -> V_42 ) ] ) ;\r\nF_15 ( V_36 , V_22 , V_33 ) ;\r\n}\r\nstatic T_1 F_19 ( T_1 V_49 )\r\n{\r\nif ( V_49 == 0x7 )\r\nreturn ( 5 * 1000 ) ;\r\nreturn ( 64 << V_49 ) ;\r\n}\r\nstatic T_1 F_20 ( T_1 V_49 )\r\n{\r\nif ( V_49 == 0x7 )\r\nreturn - 1U ;\r\nreturn ( 64 << V_49 ) ;\r\n}\r\nstatic T_1 F_21 ( T_1 V_49 )\r\n{\r\nif ( V_49 == 0x7 )\r\nreturn ( 65 * 1000 ) ;\r\nreturn ( 1000 << V_49 ) ;\r\n}\r\nstatic T_1 F_22 ( T_1 V_49 )\r\n{\r\nif ( V_49 == 0x7 )\r\nreturn - 1U ;\r\nreturn ( 1000 << V_49 ) ;\r\n}\r\nstatic T_1 F_23 ( struct V_14 * V_18 , T_1 V_50 , T_1 V_20 )\r\n{\r\nswitch ( V_50 ) {\r\ncase 0 :\r\nreturn V_20 * 2 ;\r\ncase 1 :\r\nreturn V_20 * 10 ;\r\ncase 2 :\r\nreturn V_20 * 100 ;\r\n}\r\nF_18 ( & V_18 -> V_48 , L_2 ,\r\nV_51 , V_50 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_24 ( struct V_14 * V_18 ,\r\nstruct V_52 * V_53 )\r\n{\r\nT_2 V_29 ;\r\nT_1 V_28 ;\r\nF_8 ( V_18 , V_30 , & V_28 ) ;\r\nV_53 -> V_54 = ( V_28 & V_55 ) >> 10 ;\r\nV_53 -> V_56 = ( V_28 & V_57 ) >> 12 ;\r\nV_53 -> V_58 = ( V_28 & V_59 ) >> 15 ;\r\nF_9 ( V_18 , V_22 , & V_29 ) ;\r\nV_53 -> V_27 = V_29 & V_60 ;\r\nV_53 -> V_61 = V_53 -> V_62 = V_53 -> V_63 = 0 ;\r\nV_53 -> V_64 = F_25 ( V_18 , V_65 ) ;\r\nif ( ! V_53 -> V_64 )\r\nreturn;\r\nF_26 ( V_18 , V_53 -> V_64 + V_66 ,\r\n& V_53 -> V_61 ) ;\r\nif ( ! ( V_53 -> V_61 & V_67 ) ) {\r\nV_53 -> V_61 = 0 ;\r\nreturn;\r\n}\r\nF_26 ( V_18 , V_53 -> V_64 + V_68 ,\r\n& V_53 -> V_62 ) ;\r\nF_26 ( V_18 , V_53 -> V_64 + V_69 ,\r\n& V_53 -> V_63 ) ;\r\n}\r\nstatic void F_27 ( struct V_14 * V_70 )\r\n{\r\nT_1 V_71 , V_72 = 0 ;\r\nstruct V_73 * V_74 ;\r\nstruct V_1 * V_2 ;\r\nif ( ( V_70 -> V_75 != V_76 ) &&\r\n( V_70 -> V_75 != V_77 ) )\r\nreturn;\r\nV_2 = V_70 -> V_78 -> V_79 -> V_80 ;\r\nV_74 = & V_2 -> V_74 [ F_14 ( V_70 -> V_42 ) ] ;\r\nwhile ( V_2 ) {\r\nif ( ( V_2 -> V_81 & V_82 ) &&\r\n( V_2 -> V_83 . V_84 > V_74 -> V_84 ) )\r\nV_2 -> V_81 &= ~ V_82 ;\r\nif ( ( V_2 -> V_81 & V_85 ) &&\r\n( V_2 -> V_86 . V_84 > V_74 -> V_84 ) )\r\nV_2 -> V_81 &= ~ V_85 ;\r\nV_71 = F_28 ( T_1 , V_2 -> V_83 . V_87 , V_2 -> V_86 . V_87 ) ;\r\nif ( ( V_2 -> V_81 & V_7 ) &&\r\n( V_71 + V_72 > V_74 -> V_87 ) )\r\nV_2 -> V_81 &= ~ V_7 ;\r\nV_72 += 1000 ;\r\nV_2 = V_2 -> V_36 ;\r\n}\r\n}\r\nstatic struct V_14 * F_29 ( struct V_16 * V_17 )\r\n{\r\nstruct V_14 * V_15 ;\r\nF_4 (child, &linkbus->devices, bus_list)\r\nif ( F_14 ( V_15 -> V_42 ) == 0 )\r\nreturn V_15 ;\r\nreturn NULL ;\r\n}\r\nstatic void F_30 ( struct V_1 * V_2 ,\r\nstruct V_52 * V_88 ,\r\nstruct V_52 * V_89 )\r\n{\r\nT_1 V_90 , V_91 , V_92 , V_93 ;\r\nV_2 -> V_94 . V_95 = V_88 -> V_64 ;\r\nV_2 -> V_94 . V_96 = V_89 -> V_64 ;\r\nV_2 -> V_94 . V_97 = V_2 -> V_94 . V_98 = 0 ;\r\nif ( ! ( V_2 -> V_99 & V_100 ) )\r\nreturn;\r\nV_90 = ( V_88 -> V_61 >> 8 ) & 0xFF ;\r\nV_91 = ( V_88 -> V_61 >> 8 ) & 0xFF ;\r\nif ( V_90 > V_91 )\r\nV_2 -> V_94 . V_97 |= V_90 << 8 ;\r\nelse\r\nV_2 -> V_94 . V_97 |= V_91 << 8 ;\r\nV_2 -> V_94 . V_97 |= V_101 ;\r\nV_90 = ( V_88 -> V_61 >> 19 ) & 0x1F ;\r\nV_92 = ( V_88 -> V_61 >> 16 ) & 0x03 ;\r\nV_91 = ( V_89 -> V_61 >> 19 ) & 0x1F ;\r\nV_93 = ( V_89 -> V_61 >> 16 ) & 0x03 ;\r\nif ( F_23 ( V_2 -> V_18 , V_92 , V_90 ) >\r\nF_23 ( V_2 -> V_102 , V_93 , V_91 ) )\r\nV_2 -> V_94 . V_98 |= V_92 | ( V_90 << 3 ) ;\r\nelse\r\nV_2 -> V_94 . V_98 |= V_93 | ( V_91 << 3 ) ;\r\n}\r\nstatic void F_31 ( struct V_1 * V_2 , int V_25 )\r\n{\r\nstruct V_14 * V_15 = V_2 -> V_102 , * V_36 = V_2 -> V_18 ;\r\nstruct V_16 * V_17 = V_36 -> V_19 ;\r\nstruct V_52 V_88 , V_89 ;\r\nif ( V_25 ) {\r\nV_2 -> V_103 = V_9 ;\r\nV_2 -> V_104 = V_9 ;\r\nreturn;\r\n}\r\nF_24 ( V_36 , & V_88 ) ;\r\nF_24 ( V_15 , & V_89 ) ;\r\nif ( ! ( V_88 . V_54 & V_89 . V_54 ) )\r\nreturn;\r\nF_10 ( V_2 ) ;\r\nF_24 ( V_36 , & V_88 ) ;\r\nF_24 ( V_15 , & V_89 ) ;\r\nif ( V_89 . V_54 & V_88 . V_54 & V_105 )\r\nV_2 -> V_99 |= V_6 ;\r\nif ( V_89 . V_27 & V_105 )\r\nV_2 -> V_103 |= V_82 ;\r\nif ( V_88 . V_27 & V_105 )\r\nV_2 -> V_103 |= V_85 ;\r\nV_2 -> V_83 . V_84 = F_19 ( V_88 . V_56 ) ;\r\nV_2 -> V_86 . V_84 = F_19 ( V_89 . V_56 ) ;\r\nif ( V_88 . V_54 & V_89 . V_54 & V_106 )\r\nV_2 -> V_99 |= V_7 ;\r\nif ( V_88 . V_27 & V_89 . V_27 & V_106 )\r\nV_2 -> V_103 |= V_7 ;\r\nV_2 -> V_83 . V_87 = F_21 ( V_88 . V_58 ) ;\r\nV_2 -> V_86 . V_87 = F_21 ( V_89 . V_58 ) ;\r\nif ( V_88 . V_61 & V_89 . V_61 & V_107 )\r\nV_2 -> V_99 |= V_108 ;\r\nif ( V_88 . V_61 & V_89 . V_61 & V_109 )\r\nV_2 -> V_99 |= V_110 ;\r\nif ( V_88 . V_61 & V_89 . V_61 & V_111 )\r\nV_2 -> V_99 |= V_112 ;\r\nif ( V_88 . V_61 & V_89 . V_61 & V_113 )\r\nV_2 -> V_99 |= V_114 ;\r\nif ( V_88 . V_62 & V_89 . V_62 & V_115 )\r\nV_2 -> V_103 |= V_108 ;\r\nif ( V_88 . V_62 & V_89 . V_62 & V_116 )\r\nV_2 -> V_103 |= V_110 ;\r\nif ( V_88 . V_62 & V_89 . V_62 & V_117 )\r\nV_2 -> V_103 |= V_112 ;\r\nif ( V_88 . V_62 & V_89 . V_62 & V_118 )\r\nV_2 -> V_103 |= V_114 ;\r\nif ( V_2 -> V_99 & V_119 )\r\nF_30 ( V_2 , & V_88 , & V_89 ) ;\r\nV_2 -> V_11 = V_2 -> V_103 ;\r\nV_2 -> V_81 = V_2 -> V_99 ;\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nif ( F_32 ( V_15 ) == V_120 ) {\r\nV_2 -> V_104 = V_9 ;\r\nbreak;\r\n}\r\n}\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nT_1 V_28 , V_49 ;\r\nstruct V_73 * V_74 =\r\n& V_2 -> V_74 [ F_14 ( V_15 -> V_42 ) ] ;\r\nif ( F_32 ( V_15 ) != V_121 &&\r\nF_32 ( V_15 ) != V_122 )\r\ncontinue;\r\nF_8 ( V_15 , V_123 , & V_28 ) ;\r\nV_49 = ( V_28 & V_124 ) >> 6 ;\r\nV_74 -> V_84 = F_20 ( V_49 ) ;\r\nV_49 = ( V_28 & V_125 ) >> 9 ;\r\nV_74 -> V_87 = F_22 ( V_49 ) ;\r\nF_27 ( V_15 ) ;\r\n}\r\n}\r\nstatic void F_33 ( struct V_14 * V_18 , int V_126 ,\r\nT_1 V_127 , T_1 V_128 )\r\n{\r\nT_1 V_20 ;\r\nF_26 ( V_18 , V_126 , & V_20 ) ;\r\nV_20 &= ~ V_127 ;\r\nV_20 |= V_128 ;\r\nF_34 ( V_18 , V_126 , V_20 ) ;\r\n}\r\nstatic void F_35 ( struct V_1 * V_2 , T_1 V_129 )\r\n{\r\nT_1 V_20 , V_130 ;\r\nstruct V_14 * V_15 = V_2 -> V_102 , * V_36 = V_2 -> V_18 ;\r\nT_1 V_95 = V_2 -> V_94 . V_95 ;\r\nT_1 V_96 = V_2 -> V_94 . V_96 ;\r\nV_130 = ( V_2 -> V_103 ^ V_129 ) & V_129 ;\r\nF_33 ( V_15 , V_96 + V_68 ,\r\nV_131 , 0 ) ;\r\nF_33 ( V_36 , V_95 + V_68 ,\r\nV_131 , 0 ) ;\r\nif ( V_130 & ( V_108 | V_110 ) ) {\r\nF_5 ( V_15 , V_22 ,\r\nV_132 , 0 ) ;\r\nF_5 ( V_36 , V_22 ,\r\nV_132 , 0 ) ;\r\n}\r\nif ( V_130 & V_100 ) {\r\nF_34 ( V_36 , V_95 + V_69 ,\r\nV_2 -> V_94 . V_98 ) ;\r\nF_34 ( V_15 , V_96 + V_69 ,\r\nV_2 -> V_94 . V_98 ) ;\r\nF_33 ( V_36 , V_95 + V_68 ,\r\n0xFF00 , V_2 -> V_94 . V_97 ) ;\r\nF_33 ( V_36 , V_96 + V_68 ,\r\n0xE3FF0000 , V_2 -> V_94 . V_97 ) ;\r\nF_33 ( V_15 , V_96 + V_68 ,\r\n0xE3FF0000 , V_2 -> V_94 . V_97 ) ;\r\n}\r\nV_20 = 0 ;\r\nif ( V_129 & V_108 )\r\nV_20 |= V_115 ;\r\nif ( V_129 & V_110 )\r\nV_20 |= V_116 ;\r\nif ( V_129 & V_112 )\r\nV_20 |= V_117 ;\r\nif ( V_129 & V_114 )\r\nV_20 |= V_118 ;\r\nF_33 ( V_36 , V_95 + V_68 ,\r\nV_67 , V_20 ) ;\r\nF_33 ( V_15 , V_96 + V_68 ,\r\nV_67 , V_20 ) ;\r\n}\r\nstatic void F_36 ( struct V_14 * V_18 , T_1 V_20 )\r\n{\r\nF_5 ( V_18 , V_22 ,\r\nV_60 , V_20 ) ;\r\n}\r\nstatic void F_37 ( struct V_1 * V_2 , T_1 V_129 )\r\n{\r\nT_1 V_133 = 0 , V_134 = 0 ;\r\nstruct V_14 * V_15 = V_2 -> V_102 , * V_36 = V_2 -> V_18 ;\r\nstruct V_16 * V_17 = V_36 -> V_19 ;\r\nV_129 &= ( V_2 -> V_81 & ~ V_2 -> V_104 ) ;\r\nif ( ! ( V_129 & V_7 ) )\r\nV_129 &= ~ V_119 ;\r\nif ( V_36 -> V_75 != V_76 || V_15 -> V_75 != V_76 ) {\r\nV_129 &= ~ V_135 ;\r\nV_129 |= ( V_2 -> V_103 & V_135 ) ;\r\n}\r\nif ( V_2 -> V_103 == V_129 )\r\nreturn;\r\nif ( V_129 & V_82 )\r\nV_134 |= V_136 ;\r\nif ( V_129 & V_85 )\r\nV_133 |= V_136 ;\r\nif ( V_129 & V_7 ) {\r\nV_133 |= V_132 ;\r\nV_134 |= V_132 ;\r\n}\r\nif ( V_2 -> V_81 & V_119 )\r\nF_35 ( V_2 , V_129 ) ;\r\nif ( V_129 & V_7 )\r\nF_36 ( V_36 , V_133 ) ;\r\nF_4 (child, &linkbus->devices, bus_list)\r\nF_36 ( V_15 , V_134 ) ;\r\nif ( ! ( V_129 & V_7 ) )\r\nF_36 ( V_36 , V_133 ) ;\r\nV_2 -> V_103 = V_129 ;\r\n}\r\nstatic void F_38 ( struct V_1 * V_2 )\r\n{\r\nwhile ( V_2 ) {\r\nF_37 ( V_2 , F_1 ( V_2 ) ) ;\r\nV_2 = V_2 -> V_36 ;\r\n}\r\n}\r\nstatic void F_39 ( struct V_1 * V_2 )\r\n{\r\nV_2 -> V_18 -> V_80 = NULL ;\r\nF_40 ( V_2 ) ;\r\n}\r\nstatic int F_41 ( struct V_14 * V_18 )\r\n{\r\nstruct V_14 * V_15 ;\r\nT_1 V_28 ;\r\nF_4 (child, &pdev->subordinate->devices, bus_list) {\r\nif ( ! F_13 ( V_15 ) )\r\nreturn - V_137 ;\r\nif ( V_138 )\r\ncontinue;\r\nF_8 ( V_15 , V_123 , & V_28 ) ;\r\nif ( ! ( V_28 & V_139 ) && ! V_140 ) {\r\nF_42 ( & V_15 -> V_48 , L_3 ) ;\r\nreturn - V_137 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic struct V_1 * F_43 ( struct V_14 * V_18 )\r\n{\r\nstruct V_1 * V_2 ;\r\nV_2 = F_44 ( sizeof( * V_2 ) , V_141 ) ;\r\nif ( ! V_2 )\r\nreturn NULL ;\r\nF_45 ( & V_2 -> V_142 ) ;\r\nF_45 ( & V_2 -> V_143 ) ;\r\nF_45 ( & V_2 -> V_2 ) ;\r\nV_2 -> V_18 = V_18 ;\r\nV_2 -> V_102 = F_29 ( V_18 -> V_19 ) ;\r\nif ( F_32 ( V_18 ) == V_144 ||\r\nF_32 ( V_18 ) == V_145 ) {\r\nV_2 -> V_146 = V_2 ;\r\n} else {\r\nstruct V_1 * V_36 ;\r\nV_36 = V_18 -> V_78 -> V_36 -> V_79 -> V_80 ;\r\nif ( ! V_36 ) {\r\nF_40 ( V_2 ) ;\r\nreturn NULL ;\r\n}\r\nV_2 -> V_36 = V_36 ;\r\nV_2 -> V_146 = V_2 -> V_36 -> V_146 ;\r\nF_46 ( & V_2 -> V_2 , & V_36 -> V_143 ) ;\r\n}\r\nF_46 ( & V_2 -> V_142 , & V_147 ) ;\r\nV_18 -> V_80 = V_2 ;\r\nreturn V_2 ;\r\n}\r\nvoid F_47 ( struct V_14 * V_18 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_25 = ! ! F_41 ( V_18 ) ;\r\nif ( ! V_148 )\r\nreturn;\r\nif ( V_18 -> V_80 )\r\nreturn;\r\nif ( ! V_18 -> V_149 )\r\nreturn;\r\nif ( F_32 ( V_18 ) == V_144 &&\r\nV_18 -> V_78 -> V_79 )\r\nreturn;\r\nF_48 ( & V_150 ) ;\r\nif ( F_49 ( & V_18 -> V_19 -> V_37 ) )\r\ngoto V_151;\r\nF_50 ( & V_152 ) ;\r\nV_2 = F_43 ( V_18 ) ;\r\nif ( ! V_2 )\r\ngoto V_153;\r\nF_31 ( V_2 , V_25 ) ;\r\nF_7 ( V_2 , V_25 ) ;\r\nif ( V_3 != V_5 &&\r\nV_3 != V_8 ) {\r\nF_38 ( V_2 ) ;\r\nF_6 ( V_2 , F_2 ( V_2 ) ) ;\r\n}\r\nV_153:\r\nF_51 ( & V_152 ) ;\r\nV_151:\r\nF_52 ( & V_150 ) ;\r\n}\r\nstatic void F_53 ( struct V_1 * V_146 )\r\n{\r\nstruct V_1 * V_2 ;\r\nF_12 ( V_146 -> V_36 ) ;\r\nF_4 (link, &link_list, sibling) {\r\nif ( V_2 -> V_146 != V_146 )\r\ncontinue;\r\nV_2 -> V_81 = V_2 -> V_99 ;\r\n}\r\nF_4 (link, &link_list, sibling) {\r\nstruct V_14 * V_15 ;\r\nstruct V_16 * V_17 = V_2 -> V_18 -> V_19 ;\r\nif ( V_2 -> V_146 != V_146 )\r\ncontinue;\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nif ( ( F_32 ( V_15 ) != V_121 ) &&\r\n( F_32 ( V_15 ) != V_122 ) )\r\ncontinue;\r\nF_27 ( V_15 ) ;\r\n}\r\n}\r\n}\r\nvoid F_54 ( struct V_14 * V_18 )\r\n{\r\nstruct V_14 * V_36 = V_18 -> V_78 -> V_79 ;\r\nstruct V_1 * V_2 , * V_146 , * V_154 ;\r\nif ( ! V_36 || ! V_36 -> V_80 )\r\nreturn;\r\nF_48 ( & V_150 ) ;\r\nF_50 ( & V_152 ) ;\r\nif ( ! F_55 ( & V_18 -> V_39 , & V_36 -> V_19 -> V_37 ) )\r\ngoto V_151;\r\nV_2 = V_36 -> V_80 ;\r\nV_146 = V_2 -> V_146 ;\r\nV_154 = V_2 -> V_36 ;\r\nF_37 ( V_2 , 0 ) ;\r\nF_56 ( & V_2 -> V_142 ) ;\r\nF_56 ( & V_2 -> V_2 ) ;\r\nF_39 ( V_2 ) ;\r\nif ( V_154 ) {\r\nF_53 ( V_146 ) ;\r\nF_38 ( V_154 ) ;\r\n}\r\nV_151:\r\nF_51 ( & V_152 ) ;\r\nF_52 ( & V_150 ) ;\r\n}\r\nvoid F_57 ( struct V_14 * V_18 )\r\n{\r\nstruct V_1 * V_2 = V_18 -> V_80 ;\r\nif ( V_138 || ! V_2 )\r\nreturn;\r\nF_48 ( & V_150 ) ;\r\nF_50 ( & V_152 ) ;\r\nF_53 ( V_2 -> V_146 ) ;\r\nF_38 ( V_2 ) ;\r\nF_51 ( & V_152 ) ;\r\nF_52 ( & V_150 ) ;\r\n}\r\nvoid F_58 ( struct V_14 * V_18 )\r\n{\r\nstruct V_1 * V_2 = V_18 -> V_80 ;\r\nif ( V_138 || ! V_2 )\r\nreturn;\r\nif ( V_3 != V_5 &&\r\nV_3 != V_8 )\r\nreturn;\r\nF_48 ( & V_150 ) ;\r\nF_50 ( & V_152 ) ;\r\nF_38 ( V_2 ) ;\r\nF_6 ( V_2 , F_2 ( V_2 ) ) ;\r\nF_51 ( & V_152 ) ;\r\nF_52 ( & V_150 ) ;\r\n}\r\nstatic void F_59 ( struct V_14 * V_18 , int V_129 , bool V_155 )\r\n{\r\nstruct V_14 * V_36 = V_18 -> V_78 -> V_79 ;\r\nstruct V_1 * V_2 ;\r\nif ( ! F_13 ( V_18 ) )\r\nreturn;\r\nif ( V_18 -> V_149 )\r\nV_36 = V_18 ;\r\nif ( ! V_36 || ! V_36 -> V_80 )\r\nreturn;\r\nif ( V_138 ) {\r\nF_60 ( & V_18 -> V_48 , L_4 ) ;\r\nreturn;\r\n}\r\nif ( V_155 )\r\nF_48 ( & V_150 ) ;\r\nF_50 ( & V_152 ) ;\r\nV_2 = V_36 -> V_80 ;\r\nif ( V_129 & V_105 )\r\nV_2 -> V_104 |= V_6 ;\r\nif ( V_129 & V_106 )\r\nV_2 -> V_104 |= V_7 ;\r\nF_37 ( V_2 , F_1 ( V_2 ) ) ;\r\nif ( V_129 & V_156 ) {\r\nV_2 -> V_24 = 0 ;\r\nF_6 ( V_2 , 0 ) ;\r\n}\r\nF_51 ( & V_152 ) ;\r\nif ( V_155 )\r\nF_52 ( & V_150 ) ;\r\n}\r\nvoid F_61 ( struct V_14 * V_18 , int V_129 )\r\n{\r\nF_59 ( V_18 , V_129 , false ) ;\r\n}\r\nvoid F_62 ( struct V_14 * V_18 , int V_129 )\r\n{\r\nF_59 ( V_18 , V_129 , true ) ;\r\n}\r\nstatic int F_63 ( const char * V_20 , struct V_157 * V_158 )\r\n{\r\nint V_159 ;\r\nstruct V_1 * V_2 ;\r\nif ( V_138 )\r\nreturn - V_160 ;\r\nfor ( V_159 = 0 ; V_159 < F_64 ( V_161 ) ; V_159 ++ )\r\nif ( ! strncmp ( V_20 , V_161 [ V_159 ] , strlen ( V_161 [ V_159 ] ) ) )\r\nbreak;\r\nif ( V_159 >= F_64 ( V_161 ) )\r\nreturn - V_137 ;\r\nif ( V_159 == V_3 )\r\nreturn 0 ;\r\nF_48 ( & V_150 ) ;\r\nF_50 ( & V_152 ) ;\r\nV_3 = V_159 ;\r\nF_4 (link, &link_list, sibling) {\r\nF_37 ( V_2 , F_1 ( V_2 ) ) ;\r\nF_6 ( V_2 , F_2 ( V_2 ) ) ;\r\n}\r\nF_51 ( & V_152 ) ;\r\nF_52 ( & V_150 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_65 ( char * V_162 , struct V_157 * V_158 )\r\n{\r\nint V_159 , V_163 = 0 ;\r\nfor ( V_159 = 0 ; V_159 < F_64 ( V_161 ) ; V_159 ++ )\r\nif ( V_159 == V_3 )\r\nV_163 += sprintf ( V_162 + V_163 , L_5 , V_161 [ V_159 ] ) ;\r\nelse\r\nV_163 += sprintf ( V_162 + V_163 , L_6 , V_161 [ V_159 ] ) ;\r\nreturn V_163 ;\r\n}\r\nstatic T_3 F_66 ( struct V_164 * V_48 ,\r\nstruct V_165 * V_166 ,\r\nchar * V_167 )\r\n{\r\nstruct V_14 * V_168 = F_67 ( V_48 ) ;\r\nstruct V_1 * V_80 = V_168 -> V_80 ;\r\nreturn sprintf ( V_167 , L_7 , V_80 -> V_103 ) ;\r\n}\r\nstatic T_3 F_68 ( struct V_164 * V_48 ,\r\nstruct V_165 * V_166 ,\r\nconst char * V_167 ,\r\nT_4 V_169 )\r\n{\r\nstruct V_14 * V_18 = F_67 ( V_48 ) ;\r\nstruct V_1 * V_2 , * V_146 = V_18 -> V_80 -> V_146 ;\r\nT_1 V_129 ;\r\nif ( V_138 )\r\nreturn - V_160 ;\r\nif ( F_69 ( V_167 , 10 , & V_129 ) )\r\nreturn - V_137 ;\r\nif ( ( V_129 & ~ V_9 ) != 0 )\r\nreturn - V_137 ;\r\nF_48 ( & V_150 ) ;\r\nF_50 ( & V_152 ) ;\r\nF_4 (link, &link_list, sibling) {\r\nif ( V_2 -> V_146 != V_146 )\r\ncontinue;\r\nF_37 ( V_2 , V_129 ) ;\r\n}\r\nF_51 ( & V_152 ) ;\r\nF_52 ( & V_150 ) ;\r\nreturn V_169 ;\r\n}\r\nstatic T_3 F_70 ( struct V_164 * V_48 ,\r\nstruct V_165 * V_166 ,\r\nchar * V_167 )\r\n{\r\nstruct V_14 * V_168 = F_67 ( V_48 ) ;\r\nstruct V_1 * V_80 = V_168 -> V_80 ;\r\nreturn sprintf ( V_167 , L_7 , V_80 -> V_23 ) ;\r\n}\r\nstatic T_3 F_71 ( struct V_164 * V_48 ,\r\nstruct V_165 * V_166 ,\r\nconst char * V_167 ,\r\nT_4 V_169 )\r\n{\r\nstruct V_14 * V_18 = F_67 ( V_48 ) ;\r\nbool V_129 ;\r\nif ( F_72 ( V_167 , & V_129 ) )\r\nreturn - V_137 ;\r\nF_48 ( & V_150 ) ;\r\nF_50 ( & V_152 ) ;\r\nF_3 ( V_18 -> V_80 , V_129 ) ;\r\nF_51 ( & V_152 ) ;\r\nF_52 ( & V_150 ) ;\r\nreturn V_169 ;\r\n}\r\nvoid F_73 ( struct V_14 * V_18 )\r\n{\r\nstruct V_1 * V_80 = V_18 -> V_80 ;\r\nif ( ! V_80 )\r\nreturn;\r\nif ( V_80 -> V_99 )\r\nF_74 ( & V_18 -> V_48 . V_170 ,\r\n& V_171 . V_166 , V_172 ) ;\r\nif ( V_80 -> V_24 )\r\nF_74 ( & V_18 -> V_48 . V_170 ,\r\n& V_173 . V_166 , V_172 ) ;\r\n}\r\nvoid F_75 ( struct V_14 * V_18 )\r\n{\r\nstruct V_1 * V_80 = V_18 -> V_80 ;\r\nif ( ! V_80 )\r\nreturn;\r\nif ( V_80 -> V_99 )\r\nF_76 ( & V_18 -> V_48 . V_170 ,\r\n& V_171 . V_166 , V_172 ) ;\r\nif ( V_80 -> V_24 )\r\nF_76 ( & V_18 -> V_48 . V_170 ,\r\n& V_173 . V_166 , V_172 ) ;\r\n}\r\nstatic int T_5 F_77 ( char * V_174 )\r\n{\r\nif ( ! strcmp ( V_174 , L_8 ) ) {\r\nV_3 = V_10 ;\r\nV_138 = 1 ;\r\nV_148 = false ;\r\nF_78 ( V_175 L_9 ) ;\r\n} else if ( ! strcmp ( V_174 , L_10 ) ) {\r\nV_140 = 1 ;\r\nF_78 ( V_175 L_11 ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nvoid F_79 ( void )\r\n{\r\nif ( ! V_140 ) {\r\nV_3 = V_10 ;\r\nV_138 = 1 ;\r\n}\r\n}\r\nbool F_80 ( void )\r\n{\r\nreturn V_148 ;\r\n}
