Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  3 06:05:02 2019
| Host         : RaghavDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: gbc/button_clock_reg/Q (HIGH)

 There are 313 register/latch pins with no clock driven by root clock pin: my_20khz/clk_20k_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vi/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi/ssd/highfreq_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2359 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.113        0.000                      0                  399        0.127        0.000                      0                  399        3.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.468        0.000                      0                  161        0.127        0.000                      0                  161        3.000        0.000                       0                   105  
  clk_out1_clk_wiz_0        0.113        0.000                      0                  238        0.302        0.000                      0                  238        4.130        0.000                       0                    71  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 vc1/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.306ns (23.729%)  route 4.198ns (76.271%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     5.071    vc1/CLK_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  vc1/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  vc1/count2_reg[11]/Q
                         net (fo=14, routed)          1.182     6.709    vc1/count2_reg[11]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.152     6.861 r  vc1/sclk_i_27/O
                         net (fo=1, routed)           0.963     7.823    vc1/sclk_i_27_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.149 r  vc1/sclk_i_12/O
                         net (fo=2, routed)           0.530     8.679    vc1/sclk_i_12_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  vc1/sclk_i_4/O
                         net (fo=1, routed)           0.717     9.520    vc1/sclk_i_4_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.644 r  vc1/sclk_i_2/O
                         net (fo=1, routed)           0.807    10.451    vc1/sclk_i_2_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    10.575 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.575    vc1/sclk_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.434    14.775    vc1/CLK_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y61         FDRE (Setup_fdre_C_D)        0.031    15.043    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 vi/max_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.644ns (40.233%)  route 2.442ns (59.767%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vi/max_value_reg[0]/Q
                         net (fo=2, routed)           0.782     6.381    vc1/max_value[0]
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.505 r  vc1/max_value1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.505    vi/S[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.018 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    vi/max_value1_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  vi/max_value1_carry__0/CO[1]
                         net (fo=5, routed)           0.845     8.020    vi/CO[0]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.332     8.352 r  vi/max_value[11]_i_1/O
                         net (fo=9, routed)           0.815     9.166    vi/max_value[11]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    14.782    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X52Y30         FDRE (Setup_fdre_C_R)       -0.524    14.521    vi/max_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 vi/max_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.644ns (40.233%)  route 2.442ns (59.767%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vi/max_value_reg[0]/Q
                         net (fo=2, routed)           0.782     6.381    vc1/max_value[0]
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.505 r  vc1/max_value1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.505    vi/S[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.018 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    vi/max_value1_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  vi/max_value1_carry__0/CO[1]
                         net (fo=5, routed)           0.845     8.020    vi/CO[0]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.332     8.352 r  vi/max_value[11]_i_1/O
                         net (fo=9, routed)           0.815     9.166    vi/max_value[11]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    14.782    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[10]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X52Y30         FDRE (Setup_fdre_C_R)       -0.524    14.521    vi/max_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 vi/max_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.644ns (40.233%)  route 2.442ns (59.767%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vi/max_value_reg[0]/Q
                         net (fo=2, routed)           0.782     6.381    vc1/max_value[0]
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.505 r  vc1/max_value1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.505    vi/S[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.018 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    vi/max_value1_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  vi/max_value1_carry__0/CO[1]
                         net (fo=5, routed)           0.845     8.020    vi/CO[0]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.332     8.352 r  vi/max_value[11]_i_1/O
                         net (fo=9, routed)           0.815     9.166    vi/max_value[11]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    14.782    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[11]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X52Y30         FDRE (Setup_fdre_C_R)       -0.524    14.521    vi/max_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 vi/max_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.644ns (40.233%)  route 2.442ns (59.767%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vi/max_value_reg[0]/Q
                         net (fo=2, routed)           0.782     6.381    vc1/max_value[0]
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.505 r  vc1/max_value1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.505    vi/S[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.018 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    vi/max_value1_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  vi/max_value1_carry__0/CO[1]
                         net (fo=5, routed)           0.845     8.020    vi/CO[0]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.332     8.352 r  vi/max_value[11]_i_1/O
                         net (fo=9, routed)           0.815     9.166    vi/max_value[11]_i_1_n_0
    SLICE_X53Y30         FDRE                                         r  vi/max_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    14.782    vi/CLK_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  vi/max_value_reg[1]/C
                         clock pessimism              0.276    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X53Y30         FDRE (Setup_fdre_C_R)       -0.429    14.594    vi/max_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 vi/max_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.644ns (40.233%)  route 2.442ns (59.767%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vi/max_value_reg[0]/Q
                         net (fo=2, routed)           0.782     6.381    vc1/max_value[0]
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.505 r  vc1/max_value1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.505    vi/S[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.018 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    vi/max_value1_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  vi/max_value1_carry__0/CO[1]
                         net (fo=5, routed)           0.845     8.020    vi/CO[0]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.332     8.352 r  vi/max_value[11]_i_1/O
                         net (fo=9, routed)           0.815     9.166    vi/max_value[11]_i_1_n_0
    SLICE_X53Y30         FDRE                                         r  vi/max_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    14.782    vi/CLK_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  vi/max_value_reg[2]/C
                         clock pessimism              0.276    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X53Y30         FDRE (Setup_fdre_C_R)       -0.429    14.594    vi/max_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 vi/max_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.644ns (40.233%)  route 2.442ns (59.767%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vi/max_value_reg[0]/Q
                         net (fo=2, routed)           0.782     6.381    vc1/max_value[0]
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.505 r  vc1/max_value1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.505    vi/S[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.018 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    vi/max_value1_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  vi/max_value1_carry__0/CO[1]
                         net (fo=5, routed)           0.845     8.020    vi/CO[0]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.332     8.352 r  vi/max_value[11]_i_1/O
                         net (fo=9, routed)           0.815     9.166    vi/max_value[11]_i_1_n_0
    SLICE_X53Y30         FDRE                                         r  vi/max_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    14.782    vi/CLK_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  vi/max_value_reg[5]/C
                         clock pessimism              0.276    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X53Y30         FDRE (Setup_fdre_C_R)       -0.429    14.594    vi/max_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 vi/max_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.644ns (40.233%)  route 2.442ns (59.767%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vi/max_value_reg[0]/Q
                         net (fo=2, routed)           0.782     6.381    vc1/max_value[0]
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.505 r  vc1/max_value1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.505    vi/S[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.018 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    vi/max_value1_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  vi/max_value1_carry__0/CO[1]
                         net (fo=5, routed)           0.845     8.020    vi/CO[0]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.332     8.352 r  vi/max_value[11]_i_1/O
                         net (fo=9, routed)           0.815     9.166    vi/max_value[11]_i_1_n_0
    SLICE_X53Y30         FDRE                                         r  vi/max_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    14.782    vi/CLK_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  vi/max_value_reg[6]/C
                         clock pessimism              0.276    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X53Y30         FDRE (Setup_fdre_C_R)       -0.429    14.594    vi/max_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 vi/max_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.644ns (42.604%)  route 2.215ns (57.396%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vi/max_value_reg[0]/Q
                         net (fo=2, routed)           0.782     6.381    vc1/max_value[0]
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.505 r  vc1/max_value1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.505    vi/S[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.018 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    vi/max_value1_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  vi/max_value1_carry__0/CO[1]
                         net (fo=5, routed)           0.845     8.020    vi/CO[0]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.332     8.352 r  vi/max_value[11]_i_1/O
                         net (fo=9, routed)           0.587     8.939    vi/max_value[11]_i_1_n_0
    SLICE_X53Y29         FDRE                                         r  vi/max_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    14.782    vi/CLK_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  vi/max_value_reg[7]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y29         FDRE (Setup_fdre_C_R)       -0.429    14.592    vi/max_value_reg[7]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 vi/max_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.644ns (42.604%)  route 2.215ns (57.396%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vi/CLK_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  vi/max_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vi/max_value_reg[0]/Q
                         net (fo=2, routed)           0.782     6.381    vc1/max_value[0]
    SLICE_X52Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.505 r  vc1/max_value1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.505    vi/S[0]
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.018 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.018    vi/max_value1_carry_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.175 f  vi/max_value1_carry__0/CO[1]
                         net (fo=5, routed)           0.845     8.020    vi/CO[0]
    SLICE_X53Y30         LUT2 (Prop_lut2_I1_O)        0.332     8.352 r  vi/max_value[11]_i_1/O
                         net (fo=9, routed)           0.587     8.939    vi/max_value[11]_i_1_n_0
    SLICE_X53Y29         FDRE                                         r  vi/max_value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.441    14.782    vi/CLK_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  vi/max_value_reg[9]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y29         FDRE (Setup_fdre_C_R)       -0.429    14.592    vi/max_value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.288ns (58.143%)  route 0.207ns (41.857%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  my_20khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[0]/Q
                         net (fo=4, routed)           0.207     1.794    my_20khz/counter_reg_n_0_[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.941 r  my_20khz/counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.941    my_20khz/data0[1]
    SLICE_X35Y44         FDRE                                         r  my_20khz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  my_20khz/counter_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.814    my_20khz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.308ns (59.767%)  route 0.207ns (40.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  my_20khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[0]/Q
                         net (fo=4, routed)           0.207     1.794    my_20khz/counter_reg_n_0_[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.961 r  my_20khz/counter_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.961    my_20khz/data0[3]
    SLICE_X35Y44         FDRE                                         r  my_20khz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  my_20khz/counter_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.814    my_20khz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.316ns (60.382%)  route 0.207ns (39.618%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  my_20khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[0]/Q
                         net (fo=4, routed)           0.207     1.794    my_20khz/counter_reg_n_0_[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.969 r  my_20khz/counter_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.969    my_20khz/data0[2]
    SLICE_X35Y44         FDRE                                         r  my_20khz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  my_20khz/counter_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.814    my_20khz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.330ns (61.414%)  route 0.207ns (38.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  my_20khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[0]/Q
                         net (fo=4, routed)           0.207     1.794    my_20khz/counter_reg_n_0_[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     1.983 r  my_20khz/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.983    my_20khz/data0[4]
    SLICE_X35Y44         FDRE                                         r  my_20khz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  my_20khz/counter_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.814    my_20khz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vc1/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.559     1.442    vc1/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  vc1/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vc1/count2_reg[4]/Q
                         net (fo=2, routed)           0.110     1.693    vc1/count2_reg[4]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.738 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.738    vc1/sclk_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.829     1.956    vc1/CLK_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism             -0.501     1.455    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.092     1.547    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.368ns (63.963%)  route 0.207ns (36.037%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  my_20khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[0]/Q
                         net (fo=4, routed)           0.207     1.794    my_20khz/counter_reg_n_0_[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.967 r  my_20khz/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.967    my_20khz/counter_reg[4]_i_1__1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.021 r  my_20khz/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.021    my_20khz/data0[5]
    SLICE_X35Y45         FDRE                                         r  my_20khz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  my_20khz/counter_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.814    my_20khz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.379ns (64.639%)  route 0.207ns (35.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  my_20khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[0]/Q
                         net (fo=4, routed)           0.207     1.794    my_20khz/counter_reg_n_0_[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.967 r  my_20khz/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.967    my_20khz/counter_reg[4]_i_1__1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.032 r  my_20khz/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.032    my_20khz/data0[7]
    SLICE_X35Y45         FDRE                                         r  my_20khz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  my_20khz/counter_reg[7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.814    my_20khz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.404ns (66.085%)  route 0.207ns (33.915%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  my_20khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[0]/Q
                         net (fo=4, routed)           0.207     1.794    my_20khz/counter_reg_n_0_[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.967 r  my_20khz/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.967    my_20khz/counter_reg[4]_i_1__1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.057 r  my_20khz/counter_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.057    my_20khz/data0[6]
    SLICE_X35Y45         FDRE                                         r  my_20khz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  my_20khz/counter_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.814    my_20khz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.404ns (66.085%)  route 0.207ns (33.915%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  my_20khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[0]/Q
                         net (fo=4, routed)           0.207     1.794    my_20khz/counter_reg_n_0_[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.967 r  my_20khz/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.967    my_20khz/counter_reg[4]_i_1__1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.057 r  my_20khz/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.057    my_20khz/data0[8]
    SLICE_X35Y45         FDRE                                         r  my_20khz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  my_20khz/counter_reg[8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.814    my_20khz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.407ns (66.251%)  route 0.207ns (33.749%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  my_20khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[0]/Q
                         net (fo=4, routed)           0.207     1.794    my_20khz/counter_reg_n_0_[0]
    SLICE_X35Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.967 r  my_20khz/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.967    my_20khz/counter_reg[4]_i_1__1_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.006 r  my_20khz/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.006    my_20khz/counter_reg[8]_i_1__1_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.060 r  my_20khz/counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.060    my_20khz/data0[9]
    SLICE_X35Y46         FDRE                                         r  my_20khz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  my_20khz/counter_reg[9]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.814    my_20khz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y35     vi/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y37     vi/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y37     vi/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     vi/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     vi/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y48     gbc/button_clock_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y43     gbc/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y38     vi/counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     my_20khz/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     vi/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     vi/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y48     gbc/button_clock_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y48     gbc/button_clock_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y43     gbc/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y43     gbc/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y38     vi/counter_reg[14]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     vi/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     vi/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     vi/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y35     vi/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 2.382ns (26.283%)  route 6.681ns (73.717%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 r  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.629    12.695    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.819 f  nolabel_line133/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=11, routed)          0.510    13.329    nolabel_line133/VGA_CONTROL/VGA_GREEN_reg[2]_2
    SLICE_X43Y12         LUT5 (Prop_lut5_I3_O)        0.124    13.453 f  nolabel_line133/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.571    14.024    nolabel_line133/VGA_CONTROL/VGA_GREEN[2]_i_2_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.148 r  nolabel_line133/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    14.148    nolabel_line133/VGA_CONTROL_n_321
    SLICE_X43Y13         FDRE                                         r  nolabel_line133/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.442    14.043    nolabel_line133/clk_out1
    SLICE_X43Y13         FDRE                                         r  nolabel_line133/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X43Y13         FDRE (Setup_fdre_C_D)        0.031    14.261    nolabel_line133/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 2.382ns (26.296%)  route 6.676ns (73.704%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 r  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.629    12.695    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.819 f  nolabel_line133/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=11, routed)          0.655    13.475    ts/h_cntr_reg_reg[11]
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.124    13.599 r  ts/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.421    14.020    ts/VGA_BLUE[0]_i_2_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  ts/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    14.144    nolabel_line133/cur_theme_background_reg[4]
    SLICE_X40Y14         FDRE                                         r  nolabel_line133/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.442    14.043    nolabel_line133/clk_out1
    SLICE_X40Y14         FDRE                                         r  nolabel_line133/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X40Y14         FDRE (Setup_fdre_C_D)        0.031    14.261    nolabel_line133/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 2.382ns (26.268%)  route 6.686ns (73.732%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 r  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.629    12.695    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.819 f  nolabel_line133/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=11, routed)          0.512    13.331    mc/h_cntr_reg_reg[11]
    SLICE_X44Y11         LUT3 (Prop_lut3_I1_O)        0.124    13.455 r  mc/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.574    14.029    ts/mode_reg[0]_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.153 r  ts/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    14.153    nolabel_line133/D[1]
    SLICE_X44Y12         FDRE                                         r  nolabel_line133/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.444    14.045    nolabel_line133/clk_out1
    SLICE_X44Y12         FDRE                                         r  nolabel_line133/VGA_GREEN_reg[1]/C
                         clock pessimism              0.274    14.319    
                         clock uncertainty           -0.072    14.246    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)        0.031    14.277    nolabel_line133/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.382ns (26.561%)  route 6.586ns (73.439%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 r  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.629    12.695    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.819 f  nolabel_line133/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=11, routed)          0.698    13.517    ts/h_cntr_reg_reg[11]
    SLICE_X37Y14         LUT5 (Prop_lut5_I1_O)        0.124    13.641 r  ts/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.288    13.929    ts/VGA_RED[1]_i_2_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.053 r  ts/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    14.053    nolabel_line133/cur_theme_background_reg[1]
    SLICE_X39Y14         FDRE                                         r  nolabel_line133/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.440    14.041    nolabel_line133/clk_out1
    SLICE_X39Y14         FDRE                                         r  nolabel_line133/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X39Y14         FDRE (Setup_fdre_C_D)        0.032    14.260    nolabel_line133/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 2.382ns (26.622%)  route 6.566ns (73.378%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 f  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.626    12.692    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    12.816 f  nolabel_line133/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=12, routed)          0.704    13.521    ts/h_cntr_reg_reg[11]_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I2_O)        0.124    13.645 r  ts/VGA_RED[3]_i_10/O
                         net (fo=1, routed)           0.264    13.909    ts/VGA_RED[3]_i_10_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.033 r  ts/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    14.033    nolabel_line133/cur_theme_background_reg[3]
    SLICE_X43Y12         FDRE                                         r  nolabel_line133/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.443    14.044    nolabel_line133/clk_out1
    SLICE_X43Y12         FDRE                                         r  nolabel_line133/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X43Y12         FDRE (Setup_fdre_C_D)        0.031    14.262    nolabel_line133/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.382ns (26.661%)  route 6.552ns (73.339%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 r  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.629    12.695    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.819 f  nolabel_line133/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=11, routed)          0.688    13.507    ts/h_cntr_reg_reg[11]
    SLICE_X39Y14         LUT5 (Prop_lut5_I1_O)        0.124    13.631 r  ts/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.264    13.896    ts/VGA_RED[2]_i_2_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.020 r  ts/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    14.020    nolabel_line133/cur_theme_tick_reg[3]
    SLICE_X39Y14         FDRE                                         r  nolabel_line133/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.440    14.041    nolabel_line133/clk_out1
    SLICE_X39Y14         FDRE                                         r  nolabel_line133/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X39Y14         FDRE (Setup_fdre_C_D)        0.031    14.259    nolabel_line133/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 2.382ns (26.707%)  route 6.537ns (73.293%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 f  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.626    12.692    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    12.816 f  nolabel_line133/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=12, routed)          0.528    13.344    ts/h_cntr_reg_reg[11]_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  ts/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.412    13.880    ts/VGA_GREEN[3]_i_2_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124    14.004 r  ts/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    14.004    nolabel_line133/D[2]
    SLICE_X43Y13         FDRE                                         r  nolabel_line133/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.442    14.043    nolabel_line133/clk_out1
    SLICE_X43Y13         FDRE                                         r  nolabel_line133/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X43Y13         FDRE (Setup_fdre_C_D)        0.031    14.261    nolabel_line133/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -14.004    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 2.382ns (26.714%)  route 6.535ns (73.286%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 r  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.629    12.695    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.819 f  nolabel_line133/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=11, routed)          0.780    13.600    ts/h_cntr_reg_reg[11]
    SLICE_X43Y14         LUT5 (Prop_lut5_I1_O)        0.124    13.724 r  ts/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.154    13.878    ts/VGA_GREEN[0]_i_2_n_0
    SLICE_X43Y14         LUT5 (Prop_lut5_I3_O)        0.124    14.002 r  ts/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    14.002    nolabel_line133/D[0]
    SLICE_X43Y14         FDRE                                         r  nolabel_line133/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.442    14.043    nolabel_line133/clk_out1
    SLICE_X43Y14         FDRE                                         r  nolabel_line133/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X43Y14         FDRE (Setup_fdre_C_D)        0.029    14.259    nolabel_line133/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 2.382ns (26.742%)  route 6.525ns (73.258%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 r  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.629    12.695    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.819 f  nolabel_line133/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=11, routed)          0.661    13.480    ts/h_cntr_reg_reg[11]
    SLICE_X39Y13         LUT5 (Prop_lut5_I1_O)        0.124    13.604 r  ts/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.264    13.869    ts/VGA_BLUE[2]_i_2_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  ts/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    13.993    nolabel_line133/cur_theme_axes_reg[10]
    SLICE_X39Y13         FDRE                                         r  nolabel_line133/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.440    14.041    nolabel_line133/clk_out1
    SLICE_X39Y13         FDRE                                         r  nolabel_line133/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)        0.031    14.259    nolabel_line133/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 2.382ns (26.814%)  route 6.501ns (73.186%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.042 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.564     5.085    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y11         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=257, routed)         1.526     7.068    dw1/Sample_Memory_reg_576_639_0_2/ADDRC1
    SLICE_X46Y0          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.192 f  dw1/Sample_Memory_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           0.910     8.101    dw1/Sample_Memory_reg_576_639_0_2_n_2
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.225 f  dw1/VGA_Red_waveform3_carry_i_71/O
                         net (fo=1, routed)           0.000     8.225    dw1/VGA_Red_waveform3_carry_i_71_n_0
    SLICE_X45Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     8.463 f  dw1/VGA_Red_waveform3_carry_i_37/O
                         net (fo=1, routed)           0.857     9.320    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_4
    SLICE_X45Y11         LUT6 (Prop_lut6_I3_O)        0.298     9.618 f  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_15/O
                         net (fo=4, routed)           0.832    10.450    nolabel_line133/VGA_CONTROL/dw1/VGA_Red_waveform5[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21/O
                         net (fo=3, routed)           0.432    11.006    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_21_n_0
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124    11.130 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8/O
                         net (fo=1, routed)           0.414    11.544    nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_8_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.668 r  nolabel_line133/VGA_CONTROL/VGA_Red_waveform3_carry_i_2/O
                         net (fo=1, routed)           0.000    11.668    dw1/v_cntr_reg_reg[9][2]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.066 r  dw1/VGA_Red_waveform3_carry/CO[3]
                         net (fo=2, routed)           0.629    12.695    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.819 f  nolabel_line133/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=11, routed)          0.558    13.377    ts/h_cntr_reg_reg[11]
    SLICE_X43Y14         LUT5 (Prop_lut5_I1_O)        0.124    13.501 f  ts/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.343    13.845    ts/VGA_RED[0]_i_2_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124    13.969 r  ts/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    13.969    nolabel_line133/cur_theme_tick_reg[0]
    SLICE_X43Y15         FDRE                                         r  nolabel_line133/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          1.441    14.042    nolabel_line133/clk_out1
    SLICE_X43Y15         FDRE                                         r  nolabel_line133/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.302    
                         clock uncertainty           -0.072    14.229    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.032    14.261    nolabel_line133/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.158%)  route 0.158ns (38.842%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y12         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=63, routed)          0.158     1.743    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[11]_0[11]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X47Y12         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.830     1.957    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X47Y12         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.105     1.549    nolabel_line133/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.475%)  route 0.158ns (38.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.558     1.441    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y17         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=65, routed)          0.158     1.740    nolabel_line133/VGA_CONTROL/out[10]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X44Y17         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.826     1.953    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y17         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.252ns (59.698%)  route 0.170ns (40.302%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.559     1.442    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y16         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=75, routed)          0.170     1.753    nolabel_line133/VGA_CONTROL/out[6]
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X44Y16         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.827     1.954    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y16         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.252ns (59.655%)  route 0.170ns (40.345%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.560     1.443    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y15         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=62, routed)          0.170     1.755    nolabel_line133/VGA_CONTROL/out[2]
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.866 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.866    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X44Y15         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.828     1.955    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y15         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.105     1.548    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.285ns (64.345%)  route 0.158ns (35.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.558     1.441    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y17         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=65, routed)          0.158     1.740    nolabel_line133/VGA_CONTROL/out[10]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X44Y17         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.826     1.953    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y17         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.917%)  route 0.301ns (68.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.554     1.437    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X40Y20         FDRE                                         r  nolabel_line133/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line133/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.301     1.879    nolabel_line133/h_sync_reg
    SLICE_X36Y28         FDRE                                         r  nolabel_line133/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.820     1.947    nolabel_line133/clk_out1
    SLICE_X36Y28         FDRE                                         r  nolabel_line133/VGA_HS_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.070     1.539    nolabel_line133/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.285ns (62.620%)  route 0.170ns (37.380%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.559     1.442    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y16         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=75, routed)          0.170     1.753    nolabel_line133/VGA_CONTROL/out[6]
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.897 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X44Y16         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.827     1.954    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y16         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.285ns (62.578%)  route 0.170ns (37.422%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.560     1.443    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y15         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=62, routed)          0.170     1.755    nolabel_line133/VGA_CONTROL/out[2]
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.899 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.899    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X44Y15         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.828     1.955    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y15         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.105     1.548    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.251ns (53.557%)  route 0.218ns (46.443%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.558     1.441    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y17         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=76, routed)          0.218     1.800    nolabel_line133/VGA_CONTROL/out[9]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.910 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X44Y17         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.826     1.953    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y17         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X44Y17         FDRE (Hold_fdre_C_D)         0.105     1.546    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.256ns (54.619%)  route 0.213ns (45.381%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.560     1.443    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y15         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=53, routed)          0.213     1.797    nolabel_line133/VGA_CONTROL/out[0]
    SLICE_X44Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  nolabel_line133/VGA_CONTROL/v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.842    nolabel_line133/VGA_CONTROL/v_cntr_reg[0]_i_4_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.912    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X44Y15         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line133/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line133/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line133/VGA_CLK_108M/clkout1_buf/O
                         net (fo=69, routed)          0.828     1.955    nolabel_line133/VGA_CONTROL/clk_out1
    SLICE_X44Y15         FDRE                                         r  nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X44Y15         FDRE (Hold_fdre_C_D)         0.105     1.548    nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y5      dt1/sw2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y5      dt1/sw2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y3      dt1/sw14/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y3      dt1/sw14/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y4      dt1/modes/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y4      dt1/modes/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y2      dt1/open_option/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y2      dt1/open_option/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      dt1/sw0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      dt1/sw0/FontRom/fontRow_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y13     dt1/sw15/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y13     dt1/sw2/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y15     dt1/modes/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y12     dt1/open_option/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y12     dt1/open_option/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y15     dt1/sw3/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y12     dt1/sw1/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y12     dt1/sw1/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y13     dt1/options/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y13     dt1/options/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y13     dt1/sw2/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y15     nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y15     nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y17     nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y17     nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y15     nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y15     nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y15     nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y15     nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y15     nolabel_line133/VGA_CONTROL/v_cntr_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    nolabel_line133/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line133/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



