{
    "spec": "Module name: xs6_sram_4096x32_byte_en. Module specification: This module implements a 4096x32-bit SRAM with byte-enable functionality using Xilinx Spartan-6 FPGA block RAM resources. It consists of 8 RAMB16BWER primitives, each handling 8 bits of the 32-bit data width, organized into two banks of 2048x32 bits each. The module supports read and write operations with byte-level granularity, allowing individual byte writes within a 32-bit word. Input ports include i_clk (clock input), i_write_data (32-bit data input), i_write_enable (write control), i_address (12-bit address), and i_byte_enable (4-bit byte write control). The output port o_read_data provides the 32-bit",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: xs6_sram_4096x32_byte_en\n\nExplanation: This module implements a 4096x32-bit SRAM with byte-enable functionality using Xilinx Spartan-6 FPGA block RAM resources. It consists of 8 RAMB16BWER primitives, each handling 8 bits of the 32-bit data width. The module supports read and write operations with byte-level granularity, allowing individual byte writes within a 32-bit word. The SRAM is organized into two banks of 2048x32 bits each, selected by the most significant address bit. The module includes extensive initialization parameters for each RAMB16BWER primitive, allowing pre-loading of SRAM contents if desired."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code, here are the input and output ports of the xs6_sram_4096x32_byte_en module:\n\nInput ports: i_clk, i_write_data, i_write_enable, i_address, i_byte_enable.\nExplanation:\n- i_clk: Clock input for synchronous operations\n- i_write_data: 32-bit data input for write operations\n- i_write_enable: Control signal to enable write operations\n- i_address: 12-bit address input for read/write operations\n- i_byte_enable: 4-bit input to control individual byte writes\n\nOutput ports: o_read_data.\nExplanation:\n- o_read_data: 32-bit data output for read operations\n\nThis module implements a 4096x32-bit SRAM with byte-enable functionality, allowing read and write operations with byte-level granularity. The input ports control the SRAM operations, while the output port provides the read data from the specified address."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nBased on the given code, here are the internal signals and their explanations:\n\nInternal signals: wea_b0, wea_b1, data_out_b0, data_out_b1, read_data_b0, read_data_b1, address_11_r.\n\nExplanation:\n- wea_b0, wea_b1: 4-bit write enable signals for the lower and upper banks of SRAM, respectively. They control byte-wise write operations.\n- data_out_b0, data_out_b1: Arrays of 4x32-bit signals holding output data from each RAMB16BWER primitive in the lower and upper banks.\n- read_data_b0, read_data_b1: 32-bit signals that combine the outputs from the four RAMB16BWER primitives in each bank into a single 32-bit word.\n- address_11_r: Registered version of the most significant address bit (i_address[11]), used to select between the lower and upper banks for read operations.\n\nThese internal signals facilitate the operation of the dual-bank SRAM structure, manage byte-enable functionality, and handle data routing between the RAMB16BWER primitives and the module's ports."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nmodule xs6_sram_4096x32_byte_en\n#(\nparameter SRAM0_INIT_0 = 256'h0,\nparameter SRAM0_INIT_1 = 256'h0,\nparameter SRAM0_INIT_2 = 256'h0,\nparameter SRAM0_INIT_3 = 256'h0,\nparameter SRAM0_INIT_4 = 256'h0,\nparameter SRAM0_INIT_5 = 256'h0,\nparameter SRAM0_INIT_6 = 256'h0,\nparameter SRAM0_INIT_7 = 256'h0,\nparameter SRAM0_INIT_8 = 256'h0,\nparameter SRAM0_INIT_9 = 256'h0,\nparameter SRAM0_INIT_10 = 256'h0,\nparameter SRAM0_INIT_11 = 256'h0,\nparameter SRAM0_INIT_12 = 256'h0,\nparameter SRAM0_INIT_13 = 256'h0,\nparameter SRAM0_INIT_14 = 256'h0,\nparameter SRAM0_INIT_15 = 256'h0,\nparameter SRAM0_INIT_16 = 256'h0,\nparameter SRAM0_INIT_17 = 256'h0,\nparameter SRAM0_INIT_18 = 256'h0,\nparameter SRAM0_INIT_19 = 256'h0,\nparameter SRAM0_INIT_20 = 256'h0,\nparameter SRAM0_INIT_21 = 256'h0,\nparameter SRAM0_INIT_22 = 256'h0,\nparameter SRAM0_INIT_23 = 256'h0,\nparameter SRAM0_INIT_24 = 256'h0,\nparameter SRAM0_INIT_25 = 256'h0,\nparameter SRAM0_INIT_26 = 256'h0,\nparameter SRAM0_INIT_27 = 256'h0,\nparameter SRAM0_INIT_28 = 256'h0,\nparameter SRAM0_INIT_29 = 256'h0,\nparameter SRAM0_INIT_30 = 256'h0,\nparameter SRAM0_INIT_31 = 256'h0,\nparameter SRAM0_INIT_32 = 256'h0,\nparameter SRAM0_INIT_33 = 256'h0,\nparameter SRAM0_INIT_34 = 256'h0,\nparameter SRAM0_INIT_35 = 256'h0,\nparameter SRAM0_INIT_36 = 256'h0,\nparameter SRAM0_INIT_37 = 256'h0,\nparameter SRAM0_INIT_38 = 256'h0,\nparameter SRAM0_INIT_39 = 256'h0,\nparameter SRAM0_INIT_40 = 256'h0,\nparameter SRAM0_INIT_41 = 256'h0,\nparameter SRAM0_INIT_42 = 256'h0,\nparameter SRAM0_INIT_43 = 256'h0,\nparameter SRAM0_INIT_44 = 256'h0,\nparameter SRAM0_INIT_45 = 256'h0,\nparameter SRAM0_INIT_46 = 256'h0,\nparameter SRAM0_INIT_47 = 256'h0,\nparameter SRAM0_INIT_48 = 256'h0,\nparameter SRAM0_INIT_49 = 256'h0,\nparameter SRAM0_INIT_50 = 256'h0,\nparameter SRAM0_INIT_51 = 256'h0,\nparameter SRAM0_INIT_52 = 256'h0,\nparameter SRAM0_INIT_53 = 256'h0,\nparameter SRAM0_INIT_54 = 256'h0,\nparameter SRAM0_INIT_55 = 256'h0,\nparameter SRAM0_INIT_56 = 256'h0,\nparameter SRAM0_INIT_57 = 256'h0,\nparameter SRAM0_INIT_58 = 256'h0,\nparameter SRAM0_INIT_59 = 256'h0,\nparameter SRAM0_INIT_60 = 256'h0,\nparameter SRAM0_INIT_61 = 256'h0,\nparameter SRAM0_INIT_62 = 256'h0,\nparameter SRAM0_INIT_63 = 256'h0,\n\n\nparameter SRAM1_INIT_0 = 256'h0,\nparameter SRAM1_INIT_1 = 256'h0,\nparameter SRAM1_INIT_2 = 256'h0,\nparameter SRAM1_INIT_3 = 256'h0,\nparameter SRAM1_INIT_4 = 256'h0,\nparameter SRAM1_INIT_5 = 256'h0,\nparameter SRAM1_INIT_6 = 256'h0,\nparameter SRAM1_INIT_7 = 256'h0,\nparameter SRAM1_INIT_8 = 256'h0,\nparameter SRAM1_INIT_9 = 256'h0,\nparameter SRAM1_INIT_10 = 256'h0,\nparameter SRAM1_INIT_11 = 256'h0,\nparameter SRAM1_INIT_12 = 256'h0,\nparameter SRAM1_INIT_13 = 256'h0,\nparameter SRAM1_INIT_14 = 256'h0,\nparameter SRAM1_INIT_15 = 256'h0,\nparameter SRAM1_INIT_16 = 256'h0,\nparameter SRAM1_INIT_17 = 256'h0,\nparameter SRAM1_INIT_18 = 256'h0,\nparameter SRAM1_INIT_19 = 256'h0,\nparameter SRAM1_INIT_20 = 256'h0,\nparameter SRAM1_INIT_21 = 256'h0,\nparameter SRAM1_INIT_22 = 256'h0,\nparameter SRAM1_INIT_23 = 256'h0,\nparameter SRAM1_INIT_24 = 256'h0,\nparameter SRAM1_INIT_25 = 256'h0,\nparameter SRAM1_INIT_26 = 256'h0,\nparameter SRAM1_INIT_27 = 256'h0,\nparameter SRAM1_INIT_28 = 256'h0,\nparameter SRAM1_INIT_29 = 256'h0,\nparameter SRAM1_INIT_30 = 256'h0,\nparameter SRAM1_INIT_31 = 256'h0,\nparameter SRAM1_INIT_32 = 256'h0,\nparameter SRAM1_INIT_33 = 256'h0,\nparameter SRAM1_INIT_34 = 256'h0,\nparameter SRAM1_INIT_35 = 256'h0,\nparameter SRAM1_INIT_36 = 256'h0,\nparameter SRAM1_INIT_37 = 256'h0,\nparameter SRAM1_INIT_38 = 256'h0,\nparameter SRAM1_INIT_39 = 256'h0,\nparameter SRAM1_INIT_40 = 256'h0,\nparameter SRAM1_INIT_41 = 256'h0,\nparameter SRAM1_INIT_42 = 256'h0,\nparameter SRAM1_INIT_43 = 256'h0,\nparameter SRAM1_INIT_44 = 256'h0,\nparameter SRAM1_INIT_45 = 256'h0,\nparameter SRAM1_INIT_46 = 256'h0,\nparameter SRAM1_INIT_47 = 256'h0,\nparameter SRAM1_INIT_48 = 256'h0,\nparameter SRAM1_INIT_49 = 256'h0,\nparameter SRAM1_INIT_50 = 256'h0,\nparameter SRAM1_INIT_51 = 256'h0,\nparameter SRAM1_INIT_52 = 256'h0,\nparameter SRAM1_INIT_53 = 256'h0,\nparameter SRAM1_INIT_54 = 256'h0,\nparameter SRAM1_INIT_55 = 256'h0,\nparameter SRAM1_INIT_56 = 256'h0,\nparameter SRAM1_INIT_57 = 256'h0,\nparameter SRAM1_INIT_58 = 256'h0,\nparameter SRAM1_INIT_59 = 256'h0,\nparameter SRAM1_INIT_60 = 256'h0,\nparameter SRAM1_INIT_61 = 256'h0,\nparameter SRAM1_INIT_62 = 256'h0,\nparameter SRAM1_INIT_63 = 256'h0,\n\n\n\nparameter SRAM2_INIT_0 = 256'h0,\nparameter SRAM2_INIT_1 = 256'h0,\nparameter SRAM2_INIT_2 = 256'h0,\nparameter SRAM2_INIT_3 = 256'h0,\nparameter SRAM2_INIT_4 = 256'h0,\nparameter SRAM2_INIT_5 = 256'h0,\nparameter SRAM2_INIT_6 = 256'h0,\nparameter SRAM2_INIT_7 = 256'h0,\nparameter SRAM2_INIT_8 = 256'h0,\nparameter SRAM2_INIT_9 = 256'h0,\nparameter SRAM2_INIT_10 = 256'h0,\nparameter SRAM2_INIT_11 = 256'h0,\nparameter SRAM2_INIT_12 = 256'h0,\nparameter SRAM2_INIT_13 = 256'h0,\nparameter SRAM2_INIT_14 = 256'h0,\nparameter SRAM2_INIT_15 = 256'h0,\nparameter SRAM2_INIT_16 = 256'h0,\nparameter SRAM2_INIT_17 = 256'h0,\nparameter SRAM2_INIT_18 = 256'h0,\nparameter SRAM2_INIT_19 = 256'h0,\nparameter SRAM2_INIT_20 = 256'h0,\nparameter SRAM2_INIT_21 = 256'h0,\nparameter SRAM2_INIT_22 = 256'h0,\nparameter SRAM2_INIT_23 = 256'h0,\nparameter SRAM2_INIT_24 = 256'h0,\nparameter SRAM2_INIT_25 = 256'h0,\nparameter SRAM2_INIT_26 = 256'h0,\nparameter SRAM2_INIT_27 = 256'h0,\nparameter SRAM2_INIT_28 = 256'h0,\nparameter SRAM2_INIT_29 = 256'h0,\nparameter SRAM2_INIT_30 = 256'h0,\nparameter SRAM2_INIT_31 = 256'h0,\nparameter SRAM2_INIT_32 = 256'h0,\nparameter SRAM2_INIT_33 = 256'h0,\nparameter SRAM2_INIT_34 = 256'h0,\nparameter SRAM2_INIT_35 = 256'h0,\nparameter SRAM2_INIT_36 = 256'h0,\nparameter SRAM2_INIT_37 = 256'h0,\nparameter SRAM2_INIT_38 = 256'h0,\nparameter SRAM2_INIT_39 = 256'h0,\nparameter SRAM2_INIT_40 = 256'h0,\nparameter SRAM2_INIT_41 = 256'h0,\nparameter SRAM2_INIT_42 = 256'h0,\nparameter SRAM2_INIT_43 = 256'h0,\nparameter SRAM2_INIT_44 = 256'h0,\nparameter SRAM2_INIT_45 = 256'h0,\nparameter SRAM2_INIT_46 = 256'h0,\nparameter SRAM2_INIT_47 = 256'h0,\nparameter SRAM2_INIT_48 = 256'h0,\nparameter SRAM2_INIT_49 = 256'h0,\nparameter SRAM2_INIT_50 = 256'h0,\nparameter SRAM2_INIT_51 = 256'h0,\nparameter SRAM2_INIT_52 = 256'h0,\nparameter SRAM2_INIT_53 = 256'h0,\nparameter SRAM2_INIT_54 = 256'h0,\nparameter SRAM2_INIT_55 = 256'h0,\nparameter SRAM2_INIT_56 = 256'h0,\nparameter SRAM2_INIT_57 = 256'h0,\nparameter SRAM2_INIT_58 = 256'h0,\nparameter SRAM2_INIT_59 = 256'h0,\nparameter SRAM2_INIT_60 = 256'h0,\nparameter SRAM2_INIT_61 = 256'h0,\nparameter SRAM2_INIT_62 = 256'h0,\nparameter SRAM2_INIT_63 = 256'h0,\n\nparameter SRAM3_INIT_0 = 256'h0,\nparameter SRAM3_INIT_1 = 256'h0,\nparameter SRAM3_INIT_2 = 256'h0,\nparameter SRAM3_INIT_3 = 256'h0,\nparameter SRAM3_INIT_4 = 256'h0,\nparameter SRAM3_INIT_5 = 256'h0,\nparameter SRAM3_INIT_6 = 256'h0,\nparameter SRAM3_INIT_7 = 256'h0,\nparameter SRAM3_INIT_8 = 256'h0,\nparameter SRAM3_INIT_9 = 256'h0,\nparameter SRAM3_INIT_10 = 256'h0,\nparameter SRAM3_INIT_11 = 256'h0,\nparameter SRAM3_INIT_12 = 256'h0,\nparameter SRAM3_INIT_13 = 256'h0,\nparameter SRAM3_INIT_14 = 256'h0,\nparameter SRAM3_INIT_15 = 256'h0,\nparameter SRAM3_INIT_16 = 256'h0,\nparameter SRAM3_INIT_17 = 256'h0,\nparameter SRAM3_INIT_18 = 256'h0,\nparameter SRAM3_INIT_19 = 256'h0,\nparameter SRAM3_INIT_20 = 256'h0,\nparameter SRAM3_INIT_21 = 256'h0,\nparameter SRAM3_INIT_22 = 256'h0,\nparameter SRAM3_INIT_23 = 256'h0,\nparameter SRAM3_INIT_24 = 256'h0,\nparameter SRAM3_INIT_25 = 256'h0,\nparameter SRAM3_INIT_26 = 256'h0,\nparameter SRAM3_INIT_27 = 256'h0,\nparameter SRAM3_INIT_28 = 256'h0,\nparameter SRAM3_INIT_29 = 256'h0,\nparameter SRAM3_INIT_30 = 256'h0,\nparameter SRAM3_INIT_31 = 256'h0,\nparameter SRAM3_INIT_32 = 256'h0,\nparameter SRAM3_INIT_33 = 256'h0,\nparameter SRAM3_INIT_34 = 256'h0,\nparameter SRAM3_INIT_35 = 256'h0,\nparameter SRAM3_INIT_36 = 256'h0,\nparameter SRAM3_INIT_37 = 256'h0,\nparameter SRAM3_INIT_38 = 256'h0,\nparameter SRAM3_INIT_39 = 256'h0,\nparameter SRAM3_INIT_40 = 256'h0,\nparameter SRAM3_INIT_41 = 256'h0,\nparameter SRAM3_INIT_42 = 256'h0,\nparameter SRAM3_INIT_43 = 256'h0,\nparameter SRAM3_INIT_44 = 256'h0,\nparameter SRAM3_INIT_45 = 256'h0,\nparameter SRAM3_INIT_46 = 256'h0,\nparameter SRAM3_INIT_47 = 256'h0,\nparameter SRAM3_INIT_48 = 256'h0,\nparameter SRAM3_INIT_49 = 256'h0,\nparameter SRAM3_INIT_50 = 256'h0,\nparameter SRAM3_INIT_51 = 256'h0,\nparameter SRAM3_INIT_52 = 256'h0,\nparameter SRAM3_INIT_53 = 256'h0,\nparameter SRAM3_INIT_54 = 256'h0,\nparameter SRAM3_INIT_55 = 256'h0,\nparameter SRAM3_INIT_56 = 256'h0,\nparameter SRAM3_INIT_57 = 256'h0,\nparameter SRAM3_INIT_58 = 256'h0,\nparameter SRAM3_INIT_59 = 256'h0,\nparameter SRAM3_INIT_60 = 256'h0,\nparameter SRAM3_INIT_61 = 256'h0,\nparameter SRAM3_INIT_62 = 256'h0,\nparameter SRAM3_INIT_63 = 256'h0,\n\nparameter SRAM4_INIT_0 = 256'h0,\nparameter SRAM4_INIT_1 = 256'h0,\nparameter SRAM4_INIT_2 = 256'h0,\nparameter SRAM4_INIT_3 = 256'h0,\nparameter SRAM4_INIT_4 = 256'h0,\nparameter SRAM4_INIT_5 = 256'h0,\nparameter SRAM4_INIT_6 = 256'h0,\nparameter SRAM4_INIT_7 = 256'h0,\nparameter SRAM4_INIT_8 = 256'h0,\nparameter SRAM4_INIT_9 = 256'h0,\nparameter SRAM4_INIT_10 = 256'h0,\nparameter SRAM4_INIT_11 = 256'h0,\nparameter SRAM4_INIT_12 = 256'h0,\nparameter SRAM4_INIT_13 = 256'h0,\nparameter SRAM4_INIT_14 = 256'h0,\nparameter SRAM4_INIT_15 = 256'h0,\nparameter SRAM4_INIT_16 = 256'h0,\nparameter SRAM4_INIT_17 = 256'h0,\nparameter SRAM4_INIT_18 = 256'h0,\nparameter SRAM4_INIT_19 = 256'h0,\nparameter SRAM4_INIT_20 = 256'h0,\nparameter SRAM4_INIT_21 = 256'h0,\nparameter SRAM4_INIT_22 = 256'h0,\nparameter SRAM4_INIT_23 = 256'h0,\nparameter SRAM4_INIT_24 = 256'h0,\nparameter SRAM4_INIT_25 = 256'h0,\nparameter SRAM4_INIT_26 = 256'h0,\nparameter SRAM4_INIT_27 = 256'h0,\nparameter SRAM4_INIT_28 = 256'h0,\nparameter SRAM4_INIT_29 = 256'h0,\nparameter SRAM4_INIT_30 = 256'h0,\nparameter SRAM4_INIT_31 = 256'h0,\nparameter SRAM4_INIT_32 = 256'h0,\nparameter SRAM4_INIT_33 = 256'h0,\nparameter SRAM4_INIT_34 = 256'h0,\nparameter SRAM4_INIT_35 = 256'h0,\nparameter SRAM4_INIT_36 = 256'h0,\nparameter SRAM4_INIT_37 = 256'h0,\nparameter SRAM4_INIT_38 = 256'h0,\nparameter SRAM4_INIT_39 = 256'h0,\nparameter SRAM4_INIT_40 = 256'h0,\nparameter SRAM4_INIT_41 = 256'h0,\nparameter SRAM4_INIT_42 = 256'h0,\nparameter SRAM4_INIT_43 = 256'h0,\nparameter SRAM4_INIT_44 = 256'h0,\nparameter SRAM4_INIT_45 = 256'h0,\nparameter SRAM4_INIT_46 = 256'h0,\nparameter SRAM4_INIT_47 = 256'h0,\nparameter SRAM4_INIT_48 = 256'h0,\nparameter SRAM4_INIT_49 = 256'h0,\nparameter SRAM4_INIT_50 = 256'h0,\nparameter SRAM4_INIT_51 = 256'h0,\nparameter SRAM4_INIT_52 = 256'h0,\nparameter SRAM4_INIT_53 = 256'h0,\nparameter SRAM4_INIT_54 = 256'h0,\nparameter SRAM4_INIT_55 = 256'h0,\nparameter SRAM4_INIT_56 = 256'h0,\nparameter SRAM4_INIT_57 = 256'h0,\nparameter SRAM4_INIT_58 = 256'h0,\nparameter SRAM4_INIT_59 = 256'h0,\nparameter SRAM4_INIT_60 = 256'h0,\nparameter SRAM4_INIT_61 = 256'h0,\nparameter SRAM4_INIT_62 = 256'h0,\nparameter SRAM4_INIT_63 = 256'h0,\n\n\nparameter SRAM5_INIT_0 = 256'h0,\nparameter SRAM5_INIT_1 = 256'h0,\nparameter SRAM5_INIT_2 = 256'h0,\nparameter SRAM5_INIT_3 = 256'h0,\nparameter SRAM5_INIT_4 = 256'h0,\nparameter SRAM5_INIT_5 = 256'h0,\nparameter SRAM5_INIT_6 = 256'h0,\nparameter SRAM5_INIT_7 = 256'h0,\nparameter SRAM5_INIT_8 = 256'h0,\nparameter SRAM5_INIT_9 = 256'h0,\nparameter SRAM5_INIT_10 = 256'h0,\nparameter SRAM5_INIT_11 = 256'h0,\nparameter SRAM5_INIT_12 = 256'h0,\nparameter SRAM5_INIT_13 = 256'h0,\nparameter SRAM5_INIT_14 = 256'h0,\nparameter SRAM5_INIT_15 = 256'h0,\nparameter SRAM5_INIT_16 = 256'h0,\nparameter SRAM5_INIT_17 = 256'h0,\nparameter SRAM5_INIT_18 = 256'h0,\nparameter SRAM5_INIT_19 = 256'h0,\nparameter SRAM5_INIT_20 = 256'h0,\nparameter SRAM5_INIT_21 = 256'h0,\nparameter SRAM5_INIT_22 = 256'h0,\nparameter SRAM5_INIT_23 = 256'h0,\nparameter SRAM5_INIT_24 = 256'h0,\nparameter SRAM5_INIT_25 = 256'h0,\nparameter SRAM5_INIT_26 = 256'h0,\nparameter SRAM5_INIT_27 = 256'h0,\nparameter SRAM5_INIT_28 = 256'h0,\nparameter SRAM5_INIT_29 = 256'h0,\nparameter SRAM5_INIT_30 = 256'h0,\nparameter SRAM5_INIT_31 = 256'h0,\nparameter SRAM5_INIT_32 = 256'h0,\nparameter SRAM5_INIT_33 = 256'h0,\nparameter SRAM5_INIT_34 = 256'h0,\nparameter SRAM5_INIT_35 = 256'h0,\nparameter SRAM5_INIT_36 = 256'h0,\nparameter SRAM5_INIT_37 = 256'h0,\nparameter SRAM5_INIT_38 = 256'h0,\nparameter SRAM5_INIT_39 = 256'h0,\nparameter SRAM5_INIT_40 = 256'h0,\nparameter SRAM5_INIT_41 = 256'h0,\nparameter SRAM5_INIT_42 = 256'h0,\nparameter SRAM5_INIT_43 = 256'h0,\nparameter SRAM5_INIT_44 = 256'h0,\nparameter SRAM5_INIT_45 = 256'h0,\nparameter SRAM5_INIT_46 = 256'h0,\nparameter SRAM5_INIT_47 = 256'h0,\nparameter SRAM5_INIT_48 = 256'h0,\nparameter SRAM5_INIT_49 = 256'h0,\nparameter SRAM5_INIT_50 = 256'h0,\nparameter SRAM5_INIT_51 = 256'h0,\nparameter SRAM5_INIT_52 = 256'h0,\nparameter SRAM5_INIT_53 = 256'h0,\nparameter SRAM5_INIT_54 = 256'h0,\nparameter SRAM5_INIT_55 = 256'h0,\nparameter SRAM5_INIT_56 = 256'h0,\nparameter SRAM5_INIT_57 = 256'h0,\nparameter SRAM5_INIT_58 = 256'h0,\nparameter SRAM5_INIT_59 = 256'h0,\nparameter SRAM5_INIT_60 = 256'h0,\nparameter SRAM5_INIT_61 = 256'h0,\nparameter SRAM5_INIT_62 = 256'h0,\nparameter SRAM5_INIT_63 = 256'h0,\n\n\n\nparameter SRAM6_INIT_0 = 256'h0,\nparameter SRAM6_INIT_1 = 256'h0,\nparameter SRAM6_INIT_2 = 256'h0,\nparameter SRAM6_INIT_3 = 256'h0,\nparameter SRAM6_INIT_4 = 256'h0,\nparameter SRAM6_INIT_5 = 256'h0,\nparameter SRAM6_INIT_6 = 256'h0,\nparameter SRAM6_INIT_7 = 256'h0,\nparameter SRAM6_INIT_8 = 256'h0,\nparameter SRAM6_INIT_9 = 256'h0,\nparameter SRAM6_INIT_10 = 256'h0,\nparameter SRAM6_INIT_11 = 256'h0,\nparameter SRAM6_INIT_12 = 256'h0,\nparameter SRAM6_INIT_13 = 256'h0,\nparameter SRAM6_INIT_14 = 256'h0,\nparameter SRAM6_INIT_15 = 256'h0,\nparameter SRAM6_INIT_16 = 256'h0,\nparameter SRAM6_INIT_17 = 256'h0,\nparameter SRAM6_INIT_18 = 256'h0,\nparameter SRAM6_INIT_19 = 256'h0,\nparameter SRAM6_INIT_20 = 256'h0,\nparameter SRAM6_INIT_21 = 256'h0,\nparameter SRAM6_INIT_22 = 256'h0,\nparameter SRAM6_INIT_23 = 256'h0,\nparameter SRAM6_INIT_24 = 256'h0,\nparameter SRAM6_INIT_25 = 256'h0,\nparameter SRAM6_INIT_26 = 256'h0,\nparameter SRAM6_INIT_27 = 256'h0,\nparameter SRAM6_INIT_28 = 256'h0,\nparameter SRAM6_INIT_29 = 256'h0,\nparameter SRAM6_INIT_30 = 256'h0,\nparameter SRAM6_INIT_31 = 256'h0,\nparameter SRAM6_INIT_32 = 256'h0,\nparameter SRAM6_INIT_33 = 256'h0,\nparameter SRAM6_INIT_34 = 256'h0,\nparameter SRAM6_INIT_35 = 256'h0,\nparameter SRAM6_INIT_36 = 256'h0,\nparameter SRAM6_INIT_37 = 256'h0,\nparameter SRAM6_INIT_38 = 256'h0,\nparameter SRAM6_INIT_39 = 256'h0,\nparameter SRAM6_INIT_40 = 256'h0,\nparameter SRAM6_INIT_41 = 256'h0,\nparameter SRAM6_INIT_42 = 256'h0,\nparameter SRAM6_INIT_43 = 256'h0,\nparameter SRAM6_INIT_44 = 256'h0,\nparameter SRAM6_INIT_45 = 256'h0,\nparameter SRAM6_INIT_46 = 256'h0,\nparameter SRAM6_INIT_47 = 256'h0,\nparameter SRAM6_INIT_48 = 256'h0,\nparameter SRAM6_INIT_49 = 256'h0,\nparameter SRAM6_INIT_50 = 256'h0,\nparameter SRAM6_INIT_51 = 256'h0,\nparameter SRAM6_INIT_52 = 256'h0,\nparameter SRAM6_INIT_53 = 256'h0,\nparameter SRAM6_INIT_54 = 256'h0,\nparameter SRAM6_INIT_55 = 256'h0,\nparameter SRAM6_INIT_56 = 256'h0,\nparameter SRAM6_INIT_57 = 256'h0,\nparameter SRAM6_INIT_58 = 256'h0,\nparameter SRAM6_INIT_59 = 256'h0,\nparameter SRAM6_INIT_60 = 256'h0,\nparameter SRAM6_INIT_61 = 256'h0,\nparameter SRAM6_INIT_62 = 256'h0,\nparameter SRAM6_INIT_63 = 256'h0,\n\nparameter SRAM7_INIT_0 = 256'h0,\nparameter SRAM7_INIT_1 = 256'h0,\nparameter SRAM7_INIT_2 = 256'h0,\nparameter SRAM7_INIT_3 = 256'h0,\nparameter SRAM7_INIT_4 = 256'h0,\nparameter SRAM7_INIT_5 = 256'h0,\nparameter SRAM7_INIT_6 = 256'h0,\nparameter SRAM7_INIT_7 = 256'h0,\nparameter SRAM7_INIT_8 = 256'h0,\nparameter SRAM7_INIT_9 = 256'h0,\nparameter SRAM7_INIT_10 = 256'h0,\nparameter SRAM7_INIT_11 = 256'h0,\nparameter SRAM7_INIT_12 = 256'h0,\nparameter SRAM7_INIT_13 = 256'h0,\nparameter SRAM7_INIT_14 = 256'h0,\nparameter SRAM7_INIT_15 = 256'h0,\nparameter SRAM7_INIT_16 = 256'h0,\nparameter SRAM7_INIT_17 = 256'h0,\nparameter SRAM7_INIT_18 = 256'h0,\nparameter SRAM7_INIT_19 = 256'h0,\nparameter SRAM7_INIT_20 = 256'h0,\nparameter SRAM7_INIT_21 = 256'h0,\nparameter SRAM7_INIT_22 = 256'h0,\nparameter SRAM7_INIT_23 = 256'h0,\nparameter SRAM7_INIT_24 = 256'h0,\nparameter SRAM7_INIT_25 = 256'h0,\nparameter SRAM7_INIT_26 = 256'h0,\nparameter SRAM7_INIT_27 = 256'h0,\nparameter SRAM7_INIT_28 = 256'h0,\nparameter SRAM7_INIT_29 = 256'h0,\nparameter SRAM7_INIT_30 = 256'h0,\nparameter SRAM7_INIT_31 = 256'h0,\nparameter SRAM7_INIT_32 = 256'h0,\nparameter SRAM7_INIT_33 = 256'h0,\nparameter SRAM7_INIT_34 = 256'h0,\nparameter SRAM7_INIT_35 = 256'h0,\nparameter SRAM7_INIT_36 = 256'h0,\nparameter SRAM7_INIT_37 = 256'h0,\nparameter SRAM7_INIT_38 = 256'h0,\nparameter SRAM7_INIT_39 = 256'h0,\nparameter SRAM7_INIT_40 = 256'h0,\nparameter SRAM7_INIT_41 = 256'h0,\nparameter SRAM7_INIT_42 = 256'h0,\nparameter SRAM7_INIT_43 = 256'h0,\nparameter SRAM7_INIT_44 = 256'h0,\nparameter SRAM7_INIT_45 = 256'h0,\nparameter SRAM7_INIT_46 = 256'h0,\nparameter SRAM7_INIT_47 = 256'h0,\nparameter SRAM7_INIT_48 = 256'h0,\nparameter SRAM7_INIT_49 = 256'h0,\nparameter SRAM7_INIT_50 = 256'h0,\nparameter SRAM7_INIT_51 = 256'h0,\nparameter SRAM7_INIT_52 = 256'h0,\nparameter SRAM7_INIT_53 = 256'h0,\nparameter SRAM7_INIT_54 = 256'h0,\nparameter SRAM7_INIT_55 = 256'h0,\nparameter SRAM7_INIT_56 = 256'h0,\nparameter SRAM7_INIT_57 = 256'h0,\nparameter SRAM7_INIT_58 = 256'h0,\nparameter SRAM7_INIT_59 = 256'h0,\nparameter SRAM7_INIT_60 = 256'h0,\nparameter SRAM7_INIT_61 = 256'h0,\nparameter SRAM7_INIT_62 = 256'h0,\nparameter SRAM7_INIT_63 = 256'h0,\n\nparameter UNUSED        = 1'd1\n\n)\n\n(\ninput              i_clk,\ninput      [31:0]  i_write_data,\ninput              i_write_enable,\ninput      [11:0]  i_address,\ninput      [3:0]   i_byte_enable,\noutput     [31:0]  o_read_data\n\n);\n  \n\nwire [3:0]  wea_b0, wea_b1;\nwire [31:0] data_out_b0 [3:0];\nwire [31:0] data_out_b1 [3:0];\nwire [31:0] read_data_b0;\nwire [31:0] read_data_b1;\nreg         address_11_r;\n\n\nassign read_data_b0 = { data_out_b0[3][7:0], data_out_b0[2][7:0],\n                        data_out_b0[1][7:0], data_out_b0[0][7:0] };\nassign read_data_b1 = { data_out_b1[3][7:0], data_out_b1[2][7:0],\n                        data_out_b1[1][7:0], data_out_b1[0][7:0] };\n\nassign o_read_data  = address_11_r ? read_data_b1 : read_data_b0;\n                       \nassign wea_b0       = {4{i_write_enable & ~i_address[11]}} & i_byte_enable;\nassign wea_b1       = {4{i_write_enable &  i_address[11]}} & i_byte_enable;\n\nalways @(posedge i_clk)\n    address_11_r <= i_address[11];\n    \n\n\n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM0_INIT_0 ),\n    .INIT_01 ( SRAM0_INIT_1 ),\n    .INIT_02 ( SRAM0_INIT_2 ),\n    .INIT_03 ( SRAM0_INIT_3 ),\n    .INIT_04 ( SRAM0_INIT_4 ),\n    .INIT_05 ( SRAM0_INIT_5 ),\n    .INIT_06 ( SRAM0_INIT_6 ),\n    .INIT_07 ( SRAM0_INIT_7 ),\n    .INIT_08 ( SRAM0_INIT_8 ),\n    .INIT_09 ( SRAM0_INIT_9 ),\n    .INIT_0A ( SRAM0_INIT_10 ),\n    .INIT_0B ( SRAM0_INIT_11 ),\n    .INIT_0C ( SRAM0_INIT_12 ),\n    .INIT_0D ( SRAM0_INIT_13 ),\n    .INIT_0E ( SRAM0_INIT_14 ),\n    .INIT_0F ( SRAM0_INIT_15 ),\n    .INIT_10 ( SRAM0_INIT_16 ),\n    .INIT_11 ( SRAM0_INIT_17 ),\n    .INIT_12 ( SRAM0_INIT_18 ),\n    .INIT_13 ( SRAM0_INIT_19 ),\n    .INIT_14 ( SRAM0_INIT_20 ),\n    .INIT_15 ( SRAM0_INIT_21 ),\n    .INIT_16 ( SRAM0_INIT_22 ),\n    .INIT_17 ( SRAM0_INIT_23 ),\n    .INIT_18 ( SRAM0_INIT_24 ),\n    .INIT_19 ( SRAM0_INIT_25 ),\n    .INIT_1A ( SRAM0_INIT_26 ),\n    .INIT_1B ( SRAM0_INIT_27 ),\n    .INIT_1C ( SRAM0_INIT_28 ),\n    .INIT_1D ( SRAM0_INIT_29 ),\n    .INIT_1E ( SRAM0_INIT_30 ),\n    .INIT_1F ( SRAM0_INIT_31 ),\n    .INIT_20 ( SRAM0_INIT_32 ),\n    .INIT_21 ( SRAM0_INIT_33 ),\n    .INIT_22 ( SRAM0_INIT_34 ),\n    .INIT_23 ( SRAM0_INIT_35 ),\n    .INIT_24 ( SRAM0_INIT_36 ),\n    .INIT_25 ( SRAM0_INIT_37 ),\n    .INIT_26 ( SRAM0_INIT_38 ),\n    .INIT_27 ( SRAM0_INIT_39 ),\n    .INIT_28 ( SRAM0_INIT_40 ),\n    .INIT_29 ( SRAM0_INIT_41 ),\n    .INIT_2A ( SRAM0_INIT_42 ),\n    .INIT_2B ( SRAM0_INIT_43 ),\n    .INIT_2C ( SRAM0_INIT_44 ),\n    .INIT_2D ( SRAM0_INIT_45 ),\n    .INIT_2E ( SRAM0_INIT_46 ),\n    .INIT_2F ( SRAM0_INIT_47 ),\n    .INIT_30 ( SRAM0_INIT_48 ),\n    .INIT_31 ( SRAM0_INIT_49 ),\n    .INIT_32 ( SRAM0_INIT_50 ),\n    .INIT_33 ( SRAM0_INIT_51 ),\n    .INIT_34 ( SRAM0_INIT_52 ),\n    .INIT_35 ( SRAM0_INIT_53 ),\n    .INIT_36 ( SRAM0_INIT_54 ),\n    .INIT_37 ( SRAM0_INIT_55 ),\n    .INIT_38 ( SRAM0_INIT_56 ),\n    .INIT_39 ( SRAM0_INIT_57 ),\n    .INIT_3A ( SRAM0_INIT_58 ),\n    .INIT_3B ( SRAM0_INIT_59 ),\n    .INIT_3C ( SRAM0_INIT_60 ),\n    .INIT_3D ( SRAM0_INIT_61 ),\n    .INIT_3E ( SRAM0_INIT_62 ),\n    .INIT_3F ( SRAM0_INIT_63 ),\n\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram0 (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ( {wea_b0[3], wea_b0[3], \n               wea_b0[3], wea_b0[3]}            ),\n    .DOA    ( data_out_b0[3]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[31:24]}      )\n  );\n  \n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM1_INIT_0 ),\n    .INIT_01 ( SRAM1_INIT_1 ),\n    .INIT_02 ( SRAM1_INIT_2 ),\n    .INIT_03 ( SRAM1_INIT_3 ),\n    .INIT_04 ( SRAM1_INIT_4 ),\n    .INIT_05 ( SRAM1_INIT_5 ),\n    .INIT_06 ( SRAM1_INIT_6 ),\n    .INIT_07 ( SRAM1_INIT_7 ),\n    .INIT_08 ( SRAM1_INIT_8 ),\n    .INIT_09 ( SRAM1_INIT_9 ),\n    .INIT_0A ( SRAM1_INIT_10 ),\n    .INIT_0B ( SRAM1_INIT_11 ),\n    .INIT_0C ( SRAM1_INIT_12 ),\n    .INIT_0D ( SRAM1_INIT_13 ),\n    .INIT_0E ( SRAM1_INIT_14 ),\n    .INIT_0F ( SRAM1_INIT_15 ),\n    .INIT_10 ( SRAM1_INIT_16 ),\n    .INIT_11 ( SRAM1_INIT_17 ),\n    .INIT_12 ( SRAM1_INIT_18 ),\n    .INIT_13 ( SRAM1_INIT_19 ),\n    .INIT_14 ( SRAM1_INIT_20 ),\n    .INIT_15 ( SRAM1_INIT_21 ),\n    .INIT_16 ( SRAM1_INIT_22 ),\n    .INIT_17 ( SRAM1_INIT_23 ),\n    .INIT_18 ( SRAM1_INIT_24 ),\n    .INIT_19 ( SRAM1_INIT_25 ),\n    .INIT_1A ( SRAM1_INIT_26 ),\n    .INIT_1B ( SRAM1_INIT_27 ),\n    .INIT_1C ( SRAM1_INIT_28 ),\n    .INIT_1D ( SRAM1_INIT_29 ),\n    .INIT_1E ( SRAM1_INIT_30 ),\n    .INIT_1F ( SRAM1_INIT_31 ),\n    .INIT_20 ( SRAM1_INIT_32 ),\n    .INIT_21 ( SRAM1_INIT_33 ),\n    .INIT_22 ( SRAM1_INIT_34 ),\n    .INIT_23 ( SRAM1_INIT_35 ),\n    .INIT_24 ( SRAM1_INIT_36 ),\n    .INIT_25 ( SRAM1_INIT_37 ),\n    .INIT_26 ( SRAM1_INIT_38 ),\n    .INIT_27 ( SRAM1_INIT_39 ),\n    .INIT_28 ( SRAM1_INIT_40 ),\n    .INIT_29 ( SRAM1_INIT_41 ),\n    .INIT_2A ( SRAM1_INIT_42 ),\n    .INIT_2B ( SRAM1_INIT_43 ),\n    .INIT_2C ( SRAM1_INIT_44 ),\n    .INIT_2D ( SRAM1_INIT_45 ),\n    .INIT_2E ( SRAM1_INIT_46 ),\n    .INIT_2F ( SRAM1_INIT_47 ),\n    .INIT_30 ( SRAM1_INIT_48 ),\n    .INIT_31 ( SRAM1_INIT_49 ),\n    .INIT_32 ( SRAM1_INIT_50 ),\n    .INIT_33 ( SRAM1_INIT_51 ),\n    .INIT_34 ( SRAM1_INIT_52 ),\n    .INIT_35 ( SRAM1_INIT_53 ),\n    .INIT_36 ( SRAM1_INIT_54 ),\n    .INIT_37 ( SRAM1_INIT_55 ),\n    .INIT_38 ( SRAM1_INIT_56 ),\n    .INIT_39 ( SRAM1_INIT_57 ),\n    .INIT_3A ( SRAM1_INIT_58 ),\n    .INIT_3B ( SRAM1_INIT_59 ),\n    .INIT_3C ( SRAM1_INIT_60 ),\n    .INIT_3D ( SRAM1_INIT_61 ),\n    .INIT_3E ( SRAM1_INIT_62 ),\n    .INIT_3F ( SRAM1_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram1  (\n    .REGCEA(1'd0),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ({wea_b0[2], wea_b0[2], \n              wea_b0[2], wea_b0[2]}             ),\n    .DOA    ( data_out_b0[2]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[23:16]}      )\n  );\n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM2_INIT_0 ),\n    .INIT_01 ( SRAM2_INIT_1 ),\n    .INIT_02 ( SRAM2_INIT_2 ),\n    .INIT_03 ( SRAM2_INIT_3 ),\n    .INIT_04 ( SRAM2_INIT_4 ),\n    .INIT_05 ( SRAM2_INIT_5 ),\n    .INIT_06 ( SRAM2_INIT_6 ),\n    .INIT_07 ( SRAM2_INIT_7 ),\n    .INIT_08 ( SRAM2_INIT_8 ),\n    .INIT_09 ( SRAM2_INIT_9 ),\n    .INIT_0A ( SRAM2_INIT_10 ),\n    .INIT_0B ( SRAM2_INIT_11 ),\n    .INIT_0C ( SRAM2_INIT_12 ),\n    .INIT_0D ( SRAM2_INIT_13 ),\n    .INIT_0E ( SRAM2_INIT_14 ),\n    .INIT_0F ( SRAM2_INIT_15 ),\n    .INIT_10 ( SRAM2_INIT_16 ),\n    .INIT_11 ( SRAM2_INIT_17 ),\n    .INIT_12 ( SRAM2_INIT_18 ),\n    .INIT_13 ( SRAM2_INIT_19 ),\n    .INIT_14 ( SRAM2_INIT_20 ),\n    .INIT_15 ( SRAM2_INIT_21 ),\n    .INIT_16 ( SRAM2_INIT_22 ),\n    .INIT_17 ( SRAM2_INIT_23 ),\n    .INIT_18 ( SRAM2_INIT_24 ),\n    .INIT_19 ( SRAM2_INIT_25 ),\n    .INIT_1A ( SRAM2_INIT_26 ),\n    .INIT_1B ( SRAM2_INIT_27 ),\n    .INIT_1C ( SRAM2_INIT_28 ),\n    .INIT_1D ( SRAM2_INIT_29 ),\n    .INIT_1E ( SRAM2_INIT_30 ),\n    .INIT_1F ( SRAM2_INIT_31 ),\n    .INIT_20 ( SRAM2_INIT_32 ),\n    .INIT_21 ( SRAM2_INIT_33 ),\n    .INIT_22 ( SRAM2_INIT_34 ),\n    .INIT_23 ( SRAM2_INIT_35 ),\n    .INIT_24 ( SRAM2_INIT_36 ),\n    .INIT_25 ( SRAM2_INIT_37 ),\n    .INIT_26 ( SRAM2_INIT_38 ),\n    .INIT_27 ( SRAM2_INIT_39 ),\n    .INIT_28 ( SRAM2_INIT_40 ),\n    .INIT_29 ( SRAM2_INIT_41 ),\n    .INIT_2A ( SRAM2_INIT_42 ),\n    .INIT_2B ( SRAM2_INIT_43 ),\n    .INIT_2C ( SRAM2_INIT_44 ),\n    .INIT_2D ( SRAM2_INIT_45 ),\n    .INIT_2E ( SRAM2_INIT_46 ),\n    .INIT_2F ( SRAM2_INIT_47 ),\n    .INIT_30 ( SRAM2_INIT_48 ),\n    .INIT_31 ( SRAM2_INIT_49 ),\n    .INIT_32 ( SRAM2_INIT_50 ),\n    .INIT_33 ( SRAM2_INIT_51 ),\n    .INIT_34 ( SRAM2_INIT_52 ),\n    .INIT_35 ( SRAM2_INIT_53 ),\n    .INIT_36 ( SRAM2_INIT_54 ),\n    .INIT_37 ( SRAM2_INIT_55 ),\n    .INIT_38 ( SRAM2_INIT_56 ),\n    .INIT_39 ( SRAM2_INIT_57 ),\n    .INIT_3A ( SRAM2_INIT_58 ),\n    .INIT_3B ( SRAM2_INIT_59 ),\n    .INIT_3C ( SRAM2_INIT_60 ),\n    .INIT_3D ( SRAM2_INIT_61 ),\n    .INIT_3E ( SRAM2_INIT_62 ),\n    .INIT_3F ( SRAM2_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n\n    ) \n  u_sram2 (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ( {wea_b0[1], wea_b0[1], \n               wea_b0[1], wea_b0[1]}            ),\n    .DOA    ( data_out_b0[1]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[15:08]}      )\n  );\n  \n  \n  \n  \n  RAMB16BWER #(\n    .INIT_00 ( SRAM3_INIT_0 ),\n    .INIT_01 ( SRAM3_INIT_1 ),\n    .INIT_02 ( SRAM3_INIT_2 ),\n    .INIT_03 ( SRAM3_INIT_3 ),\n    .INIT_04 ( SRAM3_INIT_4 ),\n    .INIT_05 ( SRAM3_INIT_5 ),\n    .INIT_06 ( SRAM3_INIT_6 ),\n    .INIT_07 ( SRAM3_INIT_7 ),\n    .INIT_08 ( SRAM3_INIT_8 ),\n    .INIT_09 ( SRAM3_INIT_9 ),\n    .INIT_0A ( SRAM3_INIT_10 ),\n    .INIT_0B ( SRAM3_INIT_11 ),\n    .INIT_0C ( SRAM3_INIT_12 ),\n    .INIT_0D ( SRAM3_INIT_13 ),\n    .INIT_0E ( SRAM3_INIT_14 ),\n    .INIT_0F ( SRAM3_INIT_15 ),\n    .INIT_10 ( SRAM3_INIT_16 ),\n    .INIT_11 ( SRAM3_INIT_17 ),\n    .INIT_12 ( SRAM3_INIT_18 ),\n    .INIT_13 ( SRAM3_INIT_19 ),\n    .INIT_14 ( SRAM3_INIT_20 ),\n    .INIT_15 ( SRAM3_INIT_21 ),\n    .INIT_16 ( SRAM3_INIT_22 ),\n    .INIT_17 ( SRAM3_INIT_23 ),\n    .INIT_18 ( SRAM3_INIT_24 ),\n    .INIT_19 ( SRAM3_INIT_25 ),\n    .INIT_1A ( SRAM3_INIT_26 ),\n    .INIT_1B ( SRAM3_INIT_27 ),\n    .INIT_1C ( SRAM3_INIT_28 ),\n    .INIT_1D ( SRAM3_INIT_29 ),\n    .INIT_1E ( SRAM3_INIT_30 ),\n    .INIT_1F ( SRAM3_INIT_31 ),\n    .INIT_20 ( SRAM3_INIT_32 ),\n    .INIT_21 ( SRAM3_INIT_33 ),\n    .INIT_22 ( SRAM3_INIT_34 ),\n    .INIT_23 ( SRAM3_INIT_35 ),\n    .INIT_24 ( SRAM3_INIT_36 ),\n    .INIT_25 ( SRAM3_INIT_37 ),\n    .INIT_26 ( SRAM3_INIT_38 ),\n    .INIT_27 ( SRAM3_INIT_39 ),\n    .INIT_28 ( SRAM3_INIT_40 ),\n    .INIT_29 ( SRAM3_INIT_41 ),\n    .INIT_2A ( SRAM3_INIT_42 ),\n    .INIT_2B ( SRAM3_INIT_43 ),\n    .INIT_2C ( SRAM3_INIT_44 ),\n    .INIT_2D ( SRAM3_INIT_45 ),\n    .INIT_2E ( SRAM3_INIT_46 ),\n    .INIT_2F ( SRAM3_INIT_47 ),\n    .INIT_30 ( SRAM3_INIT_48 ),\n    .INIT_31 ( SRAM3_INIT_49 ),\n    .INIT_32 ( SRAM3_INIT_50 ),\n    .INIT_33 ( SRAM3_INIT_51 ),\n    .INIT_34 ( SRAM3_INIT_52 ),\n    .INIT_35 ( SRAM3_INIT_53 ),\n    .INIT_36 ( SRAM3_INIT_54 ),\n    .INIT_37 ( SRAM3_INIT_55 ),\n    .INIT_38 ( SRAM3_INIT_56 ),\n    .INIT_39 ( SRAM3_INIT_57 ),\n    .INIT_3A ( SRAM3_INIT_58 ),\n    .INIT_3B ( SRAM3_INIT_59 ),\n    .INIT_3C ( SRAM3_INIT_60 ),\n    .INIT_3D ( SRAM3_INIT_61 ),\n    .INIT_3E ( SRAM3_INIT_62 ),\n    .INIT_3F ( SRAM3_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram3  (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .WEA    ({wea_b0[0], wea_b0[0], \n              wea_b0[0], wea_b0[0]}             ),\n    .DOA    ( data_out_b0[0]                    ),\n    .ADDRA  ({i_address[10:0], 3'd0}            ),\n    .ADDRB  ( 14'd0                             ),\n    .DIA    ( {24'd0, i_write_data[7:0]}        ),\n    .DIB    ( 32'd0                             ),\n    .DIPA   ( 4'd0                              ),\n    .DIPB   ( 4'd0                              ),\n    .DOPA   (                                   ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              )\n  );\n\n\n\n\n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM4_INIT_0 ),\n    .INIT_01 ( SRAM4_INIT_1 ),\n    .INIT_02 ( SRAM4_INIT_2 ),\n    .INIT_03 ( SRAM4_INIT_3 ),\n    .INIT_04 ( SRAM4_INIT_4 ),\n    .INIT_05 ( SRAM4_INIT_5 ),\n    .INIT_06 ( SRAM4_INIT_6 ),\n    .INIT_07 ( SRAM4_INIT_7 ),\n    .INIT_08 ( SRAM4_INIT_8 ),\n    .INIT_09 ( SRAM4_INIT_9 ),\n    .INIT_0A ( SRAM4_INIT_10 ),\n    .INIT_0B ( SRAM4_INIT_11 ),\n    .INIT_0C ( SRAM4_INIT_12 ),\n    .INIT_0D ( SRAM4_INIT_13 ),\n    .INIT_0E ( SRAM4_INIT_14 ),\n    .INIT_0F ( SRAM4_INIT_15 ),\n    .INIT_10 ( SRAM4_INIT_16 ),\n    .INIT_11 ( SRAM4_INIT_17 ),\n    .INIT_12 ( SRAM4_INIT_18 ),\n    .INIT_13 ( SRAM4_INIT_19 ),\n    .INIT_14 ( SRAM4_INIT_20 ),\n    .INIT_15 ( SRAM4_INIT_21 ),\n    .INIT_16 ( SRAM4_INIT_22 ),\n    .INIT_17 ( SRAM4_INIT_23 ),\n    .INIT_18 ( SRAM4_INIT_24 ),\n    .INIT_19 ( SRAM4_INIT_25 ),\n    .INIT_1A ( SRAM4_INIT_26 ),\n    .INIT_1B ( SRAM4_INIT_27 ),\n    .INIT_1C ( SRAM4_INIT_28 ),\n    .INIT_1D ( SRAM4_INIT_29 ),\n    .INIT_1E ( SRAM4_INIT_30 ),\n    .INIT_1F ( SRAM4_INIT_31 ),\n    .INIT_20 ( SRAM4_INIT_32 ),\n    .INIT_21 ( SRAM4_INIT_33 ),\n    .INIT_22 ( SRAM4_INIT_34 ),\n    .INIT_23 ( SRAM4_INIT_35 ),\n    .INIT_24 ( SRAM4_INIT_36 ),\n    .INIT_25 ( SRAM4_INIT_37 ),\n    .INIT_26 ( SRAM4_INIT_38 ),\n    .INIT_27 ( SRAM4_INIT_39 ),\n    .INIT_28 ( SRAM4_INIT_40 ),\n    .INIT_29 ( SRAM4_INIT_41 ),\n    .INIT_2A ( SRAM4_INIT_42 ),\n    .INIT_2B ( SRAM4_INIT_43 ),\n    .INIT_2C ( SRAM4_INIT_44 ),\n    .INIT_2D ( SRAM4_INIT_45 ),\n    .INIT_2E ( SRAM4_INIT_46 ),\n    .INIT_2F ( SRAM4_INIT_47 ),\n    .INIT_30 ( SRAM4_INIT_48 ),\n    .INIT_31 ( SRAM4_INIT_49 ),\n    .INIT_32 ( SRAM4_INIT_50 ),\n    .INIT_33 ( SRAM4_INIT_51 ),\n    .INIT_34 ( SRAM4_INIT_52 ),\n    .INIT_35 ( SRAM4_INIT_53 ),\n    .INIT_36 ( SRAM4_INIT_54 ),\n    .INIT_37 ( SRAM4_INIT_55 ),\n    .INIT_38 ( SRAM4_INIT_56 ),\n    .INIT_39 ( SRAM4_INIT_57 ),\n    .INIT_3A ( SRAM4_INIT_58 ),\n    .INIT_3B ( SRAM4_INIT_59 ),\n    .INIT_3C ( SRAM4_INIT_60 ),\n    .INIT_3D ( SRAM4_INIT_61 ),\n    .INIT_3E ( SRAM4_INIT_62 ),\n    .INIT_3F ( SRAM4_INIT_63 ),\n\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram4 (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ( {wea_b1[3], wea_b1[3], \n               wea_b1[3], wea_b1[3]}            ),\n    .DOA    ( data_out_b1[3]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[31:24]}      )\n  );\n  \n  \n  \n  RAMB16BWER #(\n    .INIT_00 ( SRAM5_INIT_0 ),\n    .INIT_01 ( SRAM5_INIT_1 ),\n    .INIT_02 ( SRAM5_INIT_2 ),\n    .INIT_03 ( SRAM5_INIT_3 ),\n    .INIT_04 ( SRAM5_INIT_4 ),\n    .INIT_05 ( SRAM5_INIT_5 ),\n    .INIT_06 ( SRAM5_INIT_6 ),\n    .INIT_07 ( SRAM5_INIT_7 ),\n    .INIT_08 ( SRAM5_INIT_8 ),\n    .INIT_09 ( SRAM5_INIT_9 ),\n    .INIT_0A ( SRAM5_INIT_10 ),\n    .INIT_0B ( SRAM5_INIT_11 ),\n    .INIT_0C ( SRAM5_INIT_12 ),\n    .INIT_0D ( SRAM5_INIT_13 ),\n    .INIT_0E ( SRAM5_INIT_14 ),\n    .INIT_0F ( SRAM5_INIT_15 ),\n    .INIT_10 ( SRAM5_INIT_16 ),\n    .INIT_11 ( SRAM5_INIT_17 ),\n    .INIT_12 ( SRAM5_INIT_18 ),\n    .INIT_13 ( SRAM5_INIT_19 ),\n    .INIT_14 ( SRAM5_INIT_20 ),\n    .INIT_15 ( SRAM5_INIT_21 ),\n    .INIT_16 ( SRAM5_INIT_22 ),\n    .INIT_17 ( SRAM5_INIT_23 ),\n    .INIT_18 ( SRAM5_INIT_24 ),\n    .INIT_19 ( SRAM5_INIT_25 ),\n    .INIT_1A ( SRAM5_INIT_26 ),\n    .INIT_1B ( SRAM5_INIT_27 ),\n    .INIT_1C ( SRAM5_INIT_28 ),\n    .INIT_1D ( SRAM5_INIT_29 ),\n    .INIT_1E ( SRAM5_INIT_30 ),\n    .INIT_1F ( SRAM5_INIT_31 ),\n    .INIT_20 ( SRAM5_INIT_32 ),\n    .INIT_21 ( SRAM5_INIT_33 ),\n    .INIT_22 ( SRAM5_INIT_34 ),\n    .INIT_23 ( SRAM5_INIT_35 ),\n    .INIT_24 ( SRAM5_INIT_36 ),\n    .INIT_25 ( SRAM5_INIT_37 ),\n    .INIT_26 ( SRAM5_INIT_38 ),\n    .INIT_27 ( SRAM5_INIT_39 ),\n    .INIT_28 ( SRAM5_INIT_40 ),\n    .INIT_29 ( SRAM5_INIT_41 ),\n    .INIT_2A ( SRAM5_INIT_42 ),\n    .INIT_2B ( SRAM5_INIT_43 ),\n    .INIT_2C ( SRAM5_INIT_44 ),\n    .INIT_2D ( SRAM5_INIT_45 ),\n    .INIT_2E ( SRAM5_INIT_46 ),\n    .INIT_2F ( SRAM5_INIT_47 ),\n    .INIT_30 ( SRAM5_INIT_48 ),\n    .INIT_31 ( SRAM5_INIT_49 ),\n    .INIT_32 ( SRAM5_INIT_50 ),\n    .INIT_33 ( SRAM5_INIT_51 ),\n    .INIT_34 ( SRAM5_INIT_52 ),\n    .INIT_35 ( SRAM5_INIT_53 ),\n    .INIT_36 ( SRAM5_INIT_54 ),\n    .INIT_37 ( SRAM5_INIT_55 ),\n    .INIT_38 ( SRAM5_INIT_56 ),\n    .INIT_39 ( SRAM5_INIT_57 ),\n    .INIT_3A ( SRAM5_INIT_58 ),\n    .INIT_3B ( SRAM5_INIT_59 ),\n    .INIT_3C ( SRAM5_INIT_60 ),\n    .INIT_3D ( SRAM5_INIT_61 ),\n    .INIT_3E ( SRAM5_INIT_62 ),\n    .INIT_3F ( SRAM5_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram5  (\n    .REGCEA(1'd0),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ({wea_b1[2], wea_b1[2], \n              wea_b1[2], wea_b1[2]}             ),\n    .DOA    ( data_out_b1[2]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[23:16]}      )\n  );\n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM6_INIT_0 ),\n    .INIT_01 ( SRAM6_INIT_1 ),\n    .INIT_02 ( SRAM6_INIT_2 ),\n    .INIT_03 ( SRAM6_INIT_3 ),\n    .INIT_04 ( SRAM6_INIT_4 ),\n    .INIT_05 ( SRAM6_INIT_5 ),\n    .INIT_06 ( SRAM6_INIT_6 ),\n    .INIT_07 ( SRAM6_INIT_7 ),\n    .INIT_08 ( SRAM6_INIT_8 ),\n    .INIT_09 ( SRAM6_INIT_9 ),\n    .INIT_0A ( SRAM6_INIT_10 ),\n    .INIT_0B ( SRAM6_INIT_11 ),\n    .INIT_0C ( SRAM6_INIT_12 ),\n    .INIT_0D ( SRAM6_INIT_13 ),\n    .INIT_0E ( SRAM6_INIT_14 ),\n    .INIT_0F ( SRAM6_INIT_15 ),\n    .INIT_10 ( SRAM6_INIT_16 ),\n    .INIT_11 ( SRAM6_INIT_17 ),\n    .INIT_12 ( SRAM6_INIT_18 ),\n    .INIT_13 ( SRAM6_INIT_19 ),\n    .INIT_14 ( SRAM6_INIT_20 ),\n    .INIT_15 ( SRAM6_INIT_21 ),\n    .INIT_16 ( SRAM6_INIT_22 ),\n    .INIT_17 ( SRAM6_INIT_23 ),\n    .INIT_18 ( SRAM6_INIT_24 ),\n    .INIT_19 ( SRAM6_INIT_25 ),\n    .INIT_1A ( SRAM6_INIT_26 ),\n    .INIT_1B ( SRAM6_INIT_27 ),\n    .INIT_1C ( SRAM6_INIT_28 ),\n    .INIT_1D ( SRAM6_INIT_29 ),\n    .INIT_1E ( SRAM6_INIT_30 ),\n    .INIT_1F ( SRAM6_INIT_31 ),\n    .INIT_20 ( SRAM6_INIT_32 ),\n    .INIT_21 ( SRAM6_INIT_33 ),\n    .INIT_22 ( SRAM6_INIT_34 ),\n    .INIT_23 ( SRAM6_INIT_35 ),\n    .INIT_24 ( SRAM6_INIT_36 ),\n    .INIT_25 ( SRAM6_INIT_37 ),\n    .INIT_26 ( SRAM6_INIT_38 ),\n    .INIT_27 ( SRAM6_INIT_39 ),\n    .INIT_28 ( SRAM6_INIT_40 ),\n    .INIT_29 ( SRAM6_INIT_41 ),\n    .INIT_2A ( SRAM6_INIT_42 ),\n    .INIT_2B ( SRAM6_INIT_43 ),\n    .INIT_2C ( SRAM6_INIT_44 ),\n    .INIT_2D ( SRAM6_INIT_45 ),\n    .INIT_2E ( SRAM6_INIT_46 ),\n    .INIT_2F ( SRAM6_INIT_47 ),\n    .INIT_30 ( SRAM6_INIT_48 ),\n    .INIT_31 ( SRAM6_INIT_49 ),\n    .INIT_32 ( SRAM6_INIT_50 ),\n    .INIT_33 ( SRAM6_INIT_51 ),\n    .INIT_34 ( SRAM6_INIT_52 ),\n    .INIT_35 ( SRAM6_INIT_53 ),\n    .INIT_36 ( SRAM6_INIT_54 ),\n    .INIT_37 ( SRAM6_INIT_55 ),\n    .INIT_38 ( SRAM6_INIT_56 ),\n    .INIT_39 ( SRAM6_INIT_57 ),\n    .INIT_3A ( SRAM6_INIT_58 ),\n    .INIT_3B ( SRAM6_INIT_59 ),\n    .INIT_3C ( SRAM6_INIT_60 ),\n    .INIT_3D ( SRAM6_INIT_61 ),\n    .INIT_3E ( SRAM6_INIT_62 ),\n    .INIT_3F ( SRAM6_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n\n    ) \n  u_sram6 (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ( {wea_b1[1], wea_b1[1], \n               wea_b1[1], wea_b1[1]}            ),\n    .DOA    ( data_out_b1[1]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[15:08]}      )\n  );\n  \n  \n  \n  \n  RAMB16BWER #(\n    .INIT_00 ( SRAM7_INIT_0 ),\n    .INIT_01 ( SRAM7_INIT_1 ),\n    .INIT_02 ( SRAM7_INIT_2 ),\n    .INIT_03 ( SRAM7_INIT_3 ),\n    .INIT_04 ( SRAM7_INIT_4 ),\n    .INIT_05 ( SRAM7_INIT_5 ),\n    .INIT_06 ( SRAM7_INIT_6 ),\n    .INIT_07 ( SRAM7_INIT_7 ),\n    .INIT_08 ( SRAM7_INIT_8 ),\n    .INIT_09 ( SRAM7_INIT_9 ),\n    .INIT_0A ( SRAM7_INIT_10 ),\n    .INIT_0B ( SRAM7_INIT_11 ),\n    .INIT_0C ( SRAM7_INIT_12 ),\n    .INIT_0D ( SRAM7_INIT_13 ),\n    .INIT_0E ( SRAM7_INIT_14 ),\n    .INIT_0F ( SRAM7_INIT_15 ),\n    .INIT_10 ( SRAM7_INIT_16 ),\n    .INIT_11 ( SRAM7_INIT_17 ),\n    .INIT_12 ( SRAM7_INIT_18 ),\n    .INIT_13 ( SRAM7_INIT_19 ),\n    .INIT_14 ( SRAM7_INIT_20 ),\n    .INIT_15 ( SRAM7_INIT_21 ),\n    .INIT_16 ( SRAM7_INIT_22 ),\n    .INIT_17 ( SRAM7_INIT_23 ),\n    .INIT_18 ( SRAM7_INIT_24 ),\n    .INIT_19 ( SRAM7_INIT_25 ),\n    .INIT_1A ( SRAM7_INIT_26 ),\n    .INIT_1B ( SRAM7_INIT_27 ),\n    .INIT_1C ( SRAM7_INIT_28 ),\n    .INIT_1D ( SRAM7_INIT_29 ),\n    .INIT_1E ( SRAM7_INIT_30 ),\n    .INIT_1F ( SRAM7_INIT_31 ),\n    .INIT_20 ( SRAM7_INIT_32 ),\n    .INIT_21 ( SRAM7_INIT_33 ),\n    .INIT_22 ( SRAM7_INIT_34 ),\n    .INIT_23 ( SRAM7_INIT_35 ),\n    .INIT_24 ( SRAM7_INIT_36 ),\n    .INIT_25 ( SRAM7_INIT_37 ),\n    .INIT_26 ( SRAM7_INIT_38 ),\n    .INIT_27 ( SRAM7_INIT_39 ),\n    .INIT_28 ( SRAM7_INIT_40 ),\n    .INIT_29 ( SRAM7_INIT_41 ),\n    .INIT_2A ( SRAM7_INIT_42 ),\n    .INIT_2B ( SRAM7_INIT_43 ),\n    .INIT_2C ( SRAM7_INIT_44 ),\n    .INIT_2D ( SRAM7_INIT_45 ),\n    .INIT_2E ( SRAM7_INIT_46 ),\n    .INIT_2F ( SRAM7_INIT_47 ),\n    .INIT_30 ( SRAM7_INIT_48 ),\n    .INIT_31 ( SRAM7_INIT_49 ),\n    .INIT_32 ( SRAM7_INIT_50 ),\n    .INIT_33 ( SRAM7_INIT_51 ),\n    .INIT_34 ( SRAM7_INIT_52 ),\n    .INIT_35 ( SRAM7_INIT_53 ),\n    .INIT_36 ( SRAM7_INIT_54 ),\n    .INIT_37 ( SRAM7_INIT_55 ),\n    .INIT_38 ( SRAM7_INIT_56 ),\n    .INIT_39 ( SRAM7_INIT_57 ),\n    .INIT_3A ( SRAM7_INIT_58 ),\n    .INIT_3B ( SRAM7_INIT_59 ),\n    .INIT_3C ( SRAM7_INIT_60 ),\n    .INIT_3D ( SRAM7_INIT_61 ),\n    .INIT_3E ( SRAM7_INIT_62 ),\n    .INIT_3F ( SRAM7_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram7  (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .WEA    ({wea_b1[0], wea_b1[0], \n              wea_b1[0], wea_b1[0]}             ),\n    .DOA    ( data_out_b1[0]                    ),\n    .ADDRA  ({i_address[10:0], 3'd0}            ),\n    .ADDRB  ( 14'd0                             ),\n    .DIA    ( {24'd0, i_write_data[7:0]}        ),\n    .DIB    ( 32'd0                             ),\n    .DIPA   ( 4'd0                              ),\n    .DIPB   ( 4'd0                              ),\n    .DOPA   (                                   ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              )\n  );\n\nendmodule\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: xs6_sram_4096x32_byte_en. Module specification: This module implements a 4096x32-bit SRAM with byte-enable functionality using Xilinx Spartan-6 FPGA block RAM resources. It consists of 8 RAMB16BWER primitives, each handling 8 bits of the 32-bit data width, organized into two banks of 2048x32 bits each. The module supports read and write operations with byte-level granularity, allowing individual byte writes within a 32-bit word. Input ports include i_clk (clock input), i_write_data (32-bit data input), i_write_enable (write control), i_address (12-bit address), and i_byte_enable (4-bit byte write control). The output port o_read_data provides the 32-bit"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: xs6_sram_4096x32_byte_en\n\nExplanation: This module implements a 4096x32-bit SRAM with byte-enable functionality using Xilinx Spartan-6 FPGA block RAM resources. It consists of 8 RAMB16BWER primitives, each handling 8 bits of the 32-bit data width. The module supports read and write operations with byte-level granularity, allowing individual byte writes within a 32-bit word. The SRAM is organized into two banks of 2048x32 bits each, selected by the most significant address bit. The module includes extensive initialization parameters for each RAMB16BWER primitive, allowing pre-loading of SRAM contents if desired."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code, here are the input and output ports of the xs6_sram_4096x32_byte_en module:\n\nInput ports: i_clk, i_write_data, i_write_enable, i_address, i_byte_enable.\nExplanation:\n- i_clk: Clock input for synchronous operations\n- i_write_data: 32-bit data input for write operations\n- i_write_enable: Control signal to enable write operations\n- i_address: 12-bit address input for read/write operations\n- i_byte_enable: 4-bit input to control individual byte writes\n\nOutput ports: o_read_data.\nExplanation:\n- o_read_data: 32-bit data output for read operations\n\nThis module implements a 4096x32-bit SRAM with byte-enable functionality, allowing read and write operations with byte-level granularity. The input ports control the SRAM operations, while the output port provides the read data from the specified address."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nBased on the given code, here are the internal signals and their explanations:\n\nInternal signals: wea_b0, wea_b1, data_out_b0, data_out_b1, read_data_b0, read_data_b1, address_11_r.\n\nExplanation:\n- wea_b0, wea_b1: 4-bit write enable signals for the lower and upper banks of SRAM, respectively. They control byte-wise write operations.\n- data_out_b0, data_out_b1: Arrays of 4x32-bit signals holding output data from each RAMB16BWER primitive in the lower and upper banks.\n- read_data_b0, read_data_b1: 32-bit signals that combine the outputs from the four RAMB16BWER primitives in each bank into a single 32-bit word.\n- address_11_r: Registered version of the most significant address bit (i_address[11]), used to select between the lower and upper banks for read operations.\n\nThese internal signals facilitate the operation of the dual-bank SRAM structure, manage byte-enable functionality, and handle data routing between the RAMB16BWER primitives and the module's ports."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nmodule xs6_sram_4096x32_byte_en\n#(\nparameter SRAM0_INIT_0 = 256'h0,\nparameter SRAM0_INIT_1 = 256'h0,\nparameter SRAM0_INIT_2 = 256'h0,\nparameter SRAM0_INIT_3 = 256'h0,\nparameter SRAM0_INIT_4 = 256'h0,\nparameter SRAM0_INIT_5 = 256'h0,\nparameter SRAM0_INIT_6 = 256'h0,\nparameter SRAM0_INIT_7 = 256'h0,\nparameter SRAM0_INIT_8 = 256'h0,\nparameter SRAM0_INIT_9 = 256'h0,\nparameter SRAM0_INIT_10 = 256'h0,\nparameter SRAM0_INIT_11 = 256'h0,\nparameter SRAM0_INIT_12 = 256'h0,\nparameter SRAM0_INIT_13 = 256'h0,\nparameter SRAM0_INIT_14 = 256'h0,\nparameter SRAM0_INIT_15 = 256'h0,\nparameter SRAM0_INIT_16 = 256'h0,\nparameter SRAM0_INIT_17 = 256'h0,\nparameter SRAM0_INIT_18 = 256'h0,\nparameter SRAM0_INIT_19 = 256'h0,\nparameter SRAM0_INIT_20 = 256'h0,\nparameter SRAM0_INIT_21 = 256'h0,\nparameter SRAM0_INIT_22 = 256'h0,\nparameter SRAM0_INIT_23 = 256'h0,\nparameter SRAM0_INIT_24 = 256'h0,\nparameter SRAM0_INIT_25 = 256'h0,\nparameter SRAM0_INIT_26 = 256'h0,\nparameter SRAM0_INIT_27 = 256'h0,\nparameter SRAM0_INIT_28 = 256'h0,\nparameter SRAM0_INIT_29 = 256'h0,\nparameter SRAM0_INIT_30 = 256'h0,\nparameter SRAM0_INIT_31 = 256'h0,\nparameter SRAM0_INIT_32 = 256'h0,\nparameter SRAM0_INIT_33 = 256'h0,\nparameter SRAM0_INIT_34 = 256'h0,\nparameter SRAM0_INIT_35 = 256'h0,\nparameter SRAM0_INIT_36 = 256'h0,\nparameter SRAM0_INIT_37 = 256'h0,\nparameter SRAM0_INIT_38 = 256'h0,\nparameter SRAM0_INIT_39 = 256'h0,\nparameter SRAM0_INIT_40 = 256'h0,\nparameter SRAM0_INIT_41 = 256'h0,\nparameter SRAM0_INIT_42 = 256'h0,\nparameter SRAM0_INIT_43 = 256'h0,\nparameter SRAM0_INIT_44 = 256'h0,\nparameter SRAM0_INIT_45 = 256'h0,\nparameter SRAM0_INIT_46 = 256'h0,\nparameter SRAM0_INIT_47 = 256'h0,\nparameter SRAM0_INIT_48 = 256'h0,\nparameter SRAM0_INIT_49 = 256'h0,\nparameter SRAM0_INIT_50 = 256'h0,\nparameter SRAM0_INIT_51 = 256'h0,\nparameter SRAM0_INIT_52 = 256'h0,\nparameter SRAM0_INIT_53 = 256'h0,\nparameter SRAM0_INIT_54 = 256'h0,\nparameter SRAM0_INIT_55 = 256'h0,\nparameter SRAM0_INIT_56 = 256'h0,\nparameter SRAM0_INIT_57 = 256'h0,\nparameter SRAM0_INIT_58 = 256'h0,\nparameter SRAM0_INIT_59 = 256'h0,\nparameter SRAM0_INIT_60 = 256'h0,\nparameter SRAM0_INIT_61 = 256'h0,\nparameter SRAM0_INIT_62 = 256'h0,\nparameter SRAM0_INIT_63 = 256'h0,\n\n\nparameter SRAM1_INIT_0 = 256'h0,\nparameter SRAM1_INIT_1 = 256'h0,\nparameter SRAM1_INIT_2 = 256'h0,\nparameter SRAM1_INIT_3 = 256'h0,\nparameter SRAM1_INIT_4 = 256'h0,\nparameter SRAM1_INIT_5 = 256'h0,\nparameter SRAM1_INIT_6 = 256'h0,\nparameter SRAM1_INIT_7 = 256'h0,\nparameter SRAM1_INIT_8 = 256'h0,\nparameter SRAM1_INIT_9 = 256'h0,\nparameter SRAM1_INIT_10 = 256'h0,\nparameter SRAM1_INIT_11 = 256'h0,\nparameter SRAM1_INIT_12 = 256'h0,\nparameter SRAM1_INIT_13 = 256'h0,\nparameter SRAM1_INIT_14 = 256'h0,\nparameter SRAM1_INIT_15 = 256'h0,\nparameter SRAM1_INIT_16 = 256'h0,\nparameter SRAM1_INIT_17 = 256'h0,\nparameter SRAM1_INIT_18 = 256'h0,\nparameter SRAM1_INIT_19 = 256'h0,\nparameter SRAM1_INIT_20 = 256'h0,\nparameter SRAM1_INIT_21 = 256'h0,\nparameter SRAM1_INIT_22 = 256'h0,\nparameter SRAM1_INIT_23 = 256'h0,\nparameter SRAM1_INIT_24 = 256'h0,\nparameter SRAM1_INIT_25 = 256'h0,\nparameter SRAM1_INIT_26 = 256'h0,\nparameter SRAM1_INIT_27 = 256'h0,\nparameter SRAM1_INIT_28 = 256'h0,\nparameter SRAM1_INIT_29 = 256'h0,\nparameter SRAM1_INIT_30 = 256'h0,\nparameter SRAM1_INIT_31 = 256'h0,\nparameter SRAM1_INIT_32 = 256'h0,\nparameter SRAM1_INIT_33 = 256'h0,\nparameter SRAM1_INIT_34 = 256'h0,\nparameter SRAM1_INIT_35 = 256'h0,\nparameter SRAM1_INIT_36 = 256'h0,\nparameter SRAM1_INIT_37 = 256'h0,\nparameter SRAM1_INIT_38 = 256'h0,\nparameter SRAM1_INIT_39 = 256'h0,\nparameter SRAM1_INIT_40 = 256'h0,\nparameter SRAM1_INIT_41 = 256'h0,\nparameter SRAM1_INIT_42 = 256'h0,\nparameter SRAM1_INIT_43 = 256'h0,\nparameter SRAM1_INIT_44 = 256'h0,\nparameter SRAM1_INIT_45 = 256'h0,\nparameter SRAM1_INIT_46 = 256'h0,\nparameter SRAM1_INIT_47 = 256'h0,\nparameter SRAM1_INIT_48 = 256'h0,\nparameter SRAM1_INIT_49 = 256'h0,\nparameter SRAM1_INIT_50 = 256'h0,\nparameter SRAM1_INIT_51 = 256'h0,\nparameter SRAM1_INIT_52 = 256'h0,\nparameter SRAM1_INIT_53 = 256'h0,\nparameter SRAM1_INIT_54 = 256'h0,\nparameter SRAM1_INIT_55 = 256'h0,\nparameter SRAM1_INIT_56 = 256'h0,\nparameter SRAM1_INIT_57 = 256'h0,\nparameter SRAM1_INIT_58 = 256'h0,\nparameter SRAM1_INIT_59 = 256'h0,\nparameter SRAM1_INIT_60 = 256'h0,\nparameter SRAM1_INIT_61 = 256'h0,\nparameter SRAM1_INIT_62 = 256'h0,\nparameter SRAM1_INIT_63 = 256'h0,\n\n\n\nparameter SRAM2_INIT_0 = 256'h0,\nparameter SRAM2_INIT_1 = 256'h0,\nparameter SRAM2_INIT_2 = 256'h0,\nparameter SRAM2_INIT_3 = 256'h0,\nparameter SRAM2_INIT_4 = 256'h0,\nparameter SRAM2_INIT_5 = 256'h0,\nparameter SRAM2_INIT_6 = 256'h0,\nparameter SRAM2_INIT_7 = 256'h0,\nparameter SRAM2_INIT_8 = 256'h0,\nparameter SRAM2_INIT_9 = 256'h0,\nparameter SRAM2_INIT_10 = 256'h0,\nparameter SRAM2_INIT_11 = 256'h0,\nparameter SRAM2_INIT_12 = 256'h0,\nparameter SRAM2_INIT_13 = 256'h0,\nparameter SRAM2_INIT_14 = 256'h0,\nparameter SRAM2_INIT_15 = 256'h0,\nparameter SRAM2_INIT_16 = 256'h0,\nparameter SRAM2_INIT_17 = 256'h0,\nparameter SRAM2_INIT_18 = 256'h0,\nparameter SRAM2_INIT_19 = 256'h0,\nparameter SRAM2_INIT_20 = 256'h0,\nparameter SRAM2_INIT_21 = 256'h0,\nparameter SRAM2_INIT_22 = 256'h0,\nparameter SRAM2_INIT_23 = 256'h0,\nparameter SRAM2_INIT_24 = 256'h0,\nparameter SRAM2_INIT_25 = 256'h0,\nparameter SRAM2_INIT_26 = 256'h0,\nparameter SRAM2_INIT_27 = 256'h0,\nparameter SRAM2_INIT_28 = 256'h0,\nparameter SRAM2_INIT_29 = 256'h0,\nparameter SRAM2_INIT_30 = 256'h0,\nparameter SRAM2_INIT_31 = 256'h0,\nparameter SRAM2_INIT_32 = 256'h0,\nparameter SRAM2_INIT_33 = 256'h0,\nparameter SRAM2_INIT_34 = 256'h0,\nparameter SRAM2_INIT_35 = 256'h0,\nparameter SRAM2_INIT_36 = 256'h0,\nparameter SRAM2_INIT_37 = 256'h0,\nparameter SRAM2_INIT_38 = 256'h0,\nparameter SRAM2_INIT_39 = 256'h0,\nparameter SRAM2_INIT_40 = 256'h0,\nparameter SRAM2_INIT_41 = 256'h0,\nparameter SRAM2_INIT_42 = 256'h0,\nparameter SRAM2_INIT_43 = 256'h0,\nparameter SRAM2_INIT_44 = 256'h0,\nparameter SRAM2_INIT_45 = 256'h0,\nparameter SRAM2_INIT_46 = 256'h0,\nparameter SRAM2_INIT_47 = 256'h0,\nparameter SRAM2_INIT_48 = 256'h0,\nparameter SRAM2_INIT_49 = 256'h0,\nparameter SRAM2_INIT_50 = 256'h0,\nparameter SRAM2_INIT_51 = 256'h0,\nparameter SRAM2_INIT_52 = 256'h0,\nparameter SRAM2_INIT_53 = 256'h0,\nparameter SRAM2_INIT_54 = 256'h0,\nparameter SRAM2_INIT_55 = 256'h0,\nparameter SRAM2_INIT_56 = 256'h0,\nparameter SRAM2_INIT_57 = 256'h0,\nparameter SRAM2_INIT_58 = 256'h0,\nparameter SRAM2_INIT_59 = 256'h0,\nparameter SRAM2_INIT_60 = 256'h0,\nparameter SRAM2_INIT_61 = 256'h0,\nparameter SRAM2_INIT_62 = 256'h0,\nparameter SRAM2_INIT_63 = 256'h0,\n\nparameter SRAM3_INIT_0 = 256'h0,\nparameter SRAM3_INIT_1 = 256'h0,\nparameter SRAM3_INIT_2 = 256'h0,\nparameter SRAM3_INIT_3 = 256'h0,\nparameter SRAM3_INIT_4 = 256'h0,\nparameter SRAM3_INIT_5 = 256'h0,\nparameter SRAM3_INIT_6 = 256'h0,\nparameter SRAM3_INIT_7 = 256'h0,\nparameter SRAM3_INIT_8 = 256'h0,\nparameter SRAM3_INIT_9 = 256'h0,\nparameter SRAM3_INIT_10 = 256'h0,\nparameter SRAM3_INIT_11 = 256'h0,\nparameter SRAM3_INIT_12 = 256'h0,\nparameter SRAM3_INIT_13 = 256'h0,\nparameter SRAM3_INIT_14 = 256'h0,\nparameter SRAM3_INIT_15 = 256'h0,\nparameter SRAM3_INIT_16 = 256'h0,\nparameter SRAM3_INIT_17 = 256'h0,\nparameter SRAM3_INIT_18 = 256'h0,\nparameter SRAM3_INIT_19 = 256'h0,\nparameter SRAM3_INIT_20 = 256'h0,\nparameter SRAM3_INIT_21 = 256'h0,\nparameter SRAM3_INIT_22 = 256'h0,\nparameter SRAM3_INIT_23 = 256'h0,\nparameter SRAM3_INIT_24 = 256'h0,\nparameter SRAM3_INIT_25 = 256'h0,\nparameter SRAM3_INIT_26 = 256'h0,\nparameter SRAM3_INIT_27 = 256'h0,\nparameter SRAM3_INIT_28 = 256'h0,\nparameter SRAM3_INIT_29 = 256'h0,\nparameter SRAM3_INIT_30 = 256'h0,\nparameter SRAM3_INIT_31 = 256'h0,\nparameter SRAM3_INIT_32 = 256'h0,\nparameter SRAM3_INIT_33 = 256'h0,\nparameter SRAM3_INIT_34 = 256'h0,\nparameter SRAM3_INIT_35 = 256'h0,\nparameter SRAM3_INIT_36 = 256'h0,\nparameter SRAM3_INIT_37 = 256'h0,\nparameter SRAM3_INIT_38 = 256'h0,\nparameter SRAM3_INIT_39 = 256'h0,\nparameter SRAM3_INIT_40 = 256'h0,\nparameter SRAM3_INIT_41 = 256'h0,\nparameter SRAM3_INIT_42 = 256'h0,\nparameter SRAM3_INIT_43 = 256'h0,\nparameter SRAM3_INIT_44 = 256'h0,\nparameter SRAM3_INIT_45 = 256'h0,\nparameter SRAM3_INIT_46 = 256'h0,\nparameter SRAM3_INIT_47 = 256'h0,\nparameter SRAM3_INIT_48 = 256'h0,\nparameter SRAM3_INIT_49 = 256'h0,\nparameter SRAM3_INIT_50 = 256'h0,\nparameter SRAM3_INIT_51 = 256'h0,\nparameter SRAM3_INIT_52 = 256'h0,\nparameter SRAM3_INIT_53 = 256'h0,\nparameter SRAM3_INIT_54 = 256'h0,\nparameter SRAM3_INIT_55 = 256'h0,\nparameter SRAM3_INIT_56 = 256'h0,\nparameter SRAM3_INIT_57 = 256'h0,\nparameter SRAM3_INIT_58 = 256'h0,\nparameter SRAM3_INIT_59 = 256'h0,\nparameter SRAM3_INIT_60 = 256'h0,\nparameter SRAM3_INIT_61 = 256'h0,\nparameter SRAM3_INIT_62 = 256'h0,\nparameter SRAM3_INIT_63 = 256'h0,\n\nparameter SRAM4_INIT_0 = 256'h0,\nparameter SRAM4_INIT_1 = 256'h0,\nparameter SRAM4_INIT_2 = 256'h0,\nparameter SRAM4_INIT_3 = 256'h0,\nparameter SRAM4_INIT_4 = 256'h0,\nparameter SRAM4_INIT_5 = 256'h0,\nparameter SRAM4_INIT_6 = 256'h0,\nparameter SRAM4_INIT_7 = 256'h0,\nparameter SRAM4_INIT_8 = 256'h0,\nparameter SRAM4_INIT_9 = 256'h0,\nparameter SRAM4_INIT_10 = 256'h0,\nparameter SRAM4_INIT_11 = 256'h0,\nparameter SRAM4_INIT_12 = 256'h0,\nparameter SRAM4_INIT_13 = 256'h0,\nparameter SRAM4_INIT_14 = 256'h0,\nparameter SRAM4_INIT_15 = 256'h0,\nparameter SRAM4_INIT_16 = 256'h0,\nparameter SRAM4_INIT_17 = 256'h0,\nparameter SRAM4_INIT_18 = 256'h0,\nparameter SRAM4_INIT_19 = 256'h0,\nparameter SRAM4_INIT_20 = 256'h0,\nparameter SRAM4_INIT_21 = 256'h0,\nparameter SRAM4_INIT_22 = 256'h0,\nparameter SRAM4_INIT_23 = 256'h0,\nparameter SRAM4_INIT_24 = 256'h0,\nparameter SRAM4_INIT_25 = 256'h0,\nparameter SRAM4_INIT_26 = 256'h0,\nparameter SRAM4_INIT_27 = 256'h0,\nparameter SRAM4_INIT_28 = 256'h0,\nparameter SRAM4_INIT_29 = 256'h0,\nparameter SRAM4_INIT_30 = 256'h0,\nparameter SRAM4_INIT_31 = 256'h0,\nparameter SRAM4_INIT_32 = 256'h0,\nparameter SRAM4_INIT_33 = 256'h0,\nparameter SRAM4_INIT_34 = 256'h0,\nparameter SRAM4_INIT_35 = 256'h0,\nparameter SRAM4_INIT_36 = 256'h0,\nparameter SRAM4_INIT_37 = 256'h0,\nparameter SRAM4_INIT_38 = 256'h0,\nparameter SRAM4_INIT_39 = 256'h0,\nparameter SRAM4_INIT_40 = 256'h0,\nparameter SRAM4_INIT_41 = 256'h0,\nparameter SRAM4_INIT_42 = 256'h0,\nparameter SRAM4_INIT_43 = 256'h0,\nparameter SRAM4_INIT_44 = 256'h0,\nparameter SRAM4_INIT_45 = 256'h0,\nparameter SRAM4_INIT_46 = 256'h0,\nparameter SRAM4_INIT_47 = 256'h0,\nparameter SRAM4_INIT_48 = 256'h0,\nparameter SRAM4_INIT_49 = 256'h0,\nparameter SRAM4_INIT_50 = 256'h0,\nparameter SRAM4_INIT_51 = 256'h0,\nparameter SRAM4_INIT_52 = 256'h0,\nparameter SRAM4_INIT_53 = 256'h0,\nparameter SRAM4_INIT_54 = 256'h0,\nparameter SRAM4_INIT_55 = 256'h0,\nparameter SRAM4_INIT_56 = 256'h0,\nparameter SRAM4_INIT_57 = 256'h0,\nparameter SRAM4_INIT_58 = 256'h0,\nparameter SRAM4_INIT_59 = 256'h0,\nparameter SRAM4_INIT_60 = 256'h0,\nparameter SRAM4_INIT_61 = 256'h0,\nparameter SRAM4_INIT_62 = 256'h0,\nparameter SRAM4_INIT_63 = 256'h0,\n\n\nparameter SRAM5_INIT_0 = 256'h0,\nparameter SRAM5_INIT_1 = 256'h0,\nparameter SRAM5_INIT_2 = 256'h0,\nparameter SRAM5_INIT_3 = 256'h0,\nparameter SRAM5_INIT_4 = 256'h0,\nparameter SRAM5_INIT_5 = 256'h0,\nparameter SRAM5_INIT_6 = 256'h0,\nparameter SRAM5_INIT_7 = 256'h0,\nparameter SRAM5_INIT_8 = 256'h0,\nparameter SRAM5_INIT_9 = 256'h0,\nparameter SRAM5_INIT_10 = 256'h0,\nparameter SRAM5_INIT_11 = 256'h0,\nparameter SRAM5_INIT_12 = 256'h0,\nparameter SRAM5_INIT_13 = 256'h0,\nparameter SRAM5_INIT_14 = 256'h0,\nparameter SRAM5_INIT_15 = 256'h0,\nparameter SRAM5_INIT_16 = 256'h0,\nparameter SRAM5_INIT_17 = 256'h0,\nparameter SRAM5_INIT_18 = 256'h0,\nparameter SRAM5_INIT_19 = 256'h0,\nparameter SRAM5_INIT_20 = 256'h0,\nparameter SRAM5_INIT_21 = 256'h0,\nparameter SRAM5_INIT_22 = 256'h0,\nparameter SRAM5_INIT_23 = 256'h0,\nparameter SRAM5_INIT_24 = 256'h0,\nparameter SRAM5_INIT_25 = 256'h0,\nparameter SRAM5_INIT_26 = 256'h0,\nparameter SRAM5_INIT_27 = 256'h0,\nparameter SRAM5_INIT_28 = 256'h0,\nparameter SRAM5_INIT_29 = 256'h0,\nparameter SRAM5_INIT_30 = 256'h0,\nparameter SRAM5_INIT_31 = 256'h0,\nparameter SRAM5_INIT_32 = 256'h0,\nparameter SRAM5_INIT_33 = 256'h0,\nparameter SRAM5_INIT_34 = 256'h0,\nparameter SRAM5_INIT_35 = 256'h0,\nparameter SRAM5_INIT_36 = 256'h0,\nparameter SRAM5_INIT_37 = 256'h0,\nparameter SRAM5_INIT_38 = 256'h0,\nparameter SRAM5_INIT_39 = 256'h0,\nparameter SRAM5_INIT_40 = 256'h0,\nparameter SRAM5_INIT_41 = 256'h0,\nparameter SRAM5_INIT_42 = 256'h0,\nparameter SRAM5_INIT_43 = 256'h0,\nparameter SRAM5_INIT_44 = 256'h0,\nparameter SRAM5_INIT_45 = 256'h0,\nparameter SRAM5_INIT_46 = 256'h0,\nparameter SRAM5_INIT_47 = 256'h0,\nparameter SRAM5_INIT_48 = 256'h0,\nparameter SRAM5_INIT_49 = 256'h0,\nparameter SRAM5_INIT_50 = 256'h0,\nparameter SRAM5_INIT_51 = 256'h0,\nparameter SRAM5_INIT_52 = 256'h0,\nparameter SRAM5_INIT_53 = 256'h0,\nparameter SRAM5_INIT_54 = 256'h0,\nparameter SRAM5_INIT_55 = 256'h0,\nparameter SRAM5_INIT_56 = 256'h0,\nparameter SRAM5_INIT_57 = 256'h0,\nparameter SRAM5_INIT_58 = 256'h0,\nparameter SRAM5_INIT_59 = 256'h0,\nparameter SRAM5_INIT_60 = 256'h0,\nparameter SRAM5_INIT_61 = 256'h0,\nparameter SRAM5_INIT_62 = 256'h0,\nparameter SRAM5_INIT_63 = 256'h0,\n\n\n\nparameter SRAM6_INIT_0 = 256'h0,\nparameter SRAM6_INIT_1 = 256'h0,\nparameter SRAM6_INIT_2 = 256'h0,\nparameter SRAM6_INIT_3 = 256'h0,\nparameter SRAM6_INIT_4 = 256'h0,\nparameter SRAM6_INIT_5 = 256'h0,\nparameter SRAM6_INIT_6 = 256'h0,\nparameter SRAM6_INIT_7 = 256'h0,\nparameter SRAM6_INIT_8 = 256'h0,\nparameter SRAM6_INIT_9 = 256'h0,\nparameter SRAM6_INIT_10 = 256'h0,\nparameter SRAM6_INIT_11 = 256'h0,\nparameter SRAM6_INIT_12 = 256'h0,\nparameter SRAM6_INIT_13 = 256'h0,\nparameter SRAM6_INIT_14 = 256'h0,\nparameter SRAM6_INIT_15 = 256'h0,\nparameter SRAM6_INIT_16 = 256'h0,\nparameter SRAM6_INIT_17 = 256'h0,\nparameter SRAM6_INIT_18 = 256'h0,\nparameter SRAM6_INIT_19 = 256'h0,\nparameter SRAM6_INIT_20 = 256'h0,\nparameter SRAM6_INIT_21 = 256'h0,\nparameter SRAM6_INIT_22 = 256'h0,\nparameter SRAM6_INIT_23 = 256'h0,\nparameter SRAM6_INIT_24 = 256'h0,\nparameter SRAM6_INIT_25 = 256'h0,\nparameter SRAM6_INIT_26 = 256'h0,\nparameter SRAM6_INIT_27 = 256'h0,\nparameter SRAM6_INIT_28 = 256'h0,\nparameter SRAM6_INIT_29 = 256'h0,\nparameter SRAM6_INIT_30 = 256'h0,\nparameter SRAM6_INIT_31 = 256'h0,\nparameter SRAM6_INIT_32 = 256'h0,\nparameter SRAM6_INIT_33 = 256'h0,\nparameter SRAM6_INIT_34 = 256'h0,\nparameter SRAM6_INIT_35 = 256'h0,\nparameter SRAM6_INIT_36 = 256'h0,\nparameter SRAM6_INIT_37 = 256'h0,\nparameter SRAM6_INIT_38 = 256'h0,\nparameter SRAM6_INIT_39 = 256'h0,\nparameter SRAM6_INIT_40 = 256'h0,\nparameter SRAM6_INIT_41 = 256'h0,\nparameter SRAM6_INIT_42 = 256'h0,\nparameter SRAM6_INIT_43 = 256'h0,\nparameter SRAM6_INIT_44 = 256'h0,\nparameter SRAM6_INIT_45 = 256'h0,\nparameter SRAM6_INIT_46 = 256'h0,\nparameter SRAM6_INIT_47 = 256'h0,\nparameter SRAM6_INIT_48 = 256'h0,\nparameter SRAM6_INIT_49 = 256'h0,\nparameter SRAM6_INIT_50 = 256'h0,\nparameter SRAM6_INIT_51 = 256'h0,\nparameter SRAM6_INIT_52 = 256'h0,\nparameter SRAM6_INIT_53 = 256'h0,\nparameter SRAM6_INIT_54 = 256'h0,\nparameter SRAM6_INIT_55 = 256'h0,\nparameter SRAM6_INIT_56 = 256'h0,\nparameter SRAM6_INIT_57 = 256'h0,\nparameter SRAM6_INIT_58 = 256'h0,\nparameter SRAM6_INIT_59 = 256'h0,\nparameter SRAM6_INIT_60 = 256'h0,\nparameter SRAM6_INIT_61 = 256'h0,\nparameter SRAM6_INIT_62 = 256'h0,\nparameter SRAM6_INIT_63 = 256'h0,\n\nparameter SRAM7_INIT_0 = 256'h0,\nparameter SRAM7_INIT_1 = 256'h0,\nparameter SRAM7_INIT_2 = 256'h0,\nparameter SRAM7_INIT_3 = 256'h0,\nparameter SRAM7_INIT_4 = 256'h0,\nparameter SRAM7_INIT_5 = 256'h0,\nparameter SRAM7_INIT_6 = 256'h0,\nparameter SRAM7_INIT_7 = 256'h0,\nparameter SRAM7_INIT_8 = 256'h0,\nparameter SRAM7_INIT_9 = 256'h0,\nparameter SRAM7_INIT_10 = 256'h0,\nparameter SRAM7_INIT_11 = 256'h0,\nparameter SRAM7_INIT_12 = 256'h0,\nparameter SRAM7_INIT_13 = 256'h0,\nparameter SRAM7_INIT_14 = 256'h0,\nparameter SRAM7_INIT_15 = 256'h0,\nparameter SRAM7_INIT_16 = 256'h0,\nparameter SRAM7_INIT_17 = 256'h0,\nparameter SRAM7_INIT_18 = 256'h0,\nparameter SRAM7_INIT_19 = 256'h0,\nparameter SRAM7_INIT_20 = 256'h0,\nparameter SRAM7_INIT_21 = 256'h0,\nparameter SRAM7_INIT_22 = 256'h0,\nparameter SRAM7_INIT_23 = 256'h0,\nparameter SRAM7_INIT_24 = 256'h0,\nparameter SRAM7_INIT_25 = 256'h0,\nparameter SRAM7_INIT_26 = 256'h0,\nparameter SRAM7_INIT_27 = 256'h0,\nparameter SRAM7_INIT_28 = 256'h0,\nparameter SRAM7_INIT_29 = 256'h0,\nparameter SRAM7_INIT_30 = 256'h0,\nparameter SRAM7_INIT_31 = 256'h0,\nparameter SRAM7_INIT_32 = 256'h0,\nparameter SRAM7_INIT_33 = 256'h0,\nparameter SRAM7_INIT_34 = 256'h0,\nparameter SRAM7_INIT_35 = 256'h0,\nparameter SRAM7_INIT_36 = 256'h0,\nparameter SRAM7_INIT_37 = 256'h0,\nparameter SRAM7_INIT_38 = 256'h0,\nparameter SRAM7_INIT_39 = 256'h0,\nparameter SRAM7_INIT_40 = 256'h0,\nparameter SRAM7_INIT_41 = 256'h0,\nparameter SRAM7_INIT_42 = 256'h0,\nparameter SRAM7_INIT_43 = 256'h0,\nparameter SRAM7_INIT_44 = 256'h0,\nparameter SRAM7_INIT_45 = 256'h0,\nparameter SRAM7_INIT_46 = 256'h0,\nparameter SRAM7_INIT_47 = 256'h0,\nparameter SRAM7_INIT_48 = 256'h0,\nparameter SRAM7_INIT_49 = 256'h0,\nparameter SRAM7_INIT_50 = 256'h0,\nparameter SRAM7_INIT_51 = 256'h0,\nparameter SRAM7_INIT_52 = 256'h0,\nparameter SRAM7_INIT_53 = 256'h0,\nparameter SRAM7_INIT_54 = 256'h0,\nparameter SRAM7_INIT_55 = 256'h0,\nparameter SRAM7_INIT_56 = 256'h0,\nparameter SRAM7_INIT_57 = 256'h0,\nparameter SRAM7_INIT_58 = 256'h0,\nparameter SRAM7_INIT_59 = 256'h0,\nparameter SRAM7_INIT_60 = 256'h0,\nparameter SRAM7_INIT_61 = 256'h0,\nparameter SRAM7_INIT_62 = 256'h0,\nparameter SRAM7_INIT_63 = 256'h0,\n\nparameter UNUSED        = 1'd1\n\n)\n\n(\ninput              i_clk,\ninput      [31:0]  i_write_data,\ninput              i_write_enable,\ninput      [11:0]  i_address,\ninput      [3:0]   i_byte_enable,\noutput     [31:0]  o_read_data\n\n);\n  \n\nwire [3:0]  wea_b0, wea_b1;\nwire [31:0] data_out_b0 [3:0];\nwire [31:0] data_out_b1 [3:0];\nwire [31:0] read_data_b0;\nwire [31:0] read_data_b1;\nreg         address_11_r;\n\n\nassign read_data_b0 = { data_out_b0[3][7:0], data_out_b0[2][7:0],\n                        data_out_b0[1][7:0], data_out_b0[0][7:0] };\nassign read_data_b1 = { data_out_b1[3][7:0], data_out_b1[2][7:0],\n                        data_out_b1[1][7:0], data_out_b1[0][7:0] };\n\nassign o_read_data  = address_11_r ? read_data_b1 : read_data_b0;\n                       \nassign wea_b0       = {4{i_write_enable & ~i_address[11]}} & i_byte_enable;\nassign wea_b1       = {4{i_write_enable &  i_address[11]}} & i_byte_enable;\n\nalways @(posedge i_clk)\n    address_11_r <= i_address[11];\n    \n\n\n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM0_INIT_0 ),\n    .INIT_01 ( SRAM0_INIT_1 ),\n    .INIT_02 ( SRAM0_INIT_2 ),\n    .INIT_03 ( SRAM0_INIT_3 ),\n    .INIT_04 ( SRAM0_INIT_4 ),\n    .INIT_05 ( SRAM0_INIT_5 ),\n    .INIT_06 ( SRAM0_INIT_6 ),\n    .INIT_07 ( SRAM0_INIT_7 ),\n    .INIT_08 ( SRAM0_INIT_8 ),\n    .INIT_09 ( SRAM0_INIT_9 ),\n    .INIT_0A ( SRAM0_INIT_10 ),\n    .INIT_0B ( SRAM0_INIT_11 ),\n    .INIT_0C ( SRAM0_INIT_12 ),\n    .INIT_0D ( SRAM0_INIT_13 ),\n    .INIT_0E ( SRAM0_INIT_14 ),\n    .INIT_0F ( SRAM0_INIT_15 ),\n    .INIT_10 ( SRAM0_INIT_16 ),\n    .INIT_11 ( SRAM0_INIT_17 ),\n    .INIT_12 ( SRAM0_INIT_18 ),\n    .INIT_13 ( SRAM0_INIT_19 ),\n    .INIT_14 ( SRAM0_INIT_20 ),\n    .INIT_15 ( SRAM0_INIT_21 ),\n    .INIT_16 ( SRAM0_INIT_22 ),\n    .INIT_17 ( SRAM0_INIT_23 ),\n    .INIT_18 ( SRAM0_INIT_24 ),\n    .INIT_19 ( SRAM0_INIT_25 ),\n    .INIT_1A ( SRAM0_INIT_26 ),\n    .INIT_1B ( SRAM0_INIT_27 ),\n    .INIT_1C ( SRAM0_INIT_28 ),\n    .INIT_1D ( SRAM0_INIT_29 ),\n    .INIT_1E ( SRAM0_INIT_30 ),\n    .INIT_1F ( SRAM0_INIT_31 ),\n    .INIT_20 ( SRAM0_INIT_32 ),\n    .INIT_21 ( SRAM0_INIT_33 ),\n    .INIT_22 ( SRAM0_INIT_34 ),\n    .INIT_23 ( SRAM0_INIT_35 ),\n    .INIT_24 ( SRAM0_INIT_36 ),\n    .INIT_25 ( SRAM0_INIT_37 ),\n    .INIT_26 ( SRAM0_INIT_38 ),\n    .INIT_27 ( SRAM0_INIT_39 ),\n    .INIT_28 ( SRAM0_INIT_40 ),\n    .INIT_29 ( SRAM0_INIT_41 ),\n    .INIT_2A ( SRAM0_INIT_42 ),\n    .INIT_2B ( SRAM0_INIT_43 ),\n    .INIT_2C ( SRAM0_INIT_44 ),\n    .INIT_2D ( SRAM0_INIT_45 ),\n    .INIT_2E ( SRAM0_INIT_46 ),\n    .INIT_2F ( SRAM0_INIT_47 ),\n    .INIT_30 ( SRAM0_INIT_48 ),\n    .INIT_31 ( SRAM0_INIT_49 ),\n    .INIT_32 ( SRAM0_INIT_50 ),\n    .INIT_33 ( SRAM0_INIT_51 ),\n    .INIT_34 ( SRAM0_INIT_52 ),\n    .INIT_35 ( SRAM0_INIT_53 ),\n    .INIT_36 ( SRAM0_INIT_54 ),\n    .INIT_37 ( SRAM0_INIT_55 ),\n    .INIT_38 ( SRAM0_INIT_56 ),\n    .INIT_39 ( SRAM0_INIT_57 ),\n    .INIT_3A ( SRAM0_INIT_58 ),\n    .INIT_3B ( SRAM0_INIT_59 ),\n    .INIT_3C ( SRAM0_INIT_60 ),\n    .INIT_3D ( SRAM0_INIT_61 ),\n    .INIT_3E ( SRAM0_INIT_62 ),\n    .INIT_3F ( SRAM0_INIT_63 ),\n\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram0 (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ( {wea_b0[3], wea_b0[3], \n               wea_b0[3], wea_b0[3]}            ),\n    .DOA    ( data_out_b0[3]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[31:24]}      )\n  );\n  \n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM1_INIT_0 ),\n    .INIT_01 ( SRAM1_INIT_1 ),\n    .INIT_02 ( SRAM1_INIT_2 ),\n    .INIT_03 ( SRAM1_INIT_3 ),\n    .INIT_04 ( SRAM1_INIT_4 ),\n    .INIT_05 ( SRAM1_INIT_5 ),\n    .INIT_06 ( SRAM1_INIT_6 ),\n    .INIT_07 ( SRAM1_INIT_7 ),\n    .INIT_08 ( SRAM1_INIT_8 ),\n    .INIT_09 ( SRAM1_INIT_9 ),\n    .INIT_0A ( SRAM1_INIT_10 ),\n    .INIT_0B ( SRAM1_INIT_11 ),\n    .INIT_0C ( SRAM1_INIT_12 ),\n    .INIT_0D ( SRAM1_INIT_13 ),\n    .INIT_0E ( SRAM1_INIT_14 ),\n    .INIT_0F ( SRAM1_INIT_15 ),\n    .INIT_10 ( SRAM1_INIT_16 ),\n    .INIT_11 ( SRAM1_INIT_17 ),\n    .INIT_12 ( SRAM1_INIT_18 ),\n    .INIT_13 ( SRAM1_INIT_19 ),\n    .INIT_14 ( SRAM1_INIT_20 ),\n    .INIT_15 ( SRAM1_INIT_21 ),\n    .INIT_16 ( SRAM1_INIT_22 ),\n    .INIT_17 ( SRAM1_INIT_23 ),\n    .INIT_18 ( SRAM1_INIT_24 ),\n    .INIT_19 ( SRAM1_INIT_25 ),\n    .INIT_1A ( SRAM1_INIT_26 ),\n    .INIT_1B ( SRAM1_INIT_27 ),\n    .INIT_1C ( SRAM1_INIT_28 ),\n    .INIT_1D ( SRAM1_INIT_29 ),\n    .INIT_1E ( SRAM1_INIT_30 ),\n    .INIT_1F ( SRAM1_INIT_31 ),\n    .INIT_20 ( SRAM1_INIT_32 ),\n    .INIT_21 ( SRAM1_INIT_33 ),\n    .INIT_22 ( SRAM1_INIT_34 ),\n    .INIT_23 ( SRAM1_INIT_35 ),\n    .INIT_24 ( SRAM1_INIT_36 ),\n    .INIT_25 ( SRAM1_INIT_37 ),\n    .INIT_26 ( SRAM1_INIT_38 ),\n    .INIT_27 ( SRAM1_INIT_39 ),\n    .INIT_28 ( SRAM1_INIT_40 ),\n    .INIT_29 ( SRAM1_INIT_41 ),\n    .INIT_2A ( SRAM1_INIT_42 ),\n    .INIT_2B ( SRAM1_INIT_43 ),\n    .INIT_2C ( SRAM1_INIT_44 ),\n    .INIT_2D ( SRAM1_INIT_45 ),\n    .INIT_2E ( SRAM1_INIT_46 ),\n    .INIT_2F ( SRAM1_INIT_47 ),\n    .INIT_30 ( SRAM1_INIT_48 ),\n    .INIT_31 ( SRAM1_INIT_49 ),\n    .INIT_32 ( SRAM1_INIT_50 ),\n    .INIT_33 ( SRAM1_INIT_51 ),\n    .INIT_34 ( SRAM1_INIT_52 ),\n    .INIT_35 ( SRAM1_INIT_53 ),\n    .INIT_36 ( SRAM1_INIT_54 ),\n    .INIT_37 ( SRAM1_INIT_55 ),\n    .INIT_38 ( SRAM1_INIT_56 ),\n    .INIT_39 ( SRAM1_INIT_57 ),\n    .INIT_3A ( SRAM1_INIT_58 ),\n    .INIT_3B ( SRAM1_INIT_59 ),\n    .INIT_3C ( SRAM1_INIT_60 ),\n    .INIT_3D ( SRAM1_INIT_61 ),\n    .INIT_3E ( SRAM1_INIT_62 ),\n    .INIT_3F ( SRAM1_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram1  (\n    .REGCEA(1'd0),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ({wea_b0[2], wea_b0[2], \n              wea_b0[2], wea_b0[2]}             ),\n    .DOA    ( data_out_b0[2]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[23:16]}      )\n  );\n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM2_INIT_0 ),\n    .INIT_01 ( SRAM2_INIT_1 ),\n    .INIT_02 ( SRAM2_INIT_2 ),\n    .INIT_03 ( SRAM2_INIT_3 ),\n    .INIT_04 ( SRAM2_INIT_4 ),\n    .INIT_05 ( SRAM2_INIT_5 ),\n    .INIT_06 ( SRAM2_INIT_6 ),\n    .INIT_07 ( SRAM2_INIT_7 ),\n    .INIT_08 ( SRAM2_INIT_8 ),\n    .INIT_09 ( SRAM2_INIT_9 ),\n    .INIT_0A ( SRAM2_INIT_10 ),\n    .INIT_0B ( SRAM2_INIT_11 ),\n    .INIT_0C ( SRAM2_INIT_12 ),\n    .INIT_0D ( SRAM2_INIT_13 ),\n    .INIT_0E ( SRAM2_INIT_14 ),\n    .INIT_0F ( SRAM2_INIT_15 ),\n    .INIT_10 ( SRAM2_INIT_16 ),\n    .INIT_11 ( SRAM2_INIT_17 ),\n    .INIT_12 ( SRAM2_INIT_18 ),\n    .INIT_13 ( SRAM2_INIT_19 ),\n    .INIT_14 ( SRAM2_INIT_20 ),\n    .INIT_15 ( SRAM2_INIT_21 ),\n    .INIT_16 ( SRAM2_INIT_22 ),\n    .INIT_17 ( SRAM2_INIT_23 ),\n    .INIT_18 ( SRAM2_INIT_24 ),\n    .INIT_19 ( SRAM2_INIT_25 ),\n    .INIT_1A ( SRAM2_INIT_26 ),\n    .INIT_1B ( SRAM2_INIT_27 ),\n    .INIT_1C ( SRAM2_INIT_28 ),\n    .INIT_1D ( SRAM2_INIT_29 ),\n    .INIT_1E ( SRAM2_INIT_30 ),\n    .INIT_1F ( SRAM2_INIT_31 ),\n    .INIT_20 ( SRAM2_INIT_32 ),\n    .INIT_21 ( SRAM2_INIT_33 ),\n    .INIT_22 ( SRAM2_INIT_34 ),\n    .INIT_23 ( SRAM2_INIT_35 ),\n    .INIT_24 ( SRAM2_INIT_36 ),\n    .INIT_25 ( SRAM2_INIT_37 ),\n    .INIT_26 ( SRAM2_INIT_38 ),\n    .INIT_27 ( SRAM2_INIT_39 ),\n    .INIT_28 ( SRAM2_INIT_40 ),\n    .INIT_29 ( SRAM2_INIT_41 ),\n    .INIT_2A ( SRAM2_INIT_42 ),\n    .INIT_2B ( SRAM2_INIT_43 ),\n    .INIT_2C ( SRAM2_INIT_44 ),\n    .INIT_2D ( SRAM2_INIT_45 ),\n    .INIT_2E ( SRAM2_INIT_46 ),\n    .INIT_2F ( SRAM2_INIT_47 ),\n    .INIT_30 ( SRAM2_INIT_48 ),\n    .INIT_31 ( SRAM2_INIT_49 ),\n    .INIT_32 ( SRAM2_INIT_50 ),\n    .INIT_33 ( SRAM2_INIT_51 ),\n    .INIT_34 ( SRAM2_INIT_52 ),\n    .INIT_35 ( SRAM2_INIT_53 ),\n    .INIT_36 ( SRAM2_INIT_54 ),\n    .INIT_37 ( SRAM2_INIT_55 ),\n    .INIT_38 ( SRAM2_INIT_56 ),\n    .INIT_39 ( SRAM2_INIT_57 ),\n    .INIT_3A ( SRAM2_INIT_58 ),\n    .INIT_3B ( SRAM2_INIT_59 ),\n    .INIT_3C ( SRAM2_INIT_60 ),\n    .INIT_3D ( SRAM2_INIT_61 ),\n    .INIT_3E ( SRAM2_INIT_62 ),\n    .INIT_3F ( SRAM2_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n\n    ) \n  u_sram2 (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ( {wea_b0[1], wea_b0[1], \n               wea_b0[1], wea_b0[1]}            ),\n    .DOA    ( data_out_b0[1]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[15:08]}      )\n  );\n  \n  \n  \n  \n  RAMB16BWER #(\n    .INIT_00 ( SRAM3_INIT_0 ),\n    .INIT_01 ( SRAM3_INIT_1 ),\n    .INIT_02 ( SRAM3_INIT_2 ),\n    .INIT_03 ( SRAM3_INIT_3 ),\n    .INIT_04 ( SRAM3_INIT_4 ),\n    .INIT_05 ( SRAM3_INIT_5 ),\n    .INIT_06 ( SRAM3_INIT_6 ),\n    .INIT_07 ( SRAM3_INIT_7 ),\n    .INIT_08 ( SRAM3_INIT_8 ),\n    .INIT_09 ( SRAM3_INIT_9 ),\n    .INIT_0A ( SRAM3_INIT_10 ),\n    .INIT_0B ( SRAM3_INIT_11 ),\n    .INIT_0C ( SRAM3_INIT_12 ),\n    .INIT_0D ( SRAM3_INIT_13 ),\n    .INIT_0E ( SRAM3_INIT_14 ),\n    .INIT_0F ( SRAM3_INIT_15 ),\n    .INIT_10 ( SRAM3_INIT_16 ),\n    .INIT_11 ( SRAM3_INIT_17 ),\n    .INIT_12 ( SRAM3_INIT_18 ),\n    .INIT_13 ( SRAM3_INIT_19 ),\n    .INIT_14 ( SRAM3_INIT_20 ),\n    .INIT_15 ( SRAM3_INIT_21 ),\n    .INIT_16 ( SRAM3_INIT_22 ),\n    .INIT_17 ( SRAM3_INIT_23 ),\n    .INIT_18 ( SRAM3_INIT_24 ),\n    .INIT_19 ( SRAM3_INIT_25 ),\n    .INIT_1A ( SRAM3_INIT_26 ),\n    .INIT_1B ( SRAM3_INIT_27 ),\n    .INIT_1C ( SRAM3_INIT_28 ),\n    .INIT_1D ( SRAM3_INIT_29 ),\n    .INIT_1E ( SRAM3_INIT_30 ),\n    .INIT_1F ( SRAM3_INIT_31 ),\n    .INIT_20 ( SRAM3_INIT_32 ),\n    .INIT_21 ( SRAM3_INIT_33 ),\n    .INIT_22 ( SRAM3_INIT_34 ),\n    .INIT_23 ( SRAM3_INIT_35 ),\n    .INIT_24 ( SRAM3_INIT_36 ),\n    .INIT_25 ( SRAM3_INIT_37 ),\n    .INIT_26 ( SRAM3_INIT_38 ),\n    .INIT_27 ( SRAM3_INIT_39 ),\n    .INIT_28 ( SRAM3_INIT_40 ),\n    .INIT_29 ( SRAM3_INIT_41 ),\n    .INIT_2A ( SRAM3_INIT_42 ),\n    .INIT_2B ( SRAM3_INIT_43 ),\n    .INIT_2C ( SRAM3_INIT_44 ),\n    .INIT_2D ( SRAM3_INIT_45 ),\n    .INIT_2E ( SRAM3_INIT_46 ),\n    .INIT_2F ( SRAM3_INIT_47 ),\n    .INIT_30 ( SRAM3_INIT_48 ),\n    .INIT_31 ( SRAM3_INIT_49 ),\n    .INIT_32 ( SRAM3_INIT_50 ),\n    .INIT_33 ( SRAM3_INIT_51 ),\n    .INIT_34 ( SRAM3_INIT_52 ),\n    .INIT_35 ( SRAM3_INIT_53 ),\n    .INIT_36 ( SRAM3_INIT_54 ),\n    .INIT_37 ( SRAM3_INIT_55 ),\n    .INIT_38 ( SRAM3_INIT_56 ),\n    .INIT_39 ( SRAM3_INIT_57 ),\n    .INIT_3A ( SRAM3_INIT_58 ),\n    .INIT_3B ( SRAM3_INIT_59 ),\n    .INIT_3C ( SRAM3_INIT_60 ),\n    .INIT_3D ( SRAM3_INIT_61 ),\n    .INIT_3E ( SRAM3_INIT_62 ),\n    .INIT_3F ( SRAM3_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram3  (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .WEA    ({wea_b0[0], wea_b0[0], \n              wea_b0[0], wea_b0[0]}             ),\n    .DOA    ( data_out_b0[0]                    ),\n    .ADDRA  ({i_address[10:0], 3'd0}            ),\n    .ADDRB  ( 14'd0                             ),\n    .DIA    ( {24'd0, i_write_data[7:0]}        ),\n    .DIB    ( 32'd0                             ),\n    .DIPA   ( 4'd0                              ),\n    .DIPB   ( 4'd0                              ),\n    .DOPA   (                                   ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              )\n  );\n\n\n\n\n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM4_INIT_0 ),\n    .INIT_01 ( SRAM4_INIT_1 ),\n    .INIT_02 ( SRAM4_INIT_2 ),\n    .INIT_03 ( SRAM4_INIT_3 ),\n    .INIT_04 ( SRAM4_INIT_4 ),\n    .INIT_05 ( SRAM4_INIT_5 ),\n    .INIT_06 ( SRAM4_INIT_6 ),\n    .INIT_07 ( SRAM4_INIT_7 ),\n    .INIT_08 ( SRAM4_INIT_8 ),\n    .INIT_09 ( SRAM4_INIT_9 ),\n    .INIT_0A ( SRAM4_INIT_10 ),\n    .INIT_0B ( SRAM4_INIT_11 ),\n    .INIT_0C ( SRAM4_INIT_12 ),\n    .INIT_0D ( SRAM4_INIT_13 ),\n    .INIT_0E ( SRAM4_INIT_14 ),\n    .INIT_0F ( SRAM4_INIT_15 ),\n    .INIT_10 ( SRAM4_INIT_16 ),\n    .INIT_11 ( SRAM4_INIT_17 ),\n    .INIT_12 ( SRAM4_INIT_18 ),\n    .INIT_13 ( SRAM4_INIT_19 ),\n    .INIT_14 ( SRAM4_INIT_20 ),\n    .INIT_15 ( SRAM4_INIT_21 ),\n    .INIT_16 ( SRAM4_INIT_22 ),\n    .INIT_17 ( SRAM4_INIT_23 ),\n    .INIT_18 ( SRAM4_INIT_24 ),\n    .INIT_19 ( SRAM4_INIT_25 ),\n    .INIT_1A ( SRAM4_INIT_26 ),\n    .INIT_1B ( SRAM4_INIT_27 ),\n    .INIT_1C ( SRAM4_INIT_28 ),\n    .INIT_1D ( SRAM4_INIT_29 ),\n    .INIT_1E ( SRAM4_INIT_30 ),\n    .INIT_1F ( SRAM4_INIT_31 ),\n    .INIT_20 ( SRAM4_INIT_32 ),\n    .INIT_21 ( SRAM4_INIT_33 ),\n    .INIT_22 ( SRAM4_INIT_34 ),\n    .INIT_23 ( SRAM4_INIT_35 ),\n    .INIT_24 ( SRAM4_INIT_36 ),\n    .INIT_25 ( SRAM4_INIT_37 ),\n    .INIT_26 ( SRAM4_INIT_38 ),\n    .INIT_27 ( SRAM4_INIT_39 ),\n    .INIT_28 ( SRAM4_INIT_40 ),\n    .INIT_29 ( SRAM4_INIT_41 ),\n    .INIT_2A ( SRAM4_INIT_42 ),\n    .INIT_2B ( SRAM4_INIT_43 ),\n    .INIT_2C ( SRAM4_INIT_44 ),\n    .INIT_2D ( SRAM4_INIT_45 ),\n    .INIT_2E ( SRAM4_INIT_46 ),\n    .INIT_2F ( SRAM4_INIT_47 ),\n    .INIT_30 ( SRAM4_INIT_48 ),\n    .INIT_31 ( SRAM4_INIT_49 ),\n    .INIT_32 ( SRAM4_INIT_50 ),\n    .INIT_33 ( SRAM4_INIT_51 ),\n    .INIT_34 ( SRAM4_INIT_52 ),\n    .INIT_35 ( SRAM4_INIT_53 ),\n    .INIT_36 ( SRAM4_INIT_54 ),\n    .INIT_37 ( SRAM4_INIT_55 ),\n    .INIT_38 ( SRAM4_INIT_56 ),\n    .INIT_39 ( SRAM4_INIT_57 ),\n    .INIT_3A ( SRAM4_INIT_58 ),\n    .INIT_3B ( SRAM4_INIT_59 ),\n    .INIT_3C ( SRAM4_INIT_60 ),\n    .INIT_3D ( SRAM4_INIT_61 ),\n    .INIT_3E ( SRAM4_INIT_62 ),\n    .INIT_3F ( SRAM4_INIT_63 ),\n\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram4 (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ( {wea_b1[3], wea_b1[3], \n               wea_b1[3], wea_b1[3]}            ),\n    .DOA    ( data_out_b1[3]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[31:24]}      )\n  );\n  \n  \n  \n  RAMB16BWER #(\n    .INIT_00 ( SRAM5_INIT_0 ),\n    .INIT_01 ( SRAM5_INIT_1 ),\n    .INIT_02 ( SRAM5_INIT_2 ),\n    .INIT_03 ( SRAM5_INIT_3 ),\n    .INIT_04 ( SRAM5_INIT_4 ),\n    .INIT_05 ( SRAM5_INIT_5 ),\n    .INIT_06 ( SRAM5_INIT_6 ),\n    .INIT_07 ( SRAM5_INIT_7 ),\n    .INIT_08 ( SRAM5_INIT_8 ),\n    .INIT_09 ( SRAM5_INIT_9 ),\n    .INIT_0A ( SRAM5_INIT_10 ),\n    .INIT_0B ( SRAM5_INIT_11 ),\n    .INIT_0C ( SRAM5_INIT_12 ),\n    .INIT_0D ( SRAM5_INIT_13 ),\n    .INIT_0E ( SRAM5_INIT_14 ),\n    .INIT_0F ( SRAM5_INIT_15 ),\n    .INIT_10 ( SRAM5_INIT_16 ),\n    .INIT_11 ( SRAM5_INIT_17 ),\n    .INIT_12 ( SRAM5_INIT_18 ),\n    .INIT_13 ( SRAM5_INIT_19 ),\n    .INIT_14 ( SRAM5_INIT_20 ),\n    .INIT_15 ( SRAM5_INIT_21 ),\n    .INIT_16 ( SRAM5_INIT_22 ),\n    .INIT_17 ( SRAM5_INIT_23 ),\n    .INIT_18 ( SRAM5_INIT_24 ),\n    .INIT_19 ( SRAM5_INIT_25 ),\n    .INIT_1A ( SRAM5_INIT_26 ),\n    .INIT_1B ( SRAM5_INIT_27 ),\n    .INIT_1C ( SRAM5_INIT_28 ),\n    .INIT_1D ( SRAM5_INIT_29 ),\n    .INIT_1E ( SRAM5_INIT_30 ),\n    .INIT_1F ( SRAM5_INIT_31 ),\n    .INIT_20 ( SRAM5_INIT_32 ),\n    .INIT_21 ( SRAM5_INIT_33 ),\n    .INIT_22 ( SRAM5_INIT_34 ),\n    .INIT_23 ( SRAM5_INIT_35 ),\n    .INIT_24 ( SRAM5_INIT_36 ),\n    .INIT_25 ( SRAM5_INIT_37 ),\n    .INIT_26 ( SRAM5_INIT_38 ),\n    .INIT_27 ( SRAM5_INIT_39 ),\n    .INIT_28 ( SRAM5_INIT_40 ),\n    .INIT_29 ( SRAM5_INIT_41 ),\n    .INIT_2A ( SRAM5_INIT_42 ),\n    .INIT_2B ( SRAM5_INIT_43 ),\n    .INIT_2C ( SRAM5_INIT_44 ),\n    .INIT_2D ( SRAM5_INIT_45 ),\n    .INIT_2E ( SRAM5_INIT_46 ),\n    .INIT_2F ( SRAM5_INIT_47 ),\n    .INIT_30 ( SRAM5_INIT_48 ),\n    .INIT_31 ( SRAM5_INIT_49 ),\n    .INIT_32 ( SRAM5_INIT_50 ),\n    .INIT_33 ( SRAM5_INIT_51 ),\n    .INIT_34 ( SRAM5_INIT_52 ),\n    .INIT_35 ( SRAM5_INIT_53 ),\n    .INIT_36 ( SRAM5_INIT_54 ),\n    .INIT_37 ( SRAM5_INIT_55 ),\n    .INIT_38 ( SRAM5_INIT_56 ),\n    .INIT_39 ( SRAM5_INIT_57 ),\n    .INIT_3A ( SRAM5_INIT_58 ),\n    .INIT_3B ( SRAM5_INIT_59 ),\n    .INIT_3C ( SRAM5_INIT_60 ),\n    .INIT_3D ( SRAM5_INIT_61 ),\n    .INIT_3E ( SRAM5_INIT_62 ),\n    .INIT_3F ( SRAM5_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram5  (\n    .REGCEA(1'd0),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ({wea_b1[2], wea_b1[2], \n              wea_b1[2], wea_b1[2]}             ),\n    .DOA    ( data_out_b1[2]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[23:16]}      )\n  );\n\n\n  RAMB16BWER #(\n    .INIT_00 ( SRAM6_INIT_0 ),\n    .INIT_01 ( SRAM6_INIT_1 ),\n    .INIT_02 ( SRAM6_INIT_2 ),\n    .INIT_03 ( SRAM6_INIT_3 ),\n    .INIT_04 ( SRAM6_INIT_4 ),\n    .INIT_05 ( SRAM6_INIT_5 ),\n    .INIT_06 ( SRAM6_INIT_6 ),\n    .INIT_07 ( SRAM6_INIT_7 ),\n    .INIT_08 ( SRAM6_INIT_8 ),\n    .INIT_09 ( SRAM6_INIT_9 ),\n    .INIT_0A ( SRAM6_INIT_10 ),\n    .INIT_0B ( SRAM6_INIT_11 ),\n    .INIT_0C ( SRAM6_INIT_12 ),\n    .INIT_0D ( SRAM6_INIT_13 ),\n    .INIT_0E ( SRAM6_INIT_14 ),\n    .INIT_0F ( SRAM6_INIT_15 ),\n    .INIT_10 ( SRAM6_INIT_16 ),\n    .INIT_11 ( SRAM6_INIT_17 ),\n    .INIT_12 ( SRAM6_INIT_18 ),\n    .INIT_13 ( SRAM6_INIT_19 ),\n    .INIT_14 ( SRAM6_INIT_20 ),\n    .INIT_15 ( SRAM6_INIT_21 ),\n    .INIT_16 ( SRAM6_INIT_22 ),\n    .INIT_17 ( SRAM6_INIT_23 ),\n    .INIT_18 ( SRAM6_INIT_24 ),\n    .INIT_19 ( SRAM6_INIT_25 ),\n    .INIT_1A ( SRAM6_INIT_26 ),\n    .INIT_1B ( SRAM6_INIT_27 ),\n    .INIT_1C ( SRAM6_INIT_28 ),\n    .INIT_1D ( SRAM6_INIT_29 ),\n    .INIT_1E ( SRAM6_INIT_30 ),\n    .INIT_1F ( SRAM6_INIT_31 ),\n    .INIT_20 ( SRAM6_INIT_32 ),\n    .INIT_21 ( SRAM6_INIT_33 ),\n    .INIT_22 ( SRAM6_INIT_34 ),\n    .INIT_23 ( SRAM6_INIT_35 ),\n    .INIT_24 ( SRAM6_INIT_36 ),\n    .INIT_25 ( SRAM6_INIT_37 ),\n    .INIT_26 ( SRAM6_INIT_38 ),\n    .INIT_27 ( SRAM6_INIT_39 ),\n    .INIT_28 ( SRAM6_INIT_40 ),\n    .INIT_29 ( SRAM6_INIT_41 ),\n    .INIT_2A ( SRAM6_INIT_42 ),\n    .INIT_2B ( SRAM6_INIT_43 ),\n    .INIT_2C ( SRAM6_INIT_44 ),\n    .INIT_2D ( SRAM6_INIT_45 ),\n    .INIT_2E ( SRAM6_INIT_46 ),\n    .INIT_2F ( SRAM6_INIT_47 ),\n    .INIT_30 ( SRAM6_INIT_48 ),\n    .INIT_31 ( SRAM6_INIT_49 ),\n    .INIT_32 ( SRAM6_INIT_50 ),\n    .INIT_33 ( SRAM6_INIT_51 ),\n    .INIT_34 ( SRAM6_INIT_52 ),\n    .INIT_35 ( SRAM6_INIT_53 ),\n    .INIT_36 ( SRAM6_INIT_54 ),\n    .INIT_37 ( SRAM6_INIT_55 ),\n    .INIT_38 ( SRAM6_INIT_56 ),\n    .INIT_39 ( SRAM6_INIT_57 ),\n    .INIT_3A ( SRAM6_INIT_58 ),\n    .INIT_3B ( SRAM6_INIT_59 ),\n    .INIT_3C ( SRAM6_INIT_60 ),\n    .INIT_3D ( SRAM6_INIT_61 ),\n    .INIT_3E ( SRAM6_INIT_62 ),\n    .INIT_3F ( SRAM6_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n\n    ) \n  u_sram6 (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .DIPA   ( 4'd0                              ),\n    .WEA    ( {wea_b1[1], wea_b1[1], \n               wea_b1[1], wea_b1[1]}            ),\n    .DOA    ( data_out_b1[1]                    ),\n    .ADDRA  ( {i_address[10:0], 3'd0}           ),\n    .ADDRB  ( 14'd0                             ),\n    .DIB    ( 32'd0                             ),\n    .DOPA   (                                   ),\n    .DIPB   ( 4'd0                              ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              ),\n    .DIA    ( {24'd0, i_write_data[15:08]}      )\n  );\n  \n  \n  \n  \n  RAMB16BWER #(\n    .INIT_00 ( SRAM7_INIT_0 ),\n    .INIT_01 ( SRAM7_INIT_1 ),\n    .INIT_02 ( SRAM7_INIT_2 ),\n    .INIT_03 ( SRAM7_INIT_3 ),\n    .INIT_04 ( SRAM7_INIT_4 ),\n    .INIT_05 ( SRAM7_INIT_5 ),\n    .INIT_06 ( SRAM7_INIT_6 ),\n    .INIT_07 ( SRAM7_INIT_7 ),\n    .INIT_08 ( SRAM7_INIT_8 ),\n    .INIT_09 ( SRAM7_INIT_9 ),\n    .INIT_0A ( SRAM7_INIT_10 ),\n    .INIT_0B ( SRAM7_INIT_11 ),\n    .INIT_0C ( SRAM7_INIT_12 ),\n    .INIT_0D ( SRAM7_INIT_13 ),\n    .INIT_0E ( SRAM7_INIT_14 ),\n    .INIT_0F ( SRAM7_INIT_15 ),\n    .INIT_10 ( SRAM7_INIT_16 ),\n    .INIT_11 ( SRAM7_INIT_17 ),\n    .INIT_12 ( SRAM7_INIT_18 ),\n    .INIT_13 ( SRAM7_INIT_19 ),\n    .INIT_14 ( SRAM7_INIT_20 ),\n    .INIT_15 ( SRAM7_INIT_21 ),\n    .INIT_16 ( SRAM7_INIT_22 ),\n    .INIT_17 ( SRAM7_INIT_23 ),\n    .INIT_18 ( SRAM7_INIT_24 ),\n    .INIT_19 ( SRAM7_INIT_25 ),\n    .INIT_1A ( SRAM7_INIT_26 ),\n    .INIT_1B ( SRAM7_INIT_27 ),\n    .INIT_1C ( SRAM7_INIT_28 ),\n    .INIT_1D ( SRAM7_INIT_29 ),\n    .INIT_1E ( SRAM7_INIT_30 ),\n    .INIT_1F ( SRAM7_INIT_31 ),\n    .INIT_20 ( SRAM7_INIT_32 ),\n    .INIT_21 ( SRAM7_INIT_33 ),\n    .INIT_22 ( SRAM7_INIT_34 ),\n    .INIT_23 ( SRAM7_INIT_35 ),\n    .INIT_24 ( SRAM7_INIT_36 ),\n    .INIT_25 ( SRAM7_INIT_37 ),\n    .INIT_26 ( SRAM7_INIT_38 ),\n    .INIT_27 ( SRAM7_INIT_39 ),\n    .INIT_28 ( SRAM7_INIT_40 ),\n    .INIT_29 ( SRAM7_INIT_41 ),\n    .INIT_2A ( SRAM7_INIT_42 ),\n    .INIT_2B ( SRAM7_INIT_43 ),\n    .INIT_2C ( SRAM7_INIT_44 ),\n    .INIT_2D ( SRAM7_INIT_45 ),\n    .INIT_2E ( SRAM7_INIT_46 ),\n    .INIT_2F ( SRAM7_INIT_47 ),\n    .INIT_30 ( SRAM7_INIT_48 ),\n    .INIT_31 ( SRAM7_INIT_49 ),\n    .INIT_32 ( SRAM7_INIT_50 ),\n    .INIT_33 ( SRAM7_INIT_51 ),\n    .INIT_34 ( SRAM7_INIT_52 ),\n    .INIT_35 ( SRAM7_INIT_53 ),\n    .INIT_36 ( SRAM7_INIT_54 ),\n    .INIT_37 ( SRAM7_INIT_55 ),\n    .INIT_38 ( SRAM7_INIT_56 ),\n    .INIT_39 ( SRAM7_INIT_57 ),\n    .INIT_3A ( SRAM7_INIT_58 ),\n    .INIT_3B ( SRAM7_INIT_59 ),\n    .INIT_3C ( SRAM7_INIT_60 ),\n    .INIT_3D ( SRAM7_INIT_61 ),\n    .INIT_3E ( SRAM7_INIT_62 ),\n    .INIT_3F ( SRAM7_INIT_63 ),\n    .DATA_WIDTH_A ( 9 ),\n    .DATA_WIDTH_B ( 9 ),\n    .DOA_REG ( 0 ),\n    .DOB_REG ( 0 ),\n    .EN_RSTRAM_A ( \"FALSE\" ),\n    .EN_RSTRAM_B ( \"FALSE\" ),\n    .SRVAL_A ( 36'h000000000 ),\n    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),\n    .RSTTYPE ( \"SYNC\" ),\n    .RST_PRIORITY_A ( \"CE\" ),\n    .RST_PRIORITY_B ( \"CE\" ),\n    .SIM_COLLISION_CHECK ( \"ALL\" ),\n    .SIM_DEVICE ( \"SPARTAN6\" ),\n    .INIT_A ( 36'h000000000 ),\n    .INIT_B ( 36'h000000000 ),\n    .WRITE_MODE_A ( \"READ_FIRST\" ),\n    .WRITE_MODE_B ( \"READ_FIRST\" ),\n    .SRVAL_B ( 36'h000000000 )\n    ) \n  u_sram7  (\n    .REGCEA ( 1'd0                              ),\n    .CLKA   ( i_clk                             ),\n    .ENB    ( 1'd0                              ),\n    .RSTB   ( 1'd0                              ),\n    .CLKB   ( 1'd0                              ),\n    .REGCEB ( 1'd0                              ),\n    .RSTA   ( 1'd0                              ),\n    .ENA    ( 1'd1                              ),\n    .WEA    ({wea_b1[0], wea_b1[0], \n              wea_b1[0], wea_b1[0]}             ),\n    .DOA    ( data_out_b1[0]                    ),\n    .ADDRA  ({i_address[10:0], 3'd0}            ),\n    .ADDRB  ( 14'd0                             ),\n    .DIA    ( {24'd0, i_write_data[7:0]}        ),\n    .DIB    ( 32'd0                             ),\n    .DIPA   ( 4'd0                              ),\n    .DIPB   ( 4'd0                              ),\n    .DOPA   (                                   ),\n    .DOPB   (                                   ),\n    .DOB    (                                   ),\n    .WEB    ( 4'd0                              )\n  );\n\nendmodule\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: xs6_sram_4096x32_byte_en. Module specification: This module implements a 4096x32-bit SRAM with byte-enable functionality using Xilinx Spartan-6 FPGA block RAM resources. It consists of 8 RAMB16BWER primitives, each handling 8 bits of the 32-bit data width, organized into two banks of 2048x32 bits each. The module supports read and write operations with byte-level granularity, allowing individual byte writes within a 32-bit word. Input ports include i_clk (clock input), i_write_data (32-bit data input), i_write_enable (write control), i_address (12-bit address), and i_byte_enable (4-bit byte write control). The output port o_read_data provides the 32-bit"
                }
            ]
        }
    ]
}