# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2_testmulti.srcs/sources_1/new/multi.vhd" \
"../../../../project_2_testmulti.srcs/sim_1/new/multi_tb.vhd" \

# Do not sort compile order
nosort
