# do autito.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module autito_principal
# 
# Top level modules:
# 	autito_principal
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module autito_principal_vlg_sample_tst
# -- Compiling module autito_principal_vlg_check_tst
# -- Compiling module autito_principal_vlg_vec_tst
# 
# Top level modules:
# 	autito_principal_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.autito_principal_vlg_vec_tst 
# Loading work.autito_principal_vlg_vec_tst
# Loading work.autito_principal
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading work.autito_principal_vlg_sample_tst
# Loading work.autito_principal_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
#  Note : Cycloneive PLL locked to incoming clock
# Time: 90000.000 ps  Instance: autito_principal_vlg_vec_tst.i1.\DERECHO|inst1|altpll_component|auto_generated|pll1 
# ERROR! Vector Mismatch for output port IN_DRIVER[1] :: @time = 400000.000 ps
#      Expected value = 0000
#      Real value = 1010
# ERROR! Vector Mismatch for output port IN_DRIVER[3] :: @time = 400000.000 ps
#      Expected value = 0000
#      Real value = 1010
# ERROR! Vector Mismatch for output port En_A :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port En_B :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port IN_DRIVER[0] :: @time = 31380000.000 ps
#      Expected value = 0000
#      Real value = 0101
# ERROR! Vector Mismatch for output port IN_DRIVER[2] :: @time = 31380000.000 ps
#      Expected value = 0000
#      Real value = 0101
#           6 mismatched vectors : Simulation failed !
# ** Note: $finish    : autito.vt(275)
#    Time: 100 us  Iteration: 0  Instance: /autito_principal_vlg_vec_tst/tb_out
