#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9e5cf171e0 .scope module, "ALU_branch" "ALU_branch" 2 27;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ra"
    .port_info 1 /INPUT 32 "imd_add"
    .port_info 2 /OUTPUT 32 "out"
o0x109d1b008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9e5cf15020_0 .net "imd_add", 31 0, o0x109d1b008;  0 drivers
v0x7f9e5cf25620_0 .var "out", 31 0;
o0x109d1b068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9e5cf256c0_0 .net "ra", 31 0, o0x109d1b068;  0 drivers
E_0x7f9e5cf03140 .event edge, v0x7f9e5cf15020_0, v0x7f9e5cf256c0_0;
S_0x7f9e5cf09690 .scope module, "branch_pc" "branch_pc" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ra"
    .port_info 1 /INPUT 32 "branch_shamt"
    .port_info 2 /INPUT 32 "jump_address"
    .port_info 3 /INPUT 1 "Jump"
    .port_info 4 /INPUT 1 "Beq"
    .port_info 5 /INPUT 1 "Bne"
    .port_info 6 /OUTPUT 32 "PC_write"
    .port_info 7 /INPUT 1 "Zero"
o0x109d1b128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9e5cf25840_0 .net "Beq", 0 0, o0x109d1b128;  0 drivers
o0x109d1b158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9e5cf258f0_0 .net "Bne", 0 0, o0x109d1b158;  0 drivers
o0x109d1b188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9e5cf25990_0 .net "Jump", 0 0, o0x109d1b188;  0 drivers
v0x7f9e5cf25a20_0 .var "PC_write", 31 0;
o0x109d1b1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9e5cf25ad0_0 .net "Zero", 0 0, o0x109d1b1e8;  0 drivers
o0x109d1b218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9e5cf25bb0_0 .net "branch_shamt", 31 0, o0x109d1b218;  0 drivers
o0x109d1b248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9e5cf25c60_0 .net "jump_address", 31 0, o0x109d1b248;  0 drivers
o0x109d1b278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9e5cf25d10_0 .net "ra", 31 0, o0x109d1b278;  0 drivers
E_0x7f9e5cf257c0/0 .event edge, v0x7f9e5cf25ad0_0, v0x7f9e5cf258f0_0, v0x7f9e5cf25840_0, v0x7f9e5cf25990_0;
E_0x7f9e5cf257c0/1 .event edge, v0x7f9e5cf25c60_0, v0x7f9e5cf25bb0_0, v0x7f9e5cf25d10_0;
E_0x7f9e5cf257c0 .event/or E_0x7f9e5cf257c0/0, E_0x7f9e5cf257c0/1;
S_0x7f9e5cf03b20 .scope module, "mux" "mux" 4 27;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x7f9e5cf17400 .param/l "max" 0 4 28, +C4<00000000000000000000000000011111>;
v0x7f9e5cf25e80_0 .net *"_s0", 31 0, L_0x7f9e5cf344d0;  1 drivers
L_0x109d4d008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf25f20_0 .net *"_s3", 30 0, L_0x109d4d008;  1 drivers
L_0x109d4d050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf25fc0_0 .net/2u *"_s4", 31 0, L_0x109d4d050;  1 drivers
v0x7f9e5cf26050_0 .net *"_s6", 0 0, L_0x7f9e5cf34600;  1 drivers
o0x109d1b4e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9e5cf260f0_0 .net "in1", 31 0, o0x109d1b4e8;  0 drivers
o0x109d1b518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9e5cf261e0_0 .net "in2", 31 0, o0x109d1b518;  0 drivers
v0x7f9e5cf26290_0 .net "out", 31 0, L_0x7f9e5cf34720;  1 drivers
o0x109d1b578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9e5cf26340_0 .net "select", 0 0, o0x109d1b578;  0 drivers
L_0x7f9e5cf344d0 .concat [ 1 31 0 0], o0x109d1b578, L_0x109d4d008;
L_0x7f9e5cf34600 .cmp/eq 32, L_0x7f9e5cf344d0, L_0x109d4d050;
L_0x7f9e5cf34720 .functor MUXZ 32, o0x109d1b518, o0x109d1b4e8, L_0x7f9e5cf34600, C4<>;
S_0x7f9e5cf02ae0 .scope module, "pipeline_tb" "pipeline_tb" 5 6;
 .timescale -9 -12;
v0x7f9e5cf342a0_0 .var "clk", 0 0;
v0x7f9e5cf34440_0 .var/i "i", 31 0;
S_0x7f9e5cf26420 .scope module, "uut" "pipeline_zsj" 5 16, 6 24 0, S_0x7f9e5cf02ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "regIn"
    .port_info 2 /OUTPUT 32 "pcOut"
    .port_info 3 /OUTPUT 32 "regOut"
L_0x109d4d128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f9e5cf35130 .functor XNOR 1, v0x7f9e5cf2c7d0_0, L_0x109d4d128, C4<0>, C4<0>;
L_0x109d4d170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f9e5cf35380 .functor XNOR 1, v0x7f9e5cf2c860_0, L_0x109d4d170, C4<0>, C4<0>;
L_0x7f9e5cf35650 .functor AND 1, v0x7f9e5cf270a0_0, L_0x7f9e5cf35530, C4<1>, C4<1>;
L_0x7f9e5cf35850 .functor AND 1, v0x7f9e5cf26ff0_0, L_0x7f9e5cf35740, C4<1>, C4<1>;
L_0x7f9e5cf35900 .functor OR 1, L_0x7f9e5cf35650, L_0x7f9e5cf35850, C4<0>, C4<0>;
L_0x7f9e5cf37590 .functor BUFZ 32, v0x7f9e5cf2fb00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9e5cf2fcd0_0 .net "ALU_in1_sel", 1 0, v0x7f9e5cf2c080_0;  1 drivers
v0x7f9e5cf2fd80_0 .net "ALU_in2_sel", 1 0, v0x7f9e5cf2c130_0;  1 drivers
v0x7f9e5cf2fe30_0 .net "EX_ALUSrc", 0 0, v0x7f9e5cf2cef0_0;  1 drivers
v0x7f9e5cf2ff00_0 .net "EX_ALU_Zero", 0 0, L_0x7f9e5cf36c30;  1 drivers
v0x7f9e5cf2ffb0_0 .net "EX_ALU_control", 3 0, v0x7f9e5cf26980_0;  1 drivers
v0x7f9e5cf300c0_0 .net "EX_ALU_in1", 31 0, L_0x7f9e5cf367b0;  1 drivers
v0x7f9e5cf30150_0 .net "EX_ALU_in2", 31 0, L_0x7f9e5cf36fc0;  1 drivers
v0x7f9e5cf301e0_0 .net "EX_ALU_in2_front", 31 0, L_0x7f9e5cf36a70;  1 drivers
v0x7f9e5cf30290_0 .net "EX_ALU_op", 1 0, v0x7f9e5cf2cfa0_0;  1 drivers
v0x7f9e5cf303a0_0 .net "EX_ALU_out", 31 0, v0x7f9e5cf2a440_0;  1 drivers
v0x7f9e5cf30470_0 .net "EX_MemRead", 0 0, v0x7f9e5cf2d040_0;  1 drivers
v0x7f9e5cf30500_0 .net "EX_MemWrite", 0 0, v0x7f9e5cf2d110_0;  1 drivers
v0x7f9e5cf305d0_0 .net "EX_MemtoReg", 0 0, v0x7f9e5cf2d1a0_0;  1 drivers
v0x7f9e5cf306a0_0 .net "EX_RegDst", 0 0, v0x7f9e5cf2d270_0;  1 drivers
v0x7f9e5cf30730_0 .net "EX_RegWrite", 0 0, v0x7f9e5cf2d300_0;  1 drivers
v0x7f9e5cf307c0_0 .net "EX_register_Rd", 4 0, v0x7f9e5cf2d3d0_0;  1 drivers
v0x7f9e5cf30850_0 .net "EX_register_Rs", 4 0, v0x7f9e5cf2d460_0;  1 drivers
v0x7f9e5cf30a20_0 .net "EX_register_Rt", 4 0, v0x7f9e5cf2d570_0;  1 drivers
v0x7f9e5cf30ab0_0 .net "EX_register_addr", 4 0, L_0x7f9e5cf36ec0;  1 drivers
v0x7f9e5cf30b40_0 .net "EX_register_read_data1", 31 0, v0x7f9e5cf2d600_0;  1 drivers
v0x7f9e5cf30bd0_0 .net "EX_register_read_data2", 31 0, v0x7f9e5cf2d690_0;  1 drivers
v0x7f9e5cf30c60_0 .net "EX_sign_extend", 31 0, v0x7f9e5cf2d740_0;  1 drivers
v0x7f9e5cf30cf0_0 .net "ID_ALUSrc", 0 0, v0x7f9e5cf26f50_0;  1 drivers
v0x7f9e5cf30d80_0 .net "ID_ALU_op", 1 0, v0x7f9e5cf26ea0_0;  1 drivers
v0x7f9e5cf30e50_0 .net "ID_EX_flush", 0 0, v0x7f9e5cf28170_0;  1 drivers
v0x7f9e5cf30f20_0 .net "ID_MemRead", 0 0, v0x7f9e5cf27220_0;  1 drivers
v0x7f9e5cf30ff0_0 .net "ID_MemWrite", 0 0, v0x7f9e5cf272c0_0;  1 drivers
v0x7f9e5cf310c0_0 .net "ID_MemtoReg", 0 0, v0x7f9e5cf27360_0;  1 drivers
v0x7f9e5cf31190_0 .net "ID_RegDst", 0 0, v0x7f9e5cf27400_0;  1 drivers
v0x7f9e5cf31260_0 .net "ID_RegWrite", 0 0, v0x7f9e5cf27510_0;  1 drivers
v0x7f9e5cf312f0_0 .net "ID_beq", 0 0, v0x7f9e5cf270a0_0;  1 drivers
v0x7f9e5cf31380_0 .net "ID_bne", 0 0, v0x7f9e5cf26ff0_0;  1 drivers
v0x7f9e5cf31410_0 .net "ID_branch_comp_re", 0 0, L_0x7f9e5cf35900;  1 drivers
v0x7f9e5cf308e0_0 .net "ID_branch_eq", 0 0, L_0x7f9e5cf35530;  1 drivers
v0x7f9e5cf316a0_0 .net "ID_branch_eq_forward1", 31 0, L_0x7f9e5cf35220;  1 drivers
v0x7f9e5cf31730_0 .net "ID_branch_eq_forward2", 31 0, L_0x7f9e5cf35430;  1 drivers
v0x7f9e5cf317c0_0 .net "ID_brancn_shamt", 31 0, L_0x7f9e5cf34fa0;  1 drivers
v0x7f9e5cf31850_0 .net "ID_ins", 31 0, v0x7f9e5cf2e730_0;  1 drivers
v0x7f9e5cf318e0_0 .net "ID_jaddr", 31 0, L_0x7f9e5cf35e30;  1 drivers
v0x7f9e5cf31970_0 .net "ID_jump", 0 0, v0x7f9e5cf27140_0;  1 drivers
v0x7f9e5cf31a00_0 .net "ID_ra", 31 0, v0x7f9e5cf2e7f0_0;  1 drivers
v0x7f9e5cf31a90_0 .net "ID_register_read_data1", 31 0, v0x7f9e5cf28de0_0;  1 drivers
v0x7f9e5cf31b60_0 .net "ID_register_read_data2", 31 0, v0x7f9e5cf28ea0_0;  1 drivers
v0x7f9e5cf31c30_0 .net "ID_registers_Rd", 4 0, L_0x7f9e5cf34b20;  1 drivers
v0x7f9e5cf31cc0_0 .net "ID_registers_Rs", 4 0, L_0x7f9e5cf349a0;  1 drivers
v0x7f9e5cf31dd0_0 .net "ID_registers_Rt", 4 0, L_0x7f9e5cf34a80;  1 drivers
v0x7f9e5cf31ee0_0 .net "ID_sign_extend", 31 0, v0x7f9e5cf29c30_0;  1 drivers
v0x7f9e5cf31f70_0 .net "IF_ID_flush", 0 0, v0x7f9e5cf28210_0;  1 drivers
v0x7f9e5cf32040_0 .net "IF_branch_out", 31 0, L_0x7f9e5cf35b00;  1 drivers
v0x7f9e5cf320d0_0 .net "IF_ins", 31 0, v0x7f9e5cf28890_0;  1 drivers
v0x7f9e5cf321a0_0 .net "IF_pc_in", 31 0, L_0x7f9e5cf36090;  1 drivers
v0x7f9e5cf32230_0 .net "IF_pc_out", 31 0, v0x7f9e5cf2fb00_0;  1 drivers
v0x7f9e5cf32300_0 .net "IF_ra", 31 0, L_0x7f9e5cf34860;  1 drivers
v0x7f9e5cf32390_0 .net "MEM_ALU_out", 31 0, v0x7f9e5cf2b5d0_0;  1 drivers
v0x7f9e5cf32420_0 .net "MEM_Data_mem_out", 31 0, v0x7f9e5cf2aa10_0;  1 drivers
v0x7f9e5cf324f0_0 .net "MEM_MemRead", 0 0, v0x7f9e5cf2b680_0;  1 drivers
v0x7f9e5cf32580_0 .net "MEM_MemWrite", 0 0, v0x7f9e5cf2b790_0;  1 drivers
v0x7f9e5cf32650_0 .net "MEM_MemtoReg", 0 0, v0x7f9e5cf2b820_0;  1 drivers
v0x7f9e5cf32720_0 .net "MEM_RegWrite", 0 0, v0x7f9e5cf2b8b0_0;  1 drivers
v0x7f9e5cf327b0_0 .net "MEM_register_addr", 4 0, v0x7f9e5cf2b940_0;  1 drivers
v0x7f9e5cf328c0_0 .net "MEM_register_read_data2", 31 0, v0x7f9e5cf2ba00_0;  1 drivers
v0x7f9e5cf32950_0 .net "WB_ALU_out", 31 0, v0x7f9e5cf2f2f0_0;  1 drivers
v0x7f9e5cf329e0_0 .net "WB_Data_mem_out", 31 0, v0x7f9e5cf2f380_0;  1 drivers
v0x7f9e5cf32a70_0 .net "WB_MemtoReg", 0 0, v0x7f9e5cf2f410_0;  1 drivers
v0x7f9e5cf32b00_0 .net "WB_RegWrite", 0 0, v0x7f9e5cf2f4b0_0;  1 drivers
v0x7f9e5cf314a0_0 .net "WB_register_addr", 4 0, v0x7f9e5cf2f5c0_0;  1 drivers
v0x7f9e5cf31530_0 .net "WB_register_write", 31 0, L_0x7f9e5cf371c0;  1 drivers
L_0x109d4d098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf315e0_0 .net/2u *"_s0", 31 0, L_0x109d4d098;  1 drivers
v0x7f9e5cf32b90_0 .net *"_s14", 31 0, L_0x7f9e5cf34e60;  1 drivers
v0x7f9e5cf32c20_0 .net *"_s16", 29 0, L_0x7f9e5cf34dc0;  1 drivers
L_0x109d4d0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf32cd0_0 .net *"_s18", 1 0, L_0x109d4d0e0;  1 drivers
v0x7f9e5cf32d80_0 .net/2u *"_s22", 0 0, L_0x109d4d128;  1 drivers
v0x7f9e5cf32e30_0 .net *"_s24", 0 0, L_0x7f9e5cf35130;  1 drivers
v0x7f9e5cf32ed0_0 .net/2u *"_s28", 0 0, L_0x109d4d170;  1 drivers
v0x7f9e5cf32f80_0 .net *"_s30", 0 0, L_0x7f9e5cf35380;  1 drivers
v0x7f9e5cf33020_0 .net *"_s36", 0 0, L_0x7f9e5cf35650;  1 drivers
v0x7f9e5cf330c0_0 .net *"_s39", 0 0, L_0x7f9e5cf35740;  1 drivers
v0x7f9e5cf33160_0 .net *"_s40", 0 0, L_0x7f9e5cf35850;  1 drivers
v0x7f9e5cf33200_0 .net *"_s45", 0 0, L_0x7f9e5cf35a60;  1 drivers
v0x7f9e5cf332a0_0 .net *"_s49", 3 0, L_0x7f9e5cf35c60;  1 drivers
v0x7f9e5cf33350_0 .net *"_s51", 25 0, L_0x7f9e5cf35d00;  1 drivers
L_0x109d4d1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf33400_0 .net/2u *"_s52", 1 0, L_0x109d4d1b8;  1 drivers
v0x7f9e5cf334b0_0 .net *"_s57", 0 0, L_0x7f9e5cf35f10;  1 drivers
L_0x109d4d200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf33550_0 .net/2u *"_s64", 1 0, L_0x109d4d200;  1 drivers
v0x7f9e5cf33600_0 .net *"_s66", 0 0, L_0x7f9e5cf36400;  1 drivers
L_0x109d4d248 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf336a0_0 .net/2u *"_s68", 1 0, L_0x109d4d248;  1 drivers
v0x7f9e5cf33750_0 .net *"_s70", 0 0, L_0x7f9e5cf365a0;  1 drivers
v0x7f9e5cf337f0_0 .net *"_s72", 31 0, L_0x7f9e5cf36640;  1 drivers
L_0x109d4d290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf338a0_0 .net/2u *"_s76", 1 0, L_0x109d4d290;  1 drivers
v0x7f9e5cf33950_0 .net *"_s78", 0 0, L_0x7f9e5cf36910;  1 drivers
L_0x109d4d2d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf339f0_0 .net/2u *"_s80", 1 0, L_0x109d4d2d8;  1 drivers
v0x7f9e5cf33aa0_0 .net *"_s82", 0 0, L_0x7f9e5cf366e0;  1 drivers
v0x7f9e5cf33b40_0 .net *"_s84", 31 0, L_0x7f9e5cf36b50;  1 drivers
v0x7f9e5cf33bf0_0 .net *"_s89", 0 0, L_0x7f9e5cf36de0;  1 drivers
v0x7f9e5cf33c90_0 .net *"_s93", 0 0, L_0x7f9e5cf370e0;  1 drivers
v0x7f9e5cf33d30_0 .net *"_s97", 0 0, L_0x7f9e5cf37350;  1 drivers
v0x7f9e5cf33dd0_0 .net "branch_eq_in1_sel", 0 0, v0x7f9e5cf2c7d0_0;  1 drivers
v0x7f9e5cf33e80_0 .net "branch_eq_in2_sel", 0 0, v0x7f9e5cf2c860_0;  1 drivers
v0x7f9e5cf33f30_0 .net "clk", 0 0, v0x7f9e5cf342a0_0;  1 drivers
v0x7f9e5cf33fc0_0 .net "pcOut", 31 0, L_0x7f9e5cf37590;  1 drivers
o0x109d1c1d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f9e5cf34050_0 .net "regIn", 4 0, o0x109d1c1d8;  0 drivers
v0x7f9e5cf34110_0 .net "regOut", 31 0, v0x7f9e5cf28f40_0;  1 drivers
v0x7f9e5cf341c0_0 .net "stall", 0 0, v0x7f9e5cf28360_0;  1 drivers
L_0x7f9e5cf34860 .arith/sum 32, v0x7f9e5cf2fb00_0, L_0x109d4d098;
L_0x7f9e5cf349a0 .part v0x7f9e5cf2e730_0, 21, 5;
L_0x7f9e5cf34a80 .part v0x7f9e5cf2e730_0, 16, 5;
L_0x7f9e5cf34b20 .part v0x7f9e5cf2e730_0, 11, 5;
L_0x7f9e5cf34c80 .part v0x7f9e5cf2e730_0, 26, 6;
L_0x7f9e5cf34d20 .part v0x7f9e5cf2e730_0, 0, 16;
L_0x7f9e5cf34dc0 .part v0x7f9e5cf29c30_0, 0, 30;
L_0x7f9e5cf34e60 .concat [ 2 30 0 0], L_0x109d4d0e0, L_0x7f9e5cf34dc0;
L_0x7f9e5cf34fa0 .arith/sum 32, v0x7f9e5cf2e7f0_0, L_0x7f9e5cf34e60;
L_0x7f9e5cf35220 .functor MUXZ 32, v0x7f9e5cf28de0_0, v0x7f9e5cf2b5d0_0, L_0x7f9e5cf35130, C4<>;
L_0x7f9e5cf35430 .functor MUXZ 32, v0x7f9e5cf28ea0_0, v0x7f9e5cf2b5d0_0, L_0x7f9e5cf35380, C4<>;
L_0x7f9e5cf35530 .cmp/eq 32, L_0x7f9e5cf35220, L_0x7f9e5cf35430;
L_0x7f9e5cf35740 .reduce/nor L_0x7f9e5cf35530;
L_0x7f9e5cf35a60 .reduce/nor L_0x7f9e5cf35900;
L_0x7f9e5cf35b00 .functor MUXZ 32, L_0x7f9e5cf34fa0, L_0x7f9e5cf34860, L_0x7f9e5cf35a60, C4<>;
L_0x7f9e5cf35c60 .part v0x7f9e5cf2e7f0_0, 28, 4;
L_0x7f9e5cf35d00 .part v0x7f9e5cf2e730_0, 0, 26;
L_0x7f9e5cf35e30 .concat [ 2 26 4 0], L_0x109d4d1b8, L_0x7f9e5cf35d00, L_0x7f9e5cf35c60;
L_0x7f9e5cf35f10 .reduce/nor v0x7f9e5cf27140_0;
L_0x7f9e5cf36090 .functor MUXZ 32, L_0x7f9e5cf35e30, L_0x7f9e5cf35b00, L_0x7f9e5cf35f10, C4<>;
L_0x7f9e5cf361b0 .part v0x7f9e5cf2e730_0, 26, 6;
L_0x7f9e5cf35ff0 .part v0x7f9e5cf2d740_0, 0, 6;
L_0x7f9e5cf36400 .cmp/eq 2, v0x7f9e5cf2c080_0, L_0x109d4d200;
L_0x7f9e5cf365a0 .cmp/eq 2, v0x7f9e5cf2c080_0, L_0x109d4d248;
L_0x7f9e5cf36640 .functor MUXZ 32, v0x7f9e5cf2b5d0_0, L_0x7f9e5cf371c0, L_0x7f9e5cf365a0, C4<>;
L_0x7f9e5cf367b0 .functor MUXZ 32, L_0x7f9e5cf36640, v0x7f9e5cf2d600_0, L_0x7f9e5cf36400, C4<>;
L_0x7f9e5cf36910 .cmp/eq 2, v0x7f9e5cf2c130_0, L_0x109d4d290;
L_0x7f9e5cf366e0 .cmp/eq 2, v0x7f9e5cf2c130_0, L_0x109d4d2d8;
L_0x7f9e5cf36b50 .functor MUXZ 32, v0x7f9e5cf2b5d0_0, L_0x7f9e5cf371c0, L_0x7f9e5cf366e0, C4<>;
L_0x7f9e5cf36a70 .functor MUXZ 32, L_0x7f9e5cf36b50, v0x7f9e5cf2d690_0, L_0x7f9e5cf36910, C4<>;
L_0x7f9e5cf36de0 .reduce/nor v0x7f9e5cf2cef0_0;
L_0x7f9e5cf36fc0 .functor MUXZ 32, v0x7f9e5cf2d740_0, L_0x7f9e5cf36a70, L_0x7f9e5cf36de0, C4<>;
L_0x7f9e5cf370e0 .reduce/nor v0x7f9e5cf2d270_0;
L_0x7f9e5cf36ec0 .functor MUXZ 5, v0x7f9e5cf2d3d0_0, v0x7f9e5cf2d570_0, L_0x7f9e5cf370e0, C4<>;
L_0x7f9e5cf37350 .reduce/nor v0x7f9e5cf2f410_0;
L_0x7f9e5cf371c0 .functor MUXZ 32, v0x7f9e5cf2f380_0, v0x7f9e5cf2f2f0_0, L_0x7f9e5cf37350, C4<>;
S_0x7f9e5cf26640 .scope module, "ALUctr" "ALU_control" 6 252, 7 27 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALU_op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 4 "control_out"
v0x7f9e5cf268c0_0 .net "ALU_op", 1 0, v0x7f9e5cf2cfa0_0;  alias, 1 drivers
v0x7f9e5cf26980_0 .var "control_out", 3 0;
v0x7f9e5cf26a30_0 .net "funct", 5 0, L_0x7f9e5cf35ff0;  1 drivers
E_0x7f9e5cf26870 .event edge, v0x7f9e5cf268c0_0, v0x7f9e5cf26a30_0;
S_0x7f9e5cf26b40 .scope module, "Control" "control" 6 136, 8 12 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Jump"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 1 "Bne"
    .port_info 5 /OUTPUT 1 "MemRead"
    .port_info 6 /OUTPUT 1 "MemtoReg"
    .port_info 7 /OUTPUT 2 "ALUOp"
    .port_info 8 /OUTPUT 1 "MemWrite"
    .port_info 9 /OUTPUT 1 "ALUSrc"
    .port_info 10 /OUTPUT 1 "RegWrite"
v0x7f9e5cf26ea0_0 .var "ALUOp", 1 0;
v0x7f9e5cf26f50_0 .var "ALUSrc", 0 0;
v0x7f9e5cf26ff0_0 .var "Bne", 0 0;
v0x7f9e5cf270a0_0 .var "Branch", 0 0;
v0x7f9e5cf27140_0 .var "Jump", 0 0;
v0x7f9e5cf27220_0 .var "MemRead", 0 0;
v0x7f9e5cf272c0_0 .var "MemWrite", 0 0;
v0x7f9e5cf27360_0 .var "MemtoReg", 0 0;
v0x7f9e5cf27400_0 .var "RegDst", 0 0;
v0x7f9e5cf27510_0 .var "RegWrite", 0 0;
v0x7f9e5cf275a0_0 .net "opcode", 5 0, L_0x7f9e5cf34c80;  1 drivers
E_0x7f9e5cf26e70 .event edge, v0x7f9e5cf275a0_0;
S_0x7f9e5cf27760 .scope module, "Hazard" "Hazard_detection_unit" 6 212, 9 15 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ID_EX_MemRead"
    .port_info 1 /INPUT 1 "ID_EX_regWrite"
    .port_info 2 /INPUT 1 "EX_MEM_MemRead"
    .port_info 3 /INPUT 1 "ID_branch_comp_re"
    .port_info 4 /INPUT 6 "ins_op"
    .port_info 5 /INPUT 5 "IF_ID_RegisterRs"
    .port_info 6 /INPUT 5 "IF_ID_RegisterRt"
    .port_info 7 /INPUT 5 "ID_EX_RegisterRt"
    .port_info 8 /INPUT 5 "ID_EX_RegisterRd"
    .port_info 9 /INPUT 5 "EX_MEM_RegisterRd"
    .port_info 10 /OUTPUT 1 "stall"
    .port_info 11 /OUTPUT 1 "flushIDEX"
    .port_info 12 /OUTPUT 1 "flushIFID"
v0x7f9e5cf27b10_0 .net "EX_MEM_MemRead", 0 0, v0x7f9e5cf2b680_0;  alias, 1 drivers
v0x7f9e5cf27ba0_0 .net "EX_MEM_RegisterRd", 4 0, v0x7f9e5cf2b940_0;  alias, 1 drivers
v0x7f9e5cf27c30_0 .net "ID_EX_MemRead", 0 0, v0x7f9e5cf2d040_0;  alias, 1 drivers
v0x7f9e5cf27ce0_0 .net "ID_EX_RegisterRd", 4 0, L_0x7f9e5cf36ec0;  alias, 1 drivers
v0x7f9e5cf27d80_0 .net "ID_EX_RegisterRt", 4 0, v0x7f9e5cf2d570_0;  alias, 1 drivers
v0x7f9e5cf27e70_0 .net "ID_EX_regWrite", 0 0, v0x7f9e5cf2d300_0;  alias, 1 drivers
v0x7f9e5cf27f10_0 .net "ID_branch_comp_re", 0 0, L_0x7f9e5cf35900;  alias, 1 drivers
v0x7f9e5cf27fb0_0 .net "IF_ID_RegisterRs", 4 0, L_0x7f9e5cf349a0;  alias, 1 drivers
v0x7f9e5cf28060_0 .net "IF_ID_RegisterRt", 4 0, L_0x7f9e5cf34a80;  alias, 1 drivers
v0x7f9e5cf28170_0 .var "flushIDEX", 0 0;
v0x7f9e5cf28210_0 .var "flushIFID", 0 0;
v0x7f9e5cf282b0_0 .net "ins_op", 5 0, L_0x7f9e5cf361b0;  1 drivers
v0x7f9e5cf28360_0 .var "stall", 0 0;
E_0x7f9e5cf26d00/0 .event edge, v0x7f9e5cf27c30_0, v0x7f9e5cf27d80_0, v0x7f9e5cf27fb0_0, v0x7f9e5cf28060_0;
E_0x7f9e5cf26d00/1 .event edge, v0x7f9e5cf282b0_0, v0x7f9e5cf27f10_0, v0x7f9e5cf27e70_0, v0x7f9e5cf27ce0_0;
E_0x7f9e5cf26d00/2 .event edge, v0x7f9e5cf27b10_0, v0x7f9e5cf27ba0_0;
E_0x7f9e5cf26d00 .event/or E_0x7f9e5cf26d00/0, E_0x7f9e5cf26d00/1, E_0x7f9e5cf26d00/2;
S_0x7f9e5cf28540 .scope module, "Instruction" "instruction" 6 119, 10 11 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v0x7f9e5cf28740 .array "InsMem", 63 0, 31 0;
v0x7f9e5cf287f0_0 .net "addr", 31 0, v0x7f9e5cf2fb00_0;  alias, 1 drivers
v0x7f9e5cf28890_0 .var "instruction", 31 0;
E_0x7f9e5cf286f0 .event edge, v0x7f9e5cf287f0_0;
S_0x7f9e5cf28920 .scope module, "Registers" "register_pipeline" 6 164, 11 13 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "Readreg1"
    .port_info 2 /INPUT 5 "Readreg2"
    .port_info 3 /INPUT 5 "ReadregExtra"
    .port_info 4 /INPUT 5 "Writereg"
    .port_info 5 /INPUT 32 "Writedata"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /OUTPUT 32 "Readdata1"
    .port_info 8 /OUTPUT 32 "Readdata2"
    .port_info 9 /OUTPUT 32 "ReaddataExtra"
v0x7f9e5cf28de0_0 .var "Readdata1", 31 0;
v0x7f9e5cf28ea0_0 .var "Readdata2", 31 0;
v0x7f9e5cf28f40_0 .var "ReaddataExtra", 31 0;
v0x7f9e5cf28ff0_0 .net "Readreg1", 4 0, L_0x7f9e5cf349a0;  alias, 1 drivers
v0x7f9e5cf290b0_0 .net "Readreg2", 4 0, L_0x7f9e5cf34a80;  alias, 1 drivers
v0x7f9e5cf29180_0 .net "ReadregExtra", 4 0, o0x109d1c1d8;  alias, 0 drivers
v0x7f9e5cf29220_0 .net "RegWrite", 0 0, v0x7f9e5cf2f4b0_0;  alias, 1 drivers
v0x7f9e5cf292c0 .array "Registers", 0 31, 31 0;
v0x7f9e5cf29660_0 .net "Writedata", 31 0, L_0x7f9e5cf371c0;  alias, 1 drivers
v0x7f9e5cf29790_0 .net "Writereg", 4 0, v0x7f9e5cf2f5c0_0;  alias, 1 drivers
v0x7f9e5cf29840_0 .net "clock", 0 0, v0x7f9e5cf342a0_0;  alias, 1 drivers
v0x7f9e5cf298e0_0 .var/i "i", 31 0;
E_0x7f9e5cf28c50 .event negedge, v0x7f9e5cf29840_0;
v0x7f9e5cf292c0_0 .array/port v0x7f9e5cf292c0, 0;
v0x7f9e5cf292c0_1 .array/port v0x7f9e5cf292c0, 1;
v0x7f9e5cf292c0_2 .array/port v0x7f9e5cf292c0, 2;
E_0x7f9e5cf28c90/0 .event edge, v0x7f9e5cf27fb0_0, v0x7f9e5cf292c0_0, v0x7f9e5cf292c0_1, v0x7f9e5cf292c0_2;
v0x7f9e5cf292c0_3 .array/port v0x7f9e5cf292c0, 3;
v0x7f9e5cf292c0_4 .array/port v0x7f9e5cf292c0, 4;
v0x7f9e5cf292c0_5 .array/port v0x7f9e5cf292c0, 5;
v0x7f9e5cf292c0_6 .array/port v0x7f9e5cf292c0, 6;
E_0x7f9e5cf28c90/1 .event edge, v0x7f9e5cf292c0_3, v0x7f9e5cf292c0_4, v0x7f9e5cf292c0_5, v0x7f9e5cf292c0_6;
v0x7f9e5cf292c0_7 .array/port v0x7f9e5cf292c0, 7;
v0x7f9e5cf292c0_8 .array/port v0x7f9e5cf292c0, 8;
v0x7f9e5cf292c0_9 .array/port v0x7f9e5cf292c0, 9;
v0x7f9e5cf292c0_10 .array/port v0x7f9e5cf292c0, 10;
E_0x7f9e5cf28c90/2 .event edge, v0x7f9e5cf292c0_7, v0x7f9e5cf292c0_8, v0x7f9e5cf292c0_9, v0x7f9e5cf292c0_10;
v0x7f9e5cf292c0_11 .array/port v0x7f9e5cf292c0, 11;
v0x7f9e5cf292c0_12 .array/port v0x7f9e5cf292c0, 12;
v0x7f9e5cf292c0_13 .array/port v0x7f9e5cf292c0, 13;
v0x7f9e5cf292c0_14 .array/port v0x7f9e5cf292c0, 14;
E_0x7f9e5cf28c90/3 .event edge, v0x7f9e5cf292c0_11, v0x7f9e5cf292c0_12, v0x7f9e5cf292c0_13, v0x7f9e5cf292c0_14;
v0x7f9e5cf292c0_15 .array/port v0x7f9e5cf292c0, 15;
v0x7f9e5cf292c0_16 .array/port v0x7f9e5cf292c0, 16;
v0x7f9e5cf292c0_17 .array/port v0x7f9e5cf292c0, 17;
v0x7f9e5cf292c0_18 .array/port v0x7f9e5cf292c0, 18;
E_0x7f9e5cf28c90/4 .event edge, v0x7f9e5cf292c0_15, v0x7f9e5cf292c0_16, v0x7f9e5cf292c0_17, v0x7f9e5cf292c0_18;
v0x7f9e5cf292c0_19 .array/port v0x7f9e5cf292c0, 19;
v0x7f9e5cf292c0_20 .array/port v0x7f9e5cf292c0, 20;
v0x7f9e5cf292c0_21 .array/port v0x7f9e5cf292c0, 21;
v0x7f9e5cf292c0_22 .array/port v0x7f9e5cf292c0, 22;
E_0x7f9e5cf28c90/5 .event edge, v0x7f9e5cf292c0_19, v0x7f9e5cf292c0_20, v0x7f9e5cf292c0_21, v0x7f9e5cf292c0_22;
v0x7f9e5cf292c0_23 .array/port v0x7f9e5cf292c0, 23;
v0x7f9e5cf292c0_24 .array/port v0x7f9e5cf292c0, 24;
v0x7f9e5cf292c0_25 .array/port v0x7f9e5cf292c0, 25;
v0x7f9e5cf292c0_26 .array/port v0x7f9e5cf292c0, 26;
E_0x7f9e5cf28c90/6 .event edge, v0x7f9e5cf292c0_23, v0x7f9e5cf292c0_24, v0x7f9e5cf292c0_25, v0x7f9e5cf292c0_26;
v0x7f9e5cf292c0_27 .array/port v0x7f9e5cf292c0, 27;
v0x7f9e5cf292c0_28 .array/port v0x7f9e5cf292c0, 28;
v0x7f9e5cf292c0_29 .array/port v0x7f9e5cf292c0, 29;
v0x7f9e5cf292c0_30 .array/port v0x7f9e5cf292c0, 30;
E_0x7f9e5cf28c90/7 .event edge, v0x7f9e5cf292c0_27, v0x7f9e5cf292c0_28, v0x7f9e5cf292c0_29, v0x7f9e5cf292c0_30;
v0x7f9e5cf292c0_31 .array/port v0x7f9e5cf292c0, 31;
E_0x7f9e5cf28c90/8 .event edge, v0x7f9e5cf292c0_31, v0x7f9e5cf28060_0, v0x7f9e5cf29180_0;
E_0x7f9e5cf28c90 .event/or E_0x7f9e5cf28c90/0, E_0x7f9e5cf28c90/1, E_0x7f9e5cf28c90/2, E_0x7f9e5cf28c90/3, E_0x7f9e5cf28c90/4, E_0x7f9e5cf28c90/5, E_0x7f9e5cf28c90/6, E_0x7f9e5cf28c90/7, E_0x7f9e5cf28c90/8;
S_0x7f9e5cf29a80 .scope module, "Signextent" "signextent" 6 177, 12 12 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction"
    .port_info 1 /OUTPUT 32 "data"
v0x7f9e5cf29c30_0 .var "data", 31 0;
v0x7f9e5cf29cf0_0 .net "instruction", 15 0, L_0x7f9e5cf34d20;  1 drivers
E_0x7f9e5cf29be0 .event edge, v0x7f9e5cf29cf0_0;
S_0x7f9e5cf29dd0 .scope module, "alu" "ALU" 6 264, 13 27 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_in1"
    .port_info 1 /INPUT 32 "ALU_in2"
    .port_info 2 /INPUT 4 "ALU_control"
    .port_info 3 /OUTPUT 1 "Zero"
    .port_info 4 /OUTPUT 32 "result"
v0x7f9e5cf2a080_0 .net "ALU_control", 3 0, v0x7f9e5cf26980_0;  alias, 1 drivers
v0x7f9e5cf2a150_0 .net "ALU_in1", 31 0, L_0x7f9e5cf367b0;  alias, 1 drivers
v0x7f9e5cf2a1f0_0 .net "ALU_in2", 31 0, L_0x7f9e5cf36fc0;  alias, 1 drivers
v0x7f9e5cf2a2b0_0 .net "Zero", 0 0, L_0x7f9e5cf36c30;  alias, 1 drivers
L_0x109d4d320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e5cf2a350_0 .net/2u *"_s0", 31 0, L_0x109d4d320;  1 drivers
v0x7f9e5cf2a440_0 .var "result", 31 0;
E_0x7f9e5cf2a030 .event edge, v0x7f9e5cf26980_0, v0x7f9e5cf2a1f0_0, v0x7f9e5cf2a150_0;
L_0x7f9e5cf36c30 .cmp/eq 32, v0x7f9e5cf2a440_0, L_0x109d4d320;
S_0x7f9e5cf2a570 .scope module, "dm" "Data_mem" 6 288, 14 26 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Address"
    .port_info 1 /INPUT 32 "Write_data"
    .port_info 2 /OUTPUT 32 "Read_data"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /INPUT 1 "MemWrite"
    .port_info 5 /INPUT 1 "clk"
v0x7f9e5cf2a7e0_0 .net "Address", 31 0, v0x7f9e5cf2b5d0_0;  alias, 1 drivers
v0x7f9e5cf2a8a0_0 .net "MemRead", 0 0, v0x7f9e5cf2b680_0;  alias, 1 drivers
v0x7f9e5cf2a960_0 .net "MemWrite", 0 0, v0x7f9e5cf2b790_0;  alias, 1 drivers
v0x7f9e5cf2aa10_0 .var "Read_data", 31 0;
v0x7f9e5cf2aaa0_0 .net "Write_data", 31 0, v0x7f9e5cf2ba00_0;  alias, 1 drivers
v0x7f9e5cf2ab90_0 .net "clk", 0 0, v0x7f9e5cf342a0_0;  alias, 1 drivers
v0x7f9e5cf2ac20 .array "mem", 0 31, 31 0;
E_0x7f9e5cf2a7b0 .event posedge, v0x7f9e5cf29840_0;
S_0x7f9e5cf2ad40 .scope module, "exmem" "EX_MEM" 6 276, 15 5 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "EX_ALU_out"
    .port_info 2 /INPUT 32 "EX_register_read_data2"
    .port_info 3 /INPUT 5 "EX_register_addr"
    .port_info 4 /INPUT 1 "EX_MemRead"
    .port_info 5 /INPUT 1 "EX_MemtoReg"
    .port_info 6 /INPUT 1 "EX_MemWrite"
    .port_info 7 /INPUT 1 "EX_RegWrite"
    .port_info 8 /OUTPUT 32 "MEM_ALU_out"
    .port_info 9 /OUTPUT 32 "MEM_register_read_data2"
    .port_info 10 /OUTPUT 5 "MEM_register_addr"
    .port_info 11 /OUTPUT 1 "MEM_MemRead"
    .port_info 12 /OUTPUT 1 "MEM_MemtoReg"
    .port_info 13 /OUTPUT 1 "MEM_MemWrite"
    .port_info 14 /OUTPUT 1 "MEM_RegWrite"
v0x7f9e5cf2b160_0 .net "EX_ALU_out", 31 0, v0x7f9e5cf2a440_0;  alias, 1 drivers
v0x7f9e5cf2b210_0 .net "EX_MemRead", 0 0, v0x7f9e5cf2d040_0;  alias, 1 drivers
v0x7f9e5cf2b2a0_0 .net "EX_MemWrite", 0 0, v0x7f9e5cf2d110_0;  alias, 1 drivers
v0x7f9e5cf2b330_0 .net "EX_MemtoReg", 0 0, v0x7f9e5cf2d1a0_0;  alias, 1 drivers
v0x7f9e5cf2b3c0_0 .net "EX_RegWrite", 0 0, v0x7f9e5cf2d300_0;  alias, 1 drivers
v0x7f9e5cf2b490_0 .net "EX_register_addr", 4 0, L_0x7f9e5cf36ec0;  alias, 1 drivers
v0x7f9e5cf2b540_0 .net "EX_register_read_data2", 31 0, L_0x7f9e5cf36a70;  alias, 1 drivers
v0x7f9e5cf2b5d0_0 .var "MEM_ALU_out", 31 0;
v0x7f9e5cf2b680_0 .var "MEM_MemRead", 0 0;
v0x7f9e5cf2b790_0 .var "MEM_MemWrite", 0 0;
v0x7f9e5cf2b820_0 .var "MEM_MemtoReg", 0 0;
v0x7f9e5cf2b8b0_0 .var "MEM_RegWrite", 0 0;
v0x7f9e5cf2b940_0 .var "MEM_register_addr", 4 0;
v0x7f9e5cf2ba00_0 .var "MEM_register_read_data2", 31 0;
v0x7f9e5cf2bab0_0 .net "clk", 0 0, v0x7f9e5cf342a0_0;  alias, 1 drivers
S_0x7f9e5cf2bce0 .scope module, "forward" "Looking_forward_detection" 6 182, 16 7 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 2 /INPUT 5 "EX_MEM_RegisterRd"
    .port_info 3 /INPUT 5 "MEM_WB_RegisterRd"
    .port_info 4 /INPUT 5 "ID_EX_RegisterRt"
    .port_info 5 /INPUT 5 "ID_EX_RegisterRs"
    .port_info 6 /INPUT 5 "IF_ID_RegisterRt"
    .port_info 7 /INPUT 5 "IF_ID_RegisterRs"
    .port_info 8 /OUTPUT 2 "ALU_in1_sel"
    .port_info 9 /OUTPUT 2 "ALU_in2_sel"
    .port_info 10 /OUTPUT 1 "branch_eq_in1_sel"
    .port_info 11 /OUTPUT 1 "branch_eq_in2_sel"
v0x7f9e5cf2c080_0 .var "ALU_in1_sel", 1 0;
v0x7f9e5cf2c130_0 .var "ALU_in2_sel", 1 0;
v0x7f9e5cf2c1d0_0 .net "EX_MEM_RegWrite", 0 0, v0x7f9e5cf2b8b0_0;  alias, 1 drivers
v0x7f9e5cf2c260_0 .net "EX_MEM_RegisterRd", 4 0, v0x7f9e5cf2b940_0;  alias, 1 drivers
v0x7f9e5cf2c330_0 .net "ID_EX_RegisterRs", 4 0, v0x7f9e5cf2d460_0;  alias, 1 drivers
v0x7f9e5cf2c400_0 .net "ID_EX_RegisterRt", 4 0, v0x7f9e5cf2d570_0;  alias, 1 drivers
v0x7f9e5cf2c490_0 .net "IF_ID_RegisterRs", 4 0, L_0x7f9e5cf349a0;  alias, 1 drivers
v0x7f9e5cf2c560_0 .net "IF_ID_RegisterRt", 4 0, L_0x7f9e5cf34a80;  alias, 1 drivers
v0x7f9e5cf2c630_0 .net "MEM_WB_RegWrite", 0 0, v0x7f9e5cf2f4b0_0;  alias, 1 drivers
v0x7f9e5cf2c740_0 .net "MEM_WB_RegisterRd", 4 0, v0x7f9e5cf2f5c0_0;  alias, 1 drivers
v0x7f9e5cf2c7d0_0 .var "branch_eq_in1_sel", 0 0;
v0x7f9e5cf2c860_0 .var "branch_eq_in2_sel", 0 0;
E_0x7f9e5cf2c010/0 .event edge, v0x7f9e5cf2b8b0_0, v0x7f9e5cf27ba0_0, v0x7f9e5cf2c330_0, v0x7f9e5cf29220_0;
E_0x7f9e5cf2c010/1 .event edge, v0x7f9e5cf29790_0, v0x7f9e5cf27d80_0, v0x7f9e5cf27fb0_0, v0x7f9e5cf28060_0;
E_0x7f9e5cf2c010 .event/or E_0x7f9e5cf2c010/0, E_0x7f9e5cf2c010/1;
S_0x7f9e5cf2c9c0 .scope module, "idex" "ID_EX" 6 234, 17 5 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ID_EX_flush"
    .port_info 2 /INPUT 32 "ID_register_read_data1"
    .port_info 3 /INPUT 32 "ID_register_read_data2"
    .port_info 4 /INPUT 32 "ID_sign_extend"
    .port_info 5 /INPUT 5 "ID_registers_Rs"
    .port_info 6 /INPUT 5 "ID_registers_Rt"
    .port_info 7 /INPUT 5 "ID_registers_Rd"
    .port_info 8 /INPUT 2 "ID_ALU_op"
    .port_info 9 /INPUT 1 "ID_RegDst"
    .port_info 10 /INPUT 1 "ID_MemRead"
    .port_info 11 /INPUT 1 "ID_MemtoReg"
    .port_info 12 /INPUT 1 "ID_MemWrite"
    .port_info 13 /INPUT 1 "ID_ALUSrc"
    .port_info 14 /INPUT 1 "ID_RegWrite"
    .port_info 15 /OUTPUT 32 "EX_register_read_data1"
    .port_info 16 /OUTPUT 32 "EX_register_read_data2"
    .port_info 17 /OUTPUT 32 "EX_sign_extend"
    .port_info 18 /OUTPUT 5 "EX_register_Rs"
    .port_info 19 /OUTPUT 5 "EX_register_Rt"
    .port_info 20 /OUTPUT 5 "EX_register_Rd"
    .port_info 21 /OUTPUT 2 "EX_ALU_op"
    .port_info 22 /OUTPUT 1 "EX_RegDst"
    .port_info 23 /OUTPUT 1 "EX_MemRead"
    .port_info 24 /OUTPUT 1 "EX_MemtoReg"
    .port_info 25 /OUTPUT 1 "EX_MemWrite"
    .port_info 26 /OUTPUT 1 "EX_ALUSrc"
    .port_info 27 /OUTPUT 1 "EX_RegWrite"
v0x7f9e5cf2cef0_0 .var "EX_ALUSrc", 0 0;
v0x7f9e5cf2cfa0_0 .var "EX_ALU_op", 1 0;
v0x7f9e5cf2d040_0 .var "EX_MemRead", 0 0;
v0x7f9e5cf2d110_0 .var "EX_MemWrite", 0 0;
v0x7f9e5cf2d1a0_0 .var "EX_MemtoReg", 0 0;
v0x7f9e5cf2d270_0 .var "EX_RegDst", 0 0;
v0x7f9e5cf2d300_0 .var "EX_RegWrite", 0 0;
v0x7f9e5cf2d3d0_0 .var "EX_register_Rd", 4 0;
v0x7f9e5cf2d460_0 .var "EX_register_Rs", 4 0;
v0x7f9e5cf2d570_0 .var "EX_register_Rt", 4 0;
v0x7f9e5cf2d600_0 .var "EX_register_read_data1", 31 0;
v0x7f9e5cf2d690_0 .var "EX_register_read_data2", 31 0;
v0x7f9e5cf2d740_0 .var "EX_sign_extend", 31 0;
v0x7f9e5cf2d7f0_0 .net "ID_ALUSrc", 0 0, v0x7f9e5cf26f50_0;  alias, 1 drivers
v0x7f9e5cf2d880_0 .net "ID_ALU_op", 1 0, v0x7f9e5cf26ea0_0;  alias, 1 drivers
v0x7f9e5cf2d930_0 .net "ID_EX_flush", 0 0, v0x7f9e5cf28170_0;  alias, 1 drivers
v0x7f9e5cf2d9e0_0 .net "ID_MemRead", 0 0, v0x7f9e5cf27220_0;  alias, 1 drivers
v0x7f9e5cf2db90_0 .net "ID_MemWrite", 0 0, v0x7f9e5cf272c0_0;  alias, 1 drivers
v0x7f9e5cf2dc20_0 .net "ID_MemtoReg", 0 0, v0x7f9e5cf27360_0;  alias, 1 drivers
v0x7f9e5cf2dcb0_0 .net "ID_RegDst", 0 0, v0x7f9e5cf27400_0;  alias, 1 drivers
v0x7f9e5cf2dd40_0 .net "ID_RegWrite", 0 0, v0x7f9e5cf27510_0;  alias, 1 drivers
v0x7f9e5cf2ddd0_0 .net "ID_register_read_data1", 31 0, v0x7f9e5cf28de0_0;  alias, 1 drivers
v0x7f9e5cf2de80_0 .net "ID_register_read_data2", 31 0, v0x7f9e5cf28ea0_0;  alias, 1 drivers
v0x7f9e5cf2df30_0 .net "ID_registers_Rd", 4 0, L_0x7f9e5cf34b20;  alias, 1 drivers
v0x7f9e5cf2dfc0_0 .net "ID_registers_Rs", 4 0, L_0x7f9e5cf349a0;  alias, 1 drivers
v0x7f9e5cf2e050_0 .net "ID_registers_Rt", 4 0, L_0x7f9e5cf34a80;  alias, 1 drivers
v0x7f9e5cf2e0e0_0 .net "ID_sign_extend", 31 0, v0x7f9e5cf29c30_0;  alias, 1 drivers
v0x7f9e5cf2e190_0 .net "clk", 0 0, v0x7f9e5cf342a0_0;  alias, 1 drivers
S_0x7f9e5cf2e490 .scope module, "ifid" "IF_ID" 6 126, 18 5 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stall"
    .port_info 2 /INPUT 1 "IF_ID_flush"
    .port_info 3 /INPUT 32 "IF_ra"
    .port_info 4 /INPUT 32 "IF_ins"
    .port_info 5 /OUTPUT 32 "ID_ra"
    .port_info 6 /OUTPUT 32 "ID_ins"
v0x7f9e5cf2e730_0 .var "ID_ins", 31 0;
v0x7f9e5cf2e7f0_0 .var "ID_ra", 31 0;
v0x7f9e5cf2cb80_0 .net "IF_ID_flush", 0 0, v0x7f9e5cf28210_0;  alias, 1 drivers
v0x7f9e5cf2e890_0 .net "IF_ins", 31 0, v0x7f9e5cf28890_0;  alias, 1 drivers
v0x7f9e5cf2e940_0 .net "IF_ra", 31 0, L_0x7f9e5cf34860;  alias, 1 drivers
v0x7f9e5cf2ea10_0 .net "clk", 0 0, v0x7f9e5cf342a0_0;  alias, 1 drivers
v0x7f9e5cf2eb20_0 .net "stall", 0 0, v0x7f9e5cf28360_0;  alias, 1 drivers
S_0x7f9e5cf2ec10 .scope module, "memwb" "MEM_WB" 6 300, 19 5 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "MEM_Data_mem_out"
    .port_info 2 /INPUT 32 "MEM_ALU_out"
    .port_info 3 /INPUT 5 "MEM_register_addr"
    .port_info 4 /INPUT 1 "MEM_MemtoReg"
    .port_info 5 /INPUT 1 "MEM_RegWrite"
    .port_info 6 /OUTPUT 32 "WB_Data_mem_out"
    .port_info 7 /OUTPUT 32 "WB_ALU_out"
    .port_info 8 /OUTPUT 5 "WB_register_addr"
    .port_info 9 /OUTPUT 1 "WB_MemtoReg"
    .port_info 10 /OUTPUT 1 "WB_RegWrite"
v0x7f9e5cf2ef30_0 .net "MEM_ALU_out", 31 0, v0x7f9e5cf2b5d0_0;  alias, 1 drivers
v0x7f9e5cf2efe0_0 .net "MEM_Data_mem_out", 31 0, v0x7f9e5cf2aa10_0;  alias, 1 drivers
v0x7f9e5cf2f080_0 .net "MEM_MemtoReg", 0 0, v0x7f9e5cf2b820_0;  alias, 1 drivers
v0x7f9e5cf2f150_0 .net "MEM_RegWrite", 0 0, v0x7f9e5cf2b8b0_0;  alias, 1 drivers
v0x7f9e5cf2f220_0 .net "MEM_register_addr", 4 0, v0x7f9e5cf2b940_0;  alias, 1 drivers
v0x7f9e5cf2f2f0_0 .var "WB_ALU_out", 31 0;
v0x7f9e5cf2f380_0 .var "WB_Data_mem_out", 31 0;
v0x7f9e5cf2f410_0 .var "WB_MemtoReg", 0 0;
v0x7f9e5cf2f4b0_0 .var "WB_RegWrite", 0 0;
v0x7f9e5cf2f5c0_0 .var "WB_register_addr", 4 0;
v0x7f9e5cf2f690_0 .net "clk", 0 0, v0x7f9e5cf342a0_0;  alias, 1 drivers
S_0x7f9e5cf2f800 .scope module, "pc" "PC" 6 112, 20 5 0, S_0x7f9e5cf26420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stall"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /OUTPUT 32 "out"
v0x7f9e5cf2f9b0_0 .net "clk", 0 0, v0x7f9e5cf342a0_0;  alias, 1 drivers
v0x7f9e5cf2fa50_0 .net "in", 31 0, L_0x7f9e5cf36090;  alias, 1 drivers
v0x7f9e5cf2fb00_0 .var "out", 31 0;
v0x7f9e5cf2fbd0_0 .net "stall", 0 0, v0x7f9e5cf28360_0;  alias, 1 drivers
    .scope S_0x7f9e5cf171e0;
T_0 ;
    %wait E_0x7f9e5cf03140;
    %load/vec4 v0x7f9e5cf256c0_0;
    %load/vec4 v0x7f9e5cf15020_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7f9e5cf25620_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9e5cf09690;
T_1 ;
    %wait E_0x7f9e5cf257c0;
    %load/vec4 v0x7f9e5cf258f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9e5cf25840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9e5cf25ad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9e5cf258f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9e5cf25840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9e5cf25ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f9e5cf25bb0_0;
    %store/vec4 v0x7f9e5cf25a20_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9e5cf25990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f9e5cf25c60_0;
    %store/vec4 v0x7f9e5cf25a20_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f9e5cf25d10_0;
    %store/vec4 v0x7f9e5cf25a20_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9e5cf2f800;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2fb00_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7f9e5cf2f800;
T_3 ;
    %wait E_0x7f9e5cf2a7b0;
    %load/vec4 v0x7f9e5cf2fbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f9e5cf2fa50_0;
    %assign/vec4 v0x7f9e5cf2fb00_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9e5cf28540;
T_4 ;
    %pushi/vec4 537395232, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 537460791, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 17399844, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 17399845, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 2886729732, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 2886205448, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 17401888, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 17403938, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 305266697, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 2349924356, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 842137672, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 305266697, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 2350055432, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 303235082, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 38903850, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 310378511, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 35688480, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 537395201, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 537460737, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 537395202, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 537460738, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 537395203, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 537460739, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9e5cf28740, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x7f9e5cf28540;
T_5 ;
    %wait E_0x7f9e5cf286f0;
    %load/vec4 v0x7f9e5cf287f0_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x7f9e5cf28740, 4;
    %store/vec4 v0x7f9e5cf28890_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9e5cf2e490;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2e7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2e730_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x7f9e5cf2e490;
T_7 ;
    %wait E_0x7f9e5cf2a7b0;
    %load/vec4 v0x7f9e5cf2cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e5cf2e7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e5cf2e730_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9e5cf2eb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f9e5cf2e940_0;
    %assign/vec4 v0x7f9e5cf2e7f0_0, 0;
    %load/vec4 v0x7f9e5cf2e890_0;
    %assign/vec4 v0x7f9e5cf2e730_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9e5cf26b40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf270a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf272c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e5cf26ea0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x7f9e5cf26b40;
T_9 ;
    %wait E_0x7f9e5cf26e70;
    %load/vec4 v0x7f9e5cf275a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.9;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf27400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf270a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27360_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9e5cf26ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf272c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf27510_0, 0;
    %jmp T_9.9;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf270a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf27220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf27360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e5cf26ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf272c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf26f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf27510_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf27400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf270a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e5cf26ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf272c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf26f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27510_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf270a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27360_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9e5cf26ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf272c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27510_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf270a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf26ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27360_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9e5cf26ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf272c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27510_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf27140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf270a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e5cf26ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf272c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27510_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf270a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e5cf26ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf272c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf26f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf27510_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf270a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf26ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf27360_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f9e5cf26ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf272c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf26f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e5cf27510_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f9e5cf28920;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf298e0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7f9e5cf298e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9e5cf298e0_0;
    %store/vec4a v0x7f9e5cf292c0, 4, 0;
    %load/vec4 v0x7f9e5cf298e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9e5cf298e0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x7f9e5cf28920;
T_11 ;
    %wait E_0x7f9e5cf28c90;
    %load/vec4 v0x7f9e5cf28ff0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9e5cf292c0, 4;
    %store/vec4 v0x7f9e5cf28de0_0, 0, 32;
    %load/vec4 v0x7f9e5cf290b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9e5cf292c0, 4;
    %store/vec4 v0x7f9e5cf28ea0_0, 0, 32;
    %load/vec4 v0x7f9e5cf29180_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9e5cf292c0, 4;
    %store/vec4 v0x7f9e5cf28f40_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f9e5cf28920;
T_12 ;
    %wait E_0x7f9e5cf28c50;
    %load/vec4 v0x7f9e5cf29220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7f9e5cf29660_0;
    %load/vec4 v0x7f9e5cf29790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9e5cf292c0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f9e5cf29a80;
T_13 ;
    %wait E_0x7f9e5cf29be0;
    %load/vec4 v0x7f9e5cf29cf0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f9e5cf29cf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e5cf29c30_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f9e5cf29cf0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x7f9e5cf29cf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e5cf29c30_0, 0, 32;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f9e5cf2bce0;
T_14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e5cf2c080_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e5cf2c130_0, 0, 2;
    %end;
    .thread T_14;
    .scope S_0x7f9e5cf2bce0;
T_15 ;
    %wait E_0x7f9e5cf2c010;
    %load/vec4 v0x7f9e5cf2c1d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9e5cf2c260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9e5cf2c260_0;
    %load/vec4 v0x7f9e5cf2c330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e5cf2c080_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f9e5cf2c630_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9e5cf2c740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9e5cf2c740_0;
    %load/vec4 v0x7f9e5cf2c330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e5cf2c080_0, 0, 2;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e5cf2c080_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %load/vec4 v0x7f9e5cf2c1d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9e5cf2c260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9e5cf2c260_0;
    %load/vec4 v0x7f9e5cf2c400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e5cf2c130_0, 0, 2;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x7f9e5cf2c630_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9e5cf2c740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9e5cf2c740_0;
    %load/vec4 v0x7f9e5cf2c400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e5cf2c130_0, 0, 2;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e5cf2c130_0, 0, 2;
T_15.7 ;
T_15.5 ;
    %load/vec4 v0x7f9e5cf2c1d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9e5cf2c260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9e5cf2c260_0;
    %load/vec4 v0x7f9e5cf2c490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf2c7d0_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2c7d0_0, 0, 1;
T_15.9 ;
    %load/vec4 v0x7f9e5cf2c1d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f9e5cf2c260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9e5cf2c260_0;
    %load/vec4 v0x7f9e5cf2c560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf2c860_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2c860_0, 0, 1;
T_15.11 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f9e5cf27760;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28210_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7f9e5cf27760;
T_17 ;
    %wait E_0x7f9e5cf26d00;
    %load/vec4 v0x7f9e5cf27c30_0;
    %load/vec4 v0x7f9e5cf27d80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9e5cf27d80_0;
    %load/vec4 v0x7f9e5cf27fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9e5cf27d80_0;
    %load/vec4 v0x7f9e5cf28060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf28360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf28170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28210_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f9e5cf282b0_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9e5cf282b0_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x7f9e5cf27f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf28210_0, 0, 1;
T_17.4 ;
    %load/vec4 v0x7f9e5cf27e70_0;
    %load/vec4 v0x7f9e5cf27ce0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9e5cf27ce0_0;
    %load/vec4 v0x7f9e5cf27fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9e5cf27ce0_0;
    %load/vec4 v0x7f9e5cf28060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf28360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf28170_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x7f9e5cf27b10_0;
    %load/vec4 v0x7f9e5cf27ba0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f9e5cf27ba0_0;
    %load/vec4 v0x7f9e5cf27fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9e5cf27ba0_0;
    %load/vec4 v0x7f9e5cf28060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf28360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf28170_0, 0, 1;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28170_0, 0, 1;
T_17.9 ;
T_17.7 ;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7f9e5cf282b0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e5cf28210_0, 0, 1;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf28210_0, 0, 1;
T_17.11 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7f9e5cf2c9c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2d600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2d690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2d740_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9e5cf2d460_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9e5cf2d570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9e5cf2d3d0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e5cf2cfa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2d270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2d040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2d110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2cef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2d300_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7f9e5cf2c9c0;
T_19 ;
    %wait E_0x7f9e5cf2a7b0;
    %load/vec4 v0x7f9e5cf2d930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9e5cf2cfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf2d270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf2d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf2d1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf2d110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf2cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e5cf2d300_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f9e5cf2ddd0_0;
    %assign/vec4 v0x7f9e5cf2d600_0, 0;
    %load/vec4 v0x7f9e5cf2de80_0;
    %assign/vec4 v0x7f9e5cf2d690_0, 0;
    %load/vec4 v0x7f9e5cf2e0e0_0;
    %assign/vec4 v0x7f9e5cf2d740_0, 0;
    %load/vec4 v0x7f9e5cf2dfc0_0;
    %assign/vec4 v0x7f9e5cf2d460_0, 0;
    %load/vec4 v0x7f9e5cf2e050_0;
    %assign/vec4 v0x7f9e5cf2d570_0, 0;
    %load/vec4 v0x7f9e5cf2df30_0;
    %assign/vec4 v0x7f9e5cf2d3d0_0, 0;
    %load/vec4 v0x7f9e5cf2d880_0;
    %assign/vec4 v0x7f9e5cf2cfa0_0, 0;
    %load/vec4 v0x7f9e5cf2dcb0_0;
    %assign/vec4 v0x7f9e5cf2d270_0, 0;
    %load/vec4 v0x7f9e5cf2d9e0_0;
    %assign/vec4 v0x7f9e5cf2d040_0, 0;
    %load/vec4 v0x7f9e5cf2dc20_0;
    %assign/vec4 v0x7f9e5cf2d1a0_0, 0;
    %load/vec4 v0x7f9e5cf2db90_0;
    %assign/vec4 v0x7f9e5cf2d110_0, 0;
    %load/vec4 v0x7f9e5cf2d7f0_0;
    %assign/vec4 v0x7f9e5cf2cef0_0, 0;
    %load/vec4 v0x7f9e5cf2dd40_0;
    %assign/vec4 v0x7f9e5cf2d300_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f9e5cf26640;
T_20 ;
    %wait E_0x7f9e5cf26870;
    %load/vec4 v0x7f9e5cf268c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9e5cf26980_0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f9e5cf268c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9e5cf26980_0, 0, 4;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7f9e5cf268c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e5cf26980_0, 0, 4;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x7f9e5cf268c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v0x7f9e5cf26a30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %jmp T_20.14;
T_20.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9e5cf26980_0, 0, 4;
    %jmp T_20.14;
T_20.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9e5cf26980_0, 0, 4;
    %jmp T_20.14;
T_20.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e5cf26980_0, 0, 4;
    %jmp T_20.14;
T_20.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9e5cf26980_0, 0, 4;
    %jmp T_20.14;
T_20.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9e5cf26980_0, 0, 4;
    %jmp T_20.14;
T_20.14 ;
    %pop/vec4 1;
T_20.6 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7f9e5cf29dd0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2a440_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x7f9e5cf29dd0;
T_22 ;
    %wait E_0x7f9e5cf2a030;
    %load/vec4 v0x7f9e5cf2a080_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x7f9e5cf2a150_0;
    %load/vec4 v0x7f9e5cf2a1f0_0;
    %and;
    %store/vec4 v0x7f9e5cf2a440_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f9e5cf2a080_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x7f9e5cf2a150_0;
    %load/vec4 v0x7f9e5cf2a1f0_0;
    %or;
    %store/vec4 v0x7f9e5cf2a440_0, 0, 32;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x7f9e5cf2a080_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x7f9e5cf2a150_0;
    %load/vec4 v0x7f9e5cf2a1f0_0;
    %add;
    %store/vec4 v0x7f9e5cf2a440_0, 0, 32;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x7f9e5cf2a080_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_22.6, 4;
    %load/vec4 v0x7f9e5cf2a150_0;
    %load/vec4 v0x7f9e5cf2a1f0_0;
    %sub;
    %store/vec4 v0x7f9e5cf2a440_0, 0, 32;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x7f9e5cf2a080_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_22.8, 4;
    %load/vec4 v0x7f9e5cf2a150_0;
    %load/vec4 v0x7f9e5cf2a1f0_0;
    %cmp/u;
    %jmp/0xz  T_22.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9e5cf2a440_0, 0, 32;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2a440_0, 0, 32;
T_22.11 ;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x7f9e5cf2a080_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_22.12, 4;
    %load/vec4 v0x7f9e5cf2a150_0;
    %load/vec4 v0x7f9e5cf2a1f0_0;
    %or;
    %inv;
    %store/vec4 v0x7f9e5cf2a440_0, 0, 32;
T_22.12 ;
T_22.9 ;
T_22.7 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f9e5cf2ad40;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2b5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2ba00_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9e5cf2b940_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2b680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2b820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2b8b0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x7f9e5cf2ad40;
T_24 ;
    %wait E_0x7f9e5cf2a7b0;
    %load/vec4 v0x7f9e5cf2b160_0;
    %assign/vec4 v0x7f9e5cf2b5d0_0, 0;
    %load/vec4 v0x7f9e5cf2b540_0;
    %assign/vec4 v0x7f9e5cf2ba00_0, 0;
    %load/vec4 v0x7f9e5cf2b490_0;
    %assign/vec4 v0x7f9e5cf2b940_0, 0;
    %load/vec4 v0x7f9e5cf2b210_0;
    %assign/vec4 v0x7f9e5cf2b680_0, 0;
    %load/vec4 v0x7f9e5cf2b330_0;
    %assign/vec4 v0x7f9e5cf2b820_0, 0;
    %load/vec4 v0x7f9e5cf2b2a0_0;
    %assign/vec4 v0x7f9e5cf2b790_0, 0;
    %load/vec4 v0x7f9e5cf2b3c0_0;
    %assign/vec4 v0x7f9e5cf2b8b0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f9e5cf2a570;
T_25 ;
    %wait E_0x7f9e5cf2a7b0;
    %load/vec4 v0x7f9e5cf2a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x7f9e5cf2aaa0_0;
    %load/vec4 v0x7f9e5cf2a7e0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v0x7f9e5cf2ac20, 4, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f9e5cf2a570;
T_26 ;
    %wait E_0x7f9e5cf28c50;
    %load/vec4 v0x7f9e5cf2a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x7f9e5cf2a7e0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x7f9e5cf2ac20, 4;
    %store/vec4 v0x7f9e5cf2aa10_0, 0, 32;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f9e5cf2ec10;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2f380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf2f2f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9e5cf2f5c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2f410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf2f4b0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x7f9e5cf2ec10;
T_28 ;
    %wait E_0x7f9e5cf2a7b0;
    %load/vec4 v0x7f9e5cf2efe0_0;
    %assign/vec4 v0x7f9e5cf2f380_0, 0;
    %load/vec4 v0x7f9e5cf2ef30_0;
    %assign/vec4 v0x7f9e5cf2f2f0_0, 0;
    %load/vec4 v0x7f9e5cf2f220_0;
    %assign/vec4 v0x7f9e5cf2f5c0_0, 0;
    %load/vec4 v0x7f9e5cf2f080_0;
    %assign/vec4 v0x7f9e5cf2f410_0, 0;
    %load/vec4 v0x7f9e5cf2f150_0;
    %assign/vec4 v0x7f9e5cf2f4b0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f9e5cf02ae0;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e5cf34440_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0x7f9e5cf02ae0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e5cf342a0_0, 0, 1;
    %vpi_call 5 25 "$dumpfile", "pipeline.vcd" {0 0 0};
    %vpi_call 5 26 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f9e5cf26420 {0 0 0};
    %vpi_call 5 27 "$display", "Texual result of pipeline:" {0 0 0};
    %vpi_call 5 28 "$display", "==========================================================" {0 0 0};
    %delay 700000, 0;
    %vpi_call 5 30 "$stop" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x7f9e5cf02ae0;
T_31 ;
    %delay 10000, 0;
    %vpi_call 5 34 "$display", "Time: %d, CLK = %d, PC = 0x%H", v0x7f9e5cf34440_0, v0x7f9e5cf342a0_0, v0x7f9e5cf33fc0_0 {0 0 0};
    %vpi_call 5 35 "$display", "[$s0] = 0x%H, [$s1] = 0x%H, [$s2] = 0x%H", &A<v0x7f9e5cf292c0, 16>, &A<v0x7f9e5cf292c0, 17>, &A<v0x7f9e5cf292c0, 18> {0 0 0};
    %vpi_call 5 36 "$display", "[$s3] = 0x%H, [$s4] = 0x%H, [$s5] = 0x%H", &A<v0x7f9e5cf292c0, 19>, &A<v0x7f9e5cf292c0, 20>, &A<v0x7f9e5cf292c0, 21> {0 0 0};
    %vpi_call 5 37 "$display", "[$s6] = 0x%H, [$s7] = 0x%H, [$t0] = 0x%H", &A<v0x7f9e5cf292c0, 22>, &A<v0x7f9e5cf292c0, 23>, &A<v0x7f9e5cf292c0, 8> {0 0 0};
    %vpi_call 5 38 "$display", "[$t1] = 0x%H, [$t2] = 0x%H, [$t3] = 0x%H", &A<v0x7f9e5cf292c0, 9>, &A<v0x7f9e5cf292c0, 10>, &A<v0x7f9e5cf292c0, 11> {0 0 0};
    %vpi_call 5 39 "$display", "[$t4] = 0x%H, [$t5] = 0x%H, [$t6] = 0x%H", &A<v0x7f9e5cf292c0, 12>, &A<v0x7f9e5cf292c0, 13>, &A<v0x7f9e5cf292c0, 14> {0 0 0};
    %vpi_call 5 40 "$display", "[$t7] = 0x%H, [$t8] = 0x%H, [$t9] = 0x%H", &A<v0x7f9e5cf292c0, 15>, &A<v0x7f9e5cf292c0, 24>, &A<v0x7f9e5cf292c0, 15> {0 0 0};
    %load/vec4 v0x7f9e5cf342a0_0;
    %inv;
    %store/vec4 v0x7f9e5cf342a0_0, 0, 1;
    %load/vec4 v0x7f9e5cf342a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7f9e5cf34440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9e5cf34440_0, 0, 32;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./ALU_branch.v";
    "./branch_pc.v";
    "./mux.v";
    "pipeline_tb.v";
    "./pipeline_zsj.v";
    "./ALU_control.v";
    "./control.v";
    "./Hazard_detection_unit.v";
    "./instruction.v";
    "./register_pipeline.v";
    "./signextent.v";
    "./ALU.v";
    "./Data_mem.v";
    "./ex_mem.v";
    "./Looking_forward_detection.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem_wb.v";
    "./pc.v";
